
---------- Begin Simulation Statistics ----------
final_tick                               2541814243500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203248                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   203247                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.65                       # Real time elapsed on the host
host_tick_rate                              571707968                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196553                       # Number of instructions simulated
sim_ops                                       4196553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011804                       # Number of seconds simulated
sim_ticks                                 11804398500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.372016                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  326571                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               559465                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2710                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70628                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            900148                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40069                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          163506                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           123437                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1083540                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65460                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26635                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196553                       # Number of instructions committed
system.cpu.committedOps                       4196553                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.622472                       # CPI: cycles per instruction
system.cpu.discardedOps                        225453                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   611245                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1459097                       # DTB hits
system.cpu.dtb.data_misses                       7951                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   409627                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       856020                       # DTB read hits
system.cpu.dtb.read_misses                       7128                       # DTB read misses
system.cpu.dtb.write_accesses                  201618                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603077                       # DTB write hits
system.cpu.dtb.write_misses                       823                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18165                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3493158                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1064094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665419                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16809698                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177858                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  905569                       # ITB accesses
system.cpu.itb.fetch_acv                          350                       # ITB acv
system.cpu.itb.fetch_hits                      900222                       # ITB hits
system.cpu.itb.fetch_misses                      5347                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10880105000     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9466000      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17501000      0.15%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               901602000      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11808674000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8008674000     67.82%     67.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3800000000     32.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23595000                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85428      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541768     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839477     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592707     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196553                       # Class of committed instruction
system.cpu.quiesceCycles                        13797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6785302                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22914454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22914454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22914454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22914454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117510.020513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117510.020513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117510.020513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117510.020513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13152487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13152487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13152487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13152487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67448.651282                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67448.651282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67448.651282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67448.651282                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22564957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22564957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117525.817708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117525.817708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12952990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12952990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67463.489583                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67463.489583                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.270118                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539400555000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.270118                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204382                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204382                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128488                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34848                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86835                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34253                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28994                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40958                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11148032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11148032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6695552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17855281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       4800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157792                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002814                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052971                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157348     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157792                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823043536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376296750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          463429000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5590592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10067136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5590592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5590592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473602446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379226777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852829223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473602446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473602446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188935675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188935675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188935675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473602446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379226777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1041764898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139882750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7344                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7344                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407377                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111957                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157299                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121459                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157299                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10521                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5771                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2003842750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4755930250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13652.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32402.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103971                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80454                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157299                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.687056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.289826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.097039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34615     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24175     29.63%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10010     12.27%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4592      5.63%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2484      3.04%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1376      1.69%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          899      1.10%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          659      0.81%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2767      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81577                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.984205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.386296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.503597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1293     17.61%     17.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5572     75.87%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.88%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.29%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.33%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7344                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.234341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.731734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6574     89.52%     89.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.39%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              454      6.18%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              149      2.03%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7344                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9393792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  673344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7630400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10067136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7773376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       795.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    658.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11804393500                       # Total gap between requests
system.mem_ctrls.avgGap                      42346.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4949312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7630400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419276933.085578203201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376510501.572782397270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646403118.295269370079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121459                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516121000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2239809250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290077487250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28804.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32021.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2388274.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315202440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167530275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560661360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310715280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5160663150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187067520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7633634265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.677106                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    435839000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10974399500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267264480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142054440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487333560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311639220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5100150810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        238025280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7478262030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.514874                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    566892250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10843346250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1006454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11797198500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1562737                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1562737                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1562737                       # number of overall hits
system.cpu.icache.overall_hits::total         1562737                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87426                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87426                       # number of overall misses
system.cpu.icache.overall_misses::total         87426                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5376084500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5376084500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5376084500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5376084500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1650163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1650163                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1650163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1650163                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61492.971198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61492.971198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61492.971198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61492.971198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86835                       # number of writebacks
system.cpu.icache.writebacks::total             86835                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87426                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87426                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87426                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87426                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5288659500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5288659500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5288659500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5288659500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60492.982637                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60492.982637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60492.982637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60492.982637                       # average overall mshr miss latency
system.cpu.icache.replacements                  86835                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1562737                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1562737                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87426                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5376084500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5376084500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1650163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1650163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61492.971198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61492.971198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5288659500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5288659500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60492.982637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60492.982637                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.783228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1586524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.254162                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.783228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3387751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3387751                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318571                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105748                       # number of overall misses
system.cpu.dcache.overall_misses::total        105748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769365000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769365000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769365000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769365000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1424319                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1424319                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1424319                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1424319                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074245                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64014.118470                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64014.118470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64014.118470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64014.118470                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34672                       # number of writebacks
system.cpu.dcache.writebacks::total             34672                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4390178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4390178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4390178000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4390178000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048494                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048494                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048494                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63560.365421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63560.365421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63560.365421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63560.365421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68922                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       787557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          787557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3288496500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3288496500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66726.792200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66726.792200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2666109500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2666109500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66547.924519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66547.924519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480868500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480868500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587479                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587479                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61646.480120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61646.480120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724068500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724068500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59434.242278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59434.242278                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63882500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63882500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079950                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079950                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71456.935123                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71456.935123                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62988500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62988500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079950                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079950                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70456.935123                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70456.935123                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541814243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.282122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68922                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.026087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.282122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2963180                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2963180                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2933805458500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755012                       # Number of bytes of host memory used
host_op_rate                                   305517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1673.16                       # Real time elapsed on the host
host_tick_rate                              232942288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511176593                       # Number of instructions simulated
sim_ops                                     511176593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.389749                       # Number of seconds simulated
sim_ticks                                389748657000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.774153                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20256699                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             31763180                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5759                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            306907                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35025689                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             155286                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          705644                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           550358                       # Number of indirect misses.
system.cpu.branchPred.lookups                43591703                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  764863                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        62544                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506238731                       # Number of instructions committed
system.cpu.committedOps                     506238731                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.538686                       # CPI: cycles per instruction
system.cpu.discardedOps                        990661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106292837                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109190498                       # DTB hits
system.cpu.dtb.data_misses                       7182                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90799437                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92398281                       # DTB read hits
system.cpu.dtb.read_misses                       4871                       # DTB read misses
system.cpu.dtb.write_accesses                15493400                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16792217                       # DTB write hits
system.cpu.dtb.write_misses                      2311                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           171927641                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          219991429                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          93117157                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17123341                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110345977                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.649905                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                82573639                       # ITB accesses
system.cpu.itb.fetch_acv                          397                       # ITB acv
system.cpu.itb.fetch_hits                    81337551                       # ITB hits
system.cpu.itb.fetch_misses                   1236088                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21219     57.30%     58.23% # number of callpals executed
system.cpu.kern.callpal::rdps                    1489      4.02%     62.25% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.25% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.26% # number of callpals executed
system.cpu.kern.callpal::rti                     2171      5.86%     68.12% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.52% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.53% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.47%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37032                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8183     34.20%     34.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     399      1.67%     36.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15207     63.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23926                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8166     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      399      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8166     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             378328160500     97.07%     97.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               250757000      0.06%     97.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               370977500      0.10%     97.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10800813000      2.77%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         389750708000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997923                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536990                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705007                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1994                      
system.cpu.kern.mode_good::user                  1992                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2502                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1992                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796962                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886616                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32046691000      8.22%      8.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         357626355000     91.76%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77662000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        778942282                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154070      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220599063     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712711      0.73%     44.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62903702     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742355      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191715      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506238731                       # Class of committed instruction
system.cpu.quiesceCycles                       555032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       668596305                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1092112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2183893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8444261633                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8444261633                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8444261633                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8444261633                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118000.889213                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118000.889213                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118000.889213                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118000.889213                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           400                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4862141564                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4862141564                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4862141564                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4862141564                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67944.013695                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67944.013695                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67944.013695                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67944.013695                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23234878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23234878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115596.407960                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115596.407960                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13184878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13184878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65596.407960                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65596.407960                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8421026755                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8421026755                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118007.661925                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118007.661925                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4848956686                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4848956686                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67950.626205                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67950.626205                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             807463                       # Transaction distribution
system.membus.trans_dist::WriteReq               2852                       # Transaction distribution
system.membus.trans_dist::WriteResp              2852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311276                       # Transaction distribution
system.membus.trans_dist::WritebackClean       578040                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202464                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215028                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215027                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         578041                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227353                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1734121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1734121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1326587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1336429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3213672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73989120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73989120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43654080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43665688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122221848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1096752                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016701                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1096446     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     306      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1096752                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9068500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5865814552                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2374459750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3058225500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36994560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28299520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65294080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36994560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36994560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19921664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19921664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          578040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1020220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311276                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94919019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72609666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167528685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94919019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94919019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51114131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51114131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51114131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94919019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72609666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            218642816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    886397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    532519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001371662500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54018                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54018                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2801509                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             834575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1020220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     889258                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1020220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   889258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50316                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2861                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38949                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11866383500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4849520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30052083500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12234.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30984.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       282                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   717902                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1020220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               889258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  925259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       457452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.707353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.890470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.511028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161942     35.40%     35.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148350     32.43%     67.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49266     10.77%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25721      5.62%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15232      3.33%     87.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8641      1.89%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6663      1.46%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4662      1.02%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36975      8.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       457452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.955367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.162373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.065849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50045     92.65%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3359      6.22%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           434      0.80%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           71      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           61      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.409475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.385494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43654     80.81%     80.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1303      2.41%     83.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7532     13.94%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              866      1.60%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              440      0.81%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              101      0.19%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54018                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62073856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3220224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56730048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65294080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56912512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       159.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  389748657000                       # Total gap between requests
system.mem_ctrls.avgGap                     204112.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34081216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27992640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56730048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87444088.357692539692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71822287.254218816757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145555467.558673322201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       578040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       889258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16476504500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13575579000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9360517331000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28504.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30701.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10526210.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1684383120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            895259475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3468540600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2256021360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30766419840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102652414920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63219456000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204942495315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.832461                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 163260156750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13014560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213474228000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1581881280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            840770865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3456616800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2371023180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30766419840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107959706010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58750047360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       205726465335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.843936                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151611554750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13014560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 225122830000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74212                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74212                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1661000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6990000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372684633                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5645000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1453500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797821.525886                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285646.183183                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        87000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    391698414500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     83699070                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         83699070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     83699070                       # number of overall hits
system.cpu.icache.overall_hits::total        83699070                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       578041                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         578041                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       578041                       # number of overall misses
system.cpu.icache.overall_misses::total        578041                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35735230000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35735230000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35735230000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35735230000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     84277111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     84277111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     84277111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     84277111                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006859                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006859                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006859                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006859                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61821.272193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61821.272193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61821.272193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61821.272193                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       578040                       # number of writebacks
system.cpu.icache.writebacks::total            578040                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       578041                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       578041                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       578041                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       578041                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35157189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35157189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35157189000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35157189000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006859                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006859                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006859                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006859                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60821.272193                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60821.272193                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60821.272193                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60821.272193                       # average overall mshr miss latency
system.cpu.icache.replacements                 578040                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     83699070                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        83699070                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       578041                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        578041                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35735230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35735230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     84277111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     84277111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006859                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006859                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61821.272193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61821.272193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       578041                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       578041                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35157189000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35157189000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006859                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006859                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60821.272193                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60821.272193                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            84298873                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            578040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            145.835709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         169132263                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        169132263                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108162830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108162830                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108162830                       # number of overall hits
system.cpu.dcache.overall_hits::total       108162830                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642926                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642926                       # number of overall misses
system.cpu.dcache.overall_misses::total        642926                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39328323000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39328323000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39328323000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39328323000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108805756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108805756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108805756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108805756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005909                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005909                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61170.839257                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61170.839257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61170.839257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61170.839257                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239916                       # number of writebacks
system.cpu.dcache.writebacks::total            239916                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4921                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4921                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27393017500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27393017500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27393017500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27393017500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373205000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373205000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004047                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62211.471858                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62211.471858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62211.471858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62211.471858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75839.260313                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75839.260313                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442179                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91827848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91827848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16152614500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16152614500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92078856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92078856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64350.994789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64350.994789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14452608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14452608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373205000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373205000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64163.945926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64163.945926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180379.410343                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180379.410343                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16334982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16334982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23175708500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23175708500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16726900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16726900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59134.075240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59134.075240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12940409500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12940409500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60166.682940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60166.682940                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1909                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1909                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    144322000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    144322000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037084                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037084                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75600.838135                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75600.838135                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142352000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142352000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037064                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037064                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74607.966457                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74607.966457                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51005                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51005                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51005                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51005                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 391991215000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103198564                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.386398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218258657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218258657                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2945741757500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14078879                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755012                       # Number of bytes of host memory used
host_op_rate                                 14078813                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.99                       # Real time elapsed on the host
host_tick_rate                              322680424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520790245                       # Number of instructions simulated
sim_ops                                     520790245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011936                       # Number of seconds simulated
sim_ticks                                 11936299000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.013718                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  828014                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               985570                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                553                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18229                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1036935                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18119                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          112928                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            94809                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1103376                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25630                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7889                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613652                       # Number of instructions committed
system.cpu.committedOps                       9613652                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.483198                       # CPI: cycles per instruction
system.cpu.discardedOps                         58249                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627441                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1969216                       # DTB hits
system.cpu.dtb.data_misses                       1819                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841271                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1017481                       # DTB read hits
system.cpu.dtb.read_misses                       1251                       # DTB read misses
system.cpu.dtb.write_accesses                  786170                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951735                       # DTB write hits
system.cpu.dtb.write_misses                       568                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2996501                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4834439                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1063057                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           968044                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8210492                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402707                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2448063                       # ITB accesses
system.cpu.itb.fetch_acv                           92                       # ITB acv
system.cpu.itb.fetch_hits                     2446976                       # ITB hits
system.cpu.itb.fetch_misses                      1087                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.25%      3.25% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.42% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3191     87.88%     91.30% # number of callpals executed
system.cpu.kern.callpal::rdps                      30      0.83%     92.12% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.17%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3631                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5601                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1601     46.64%     46.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1814     52.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3433                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1599     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1599     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3216                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11383073500     95.38%     95.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9255000      0.08%     95.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                14544500      0.12%     95.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               527482000      4.42%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11934355000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998751                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.881477                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.936790                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 212                      
system.cpu.kern.mode_good::user                   212                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 212                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.619883                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.765343                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2606041500     21.84%     21.84% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9328313500     78.16%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23872598                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33257      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584320     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265232      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941371      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33957      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613652                       # Class of committed instruction
system.cpu.tickCycles                        15662106                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           86                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32053                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57019                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21081                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9060                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55280                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55281                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21091                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10799                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2698496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2698496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7878272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7878696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10577192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87427                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000984                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031348                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87341     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      86      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87427                       # Request fanout histogram
system.membus.reqLayer0.occupancy              388500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           513836500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350125250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          111811750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1349312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4228992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5578304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1349312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1349312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3649216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3649216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57019                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113042745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         354296755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             467339499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113042745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113042745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305724245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305724245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305724245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113042745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        354296755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            773063744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000465859750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246649                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78047                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78047                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2487                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   440                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4555                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    820576750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  423375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2408233000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9690.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28440.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70420                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62892                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78047                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.511788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.271097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.577667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9230     31.86%     31.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7004     24.18%     56.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3255     11.24%     67.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1476      5.10%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          876      3.02%     75.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1172      4.05%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          446      1.54%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          415      1.43%     82.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5095     17.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28969                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.686383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.054267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.639524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            408      9.00%      9.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          4011     88.52%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            71      1.57%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            23      0.51%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             4      0.09%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             5      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.126462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.095729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2011     44.38%     44.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      0.49%     44.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2433     53.70%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      1.04%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.38%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5419200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  159168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4966400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5578368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4995008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       454.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       416.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    467.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    418.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11936302000                       # Total gap between requests
system.mem_ctrls.avgGap                      72249.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1196352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4222848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4966400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100228052.263100996614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353782022.383990228176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 416075368.085199654102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78047                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    613742000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1794491000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 286932388250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29109.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27157.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3676405.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115325280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61300635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321214320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208424160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     942243120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4554231600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        748396320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6951135435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.352657                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1885667250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9652051750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             91470540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48636720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283365180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          196647840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     942243120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4485752940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        806062560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6854178900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.229826                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2038180500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9499538500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              307500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11936299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2715403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2715403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2715403                       # number of overall hits
system.cpu.icache.overall_hits::total         2715403                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21090                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21090                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21090                       # number of overall misses
system.cpu.icache.overall_misses::total         21090                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1305121000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1305121000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1305121000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1305121000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2736493                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2736493                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2736493                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2736493                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007707                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007707                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007707                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007707                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61883.404457                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61883.404457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61883.404457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61883.404457                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21081                       # number of writebacks
system.cpu.icache.writebacks::total             21081                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21090                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21090                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21090                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21090                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1284031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1284031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1284031000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1284031000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007707                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007707                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007707                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007707                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60883.404457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60883.404457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60883.404457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60883.404457                       # average overall mshr miss latency
system.cpu.icache.replacements                  21081                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2715403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2715403                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21090                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21090                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1305121000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1305121000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2736493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2736493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61883.404457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61883.404457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21090                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21090                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1284031000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1284031000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60883.404457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60883.404457                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991572                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2742588                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.959911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991572                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5494076                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5494076                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1832146                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1832146                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1832146                       # number of overall hits
system.cpu.dcache.overall_hits::total         1832146                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122537                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122537                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122537                       # number of overall misses
system.cpu.dcache.overall_misses::total        122537                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7068970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7068970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7068970000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7068970000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1954683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1954683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1954683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1954683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062689                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062689                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062689                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062689                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57688.453283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57688.453283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57688.453283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57688.453283                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57019                       # number of writebacks
system.cpu.dcache.writebacks::total             57019                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56783                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56783                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56783                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56783                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65754                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65754                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3866553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3866553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3866553500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3866553500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35883000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35883000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033639                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033639                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033639                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033639                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58803.319950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58803.319950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58803.319950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58803.319950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140167.968750                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140167.968750                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66079                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       996060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          996060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    847635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    847635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1008745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1008745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66821.876232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66821.876232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    699335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    699335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35883000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35883000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66775.088322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66775.088322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217472.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217472.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6221334500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6221334500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56633.784546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56633.784546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55281                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55281                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167218000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167218000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57293.066334                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57293.066334                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4495                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4495                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          326                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          326                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24068500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24068500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067621                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067621                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73829.754601                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73829.754601                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          326                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          326                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23742500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23742500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067621                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067621                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72829.754601                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72829.754601                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11936299000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7443823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67103                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.931300                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          876                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3994627                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3994627                       # Number of data accesses

---------- End Simulation Statistics   ----------
