#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000274edeba120 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v00000274edf0e960_0 .var "clk", 0 0;
v00000274edf0ea00_0 .var "reset", 0 0;
S_00000274edeb1fe0 .scope module, "CPU" "top" 2 5, 3 2 0, S_00000274edeba120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_00000274edf0f488 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000274edf0d920_0 .net *"_ivl_11", 12 0, L_00000274edf0f488;  1 drivers
L_00000274edf0f4d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000274edf0dc40_0 .net/2u *"_ivl_12", 31 0, L_00000274edf0f4d0;  1 drivers
v00000274edf0e500_0 .net *"_ivl_14", 31 0, L_00000274edf0d600;  1 drivers
v00000274edf0dec0_0 .net *"_ivl_8", 31 0, L_00000274edf0dba0;  1 drivers
v00000274edf0e460_0 .net "alu_op", 2 0, v00000274ede9d100_0;  1 drivers
v00000274edf0ebe0_0 .net "alu_result", 18 0, v00000274ede9d1a0_0;  1 drivers
v00000274edf0e280_0 .net "clk", 0 0, v00000274edf0e960_0;  1 drivers
v00000274edf0e8c0_0 .net "instr", 18 0, L_00000274ede9ad60;  1 drivers
v00000274edf0e5a0_0 .net "opcode", 4 0, L_00000274edf0ed20;  1 drivers
v00000274edf0f220_0 .net "pc_out", 18 0, v00000274ede9cfc0_0;  1 drivers
v00000274edf0df60_0 .net "rd", 2 0, L_00000274edf0efa0;  1 drivers
v00000274edf0e000_0 .net "rd1", 18 0, L_00000274ede9b380;  1 drivers
v00000274edf0d880_0 .net "rd2", 18 0, L_00000274ede9b540;  1 drivers
v00000274edf0e1e0_0 .net "reg_write", 0 0, v00000274ede9d380_0;  1 drivers
v00000274edf0e320_0 .net "reset", 0 0, v00000274edf0ea00_0;  1 drivers
v00000274edf0ec80_0 .net "rs1", 2 0, L_00000274edf0edc0;  1 drivers
v00000274edf0e780_0 .net "rs2", 2 0, L_00000274edf0ee60;  1 drivers
v00000274edf0e820_0 .net "zero", 0 0, L_00000274edf0d740;  1 drivers
L_00000274edf0ed20 .part L_00000274ede9ad60, 14, 5;
L_00000274edf0edc0 .part L_00000274ede9ad60, 11, 3;
L_00000274edf0ee60 .part L_00000274ede9ad60, 8, 3;
L_00000274edf0efa0 .part L_00000274ede9ad60, 5, 3;
L_00000274edf0dba0 .concat [ 19 13 0 0], v00000274ede9cfc0_0, L_00000274edf0f488;
L_00000274edf0d600 .arith/sum 32, L_00000274edf0dba0, L_00000274edf0f4d0;
L_00000274edf0dce0 .part L_00000274edf0d600, 0, 19;
S_00000274edeb2170 .scope module, "ALU" "alu" 3 31, 4 2 0, S_00000274edeb1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 3 "alu_op";
    .port_info 3 /OUTPUT 19 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000274edf0f5a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000274ede9d4c0_0 .net/2u *"_ivl_0", 18 0, L_00000274edf0f5a8;  1 drivers
v00000274ede9cb60_0 .net "a", 18 0, L_00000274ede9b380;  alias, 1 drivers
v00000274ede9d740_0 .net "alu_op", 2 0, v00000274ede9d100_0;  alias, 1 drivers
v00000274ede9cc00_0 .net "b", 18 0, L_00000274ede9b540;  alias, 1 drivers
v00000274ede9d1a0_0 .var "result", 18 0;
v00000274ede9d600_0 .net "zero", 0 0, L_00000274edf0d740;  alias, 1 drivers
E_00000274ede9fc20 .event anyedge, v00000274ede9d740_0, v00000274ede9cb60_0, v00000274ede9cc00_0;
L_00000274edf0d740 .cmp/eq 19, v00000274ede9d1a0_0, L_00000274edf0f5a8;
S_00000274edeb2300 .scope module, "CU" "control" 3 24, 5 2 0, S_00000274edeb1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 3 "alu_op";
v00000274ede9d100_0 .var "alu_op", 2 0;
v00000274ede9d2e0_0 .net "opcode", 4 0, L_00000274edf0ed20;  alias, 1 drivers
v00000274ede9d380_0 .var "reg_write", 0 0;
E_00000274edea0660 .event anyedge, v00000274ede9d2e0_0;
S_00000274edeacea0 .scope module, "IM" "instr_mem" 3 21, 6 2 0, S_00000274edeb1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "addr";
    .port_info 1 /OUTPUT 19 "instr";
L_00000274ede9ad60 .functor BUFZ 19, L_00000274edf0f040, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v00000274ede9cca0_0 .net *"_ivl_0", 18 0, L_00000274edf0f040;  1 drivers
v00000274ede9cd40_0 .net "addr", 18 0, v00000274ede9cfc0_0;  alias, 1 drivers
v00000274ede9cde0_0 .net "instr", 18 0, L_00000274ede9ad60;  alias, 1 drivers
v00000274ede9ce80 .array "memory", 31 0, 18 0;
L_00000274edf0f040 .array/port v00000274ede9ce80, v00000274ede9cfc0_0;
S_00000274edead030 .scope module, "PC" "pc" 3 18, 7 2 0, S_00000274edeb1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 19 "next_pc";
    .port_info 3 /OUTPUT 19 "pc_out";
v00000274ede9d060_0 .net "clk", 0 0, v00000274edf0e960_0;  alias, 1 drivers
v00000274ede9cf20_0 .net "next_pc", 18 0, L_00000274edf0dce0;  1 drivers
v00000274ede9cfc0_0 .var "pc_out", 18 0;
v00000274edf0f0e0_0 .net "reset", 0 0, v00000274edf0ea00_0;  alias, 1 drivers
E_00000274ede9ffa0 .event posedge, v00000274edf0f0e0_0, v00000274ede9d060_0;
S_00000274edead1c0 .scope module, "RF" "regfile" 3 27, 8 2 0, S_00000274edeb1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa";
    .port_info 5 /INPUT 19 "wd";
    .port_info 6 /OUTPUT 19 "rd1";
    .port_info 7 /OUTPUT 19 "rd2";
L_00000274ede9b380 .functor BUFZ 19, L_00000274edf0d6a0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_00000274ede9b540 .functor BUFZ 19, L_00000274edf0f2c0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v00000274edf0ef00_0 .net *"_ivl_0", 18 0, L_00000274edf0d6a0;  1 drivers
v00000274edf0eaa0_0 .net *"_ivl_10", 4 0, L_00000274edf0f360;  1 drivers
L_00000274edf0f560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000274edf0d4c0_0 .net *"_ivl_13", 1 0, L_00000274edf0f560;  1 drivers
v00000274edf0da60_0 .net *"_ivl_2", 4 0, L_00000274edf0db00;  1 drivers
L_00000274edf0f518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000274edf0e140_0 .net *"_ivl_5", 1 0, L_00000274edf0f518;  1 drivers
v00000274edf0e6e0_0 .net *"_ivl_8", 18 0, L_00000274edf0f2c0;  1 drivers
v00000274edf0d560_0 .net "clk", 0 0, v00000274edf0e960_0;  alias, 1 drivers
v00000274edf0dd80_0 .net "ra1", 2 0, L_00000274edf0edc0;  alias, 1 drivers
v00000274edf0e640_0 .net "ra2", 2 0, L_00000274edf0ee60;  alias, 1 drivers
v00000274edf0d7e0_0 .net "rd1", 18 0, L_00000274ede9b380;  alias, 1 drivers
v00000274edf0e0a0_0 .net "rd2", 18 0, L_00000274ede9b540;  alias, 1 drivers
v00000274edf0de20 .array "regs", 0 7, 18 0;
v00000274edf0eb40_0 .net "wa", 2 0, L_00000274edf0efa0;  alias, 1 drivers
v00000274edf0f180_0 .net "wd", 18 0, v00000274ede9d1a0_0;  alias, 1 drivers
v00000274edf0e3c0_0 .net "we", 0 0, v00000274ede9d380_0;  alias, 1 drivers
E_00000274ede9fd60 .event posedge, v00000274ede9d060_0;
L_00000274edf0d6a0 .array/port v00000274edf0de20, L_00000274edf0db00;
L_00000274edf0db00 .concat [ 3 2 0 0], L_00000274edf0edc0, L_00000274edf0f518;
L_00000274edf0f2c0 .array/port v00000274edf0de20, L_00000274edf0f360;
L_00000274edf0f360 .concat [ 3 2 0 0], L_00000274edf0ee60, L_00000274edf0f560;
    .scope S_00000274edead030;
T_0 ;
    %wait E_00000274ede9ffa0;
    %load/vec4 v00000274edf0f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000274ede9cfc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000274ede9cf20_0;
    %assign/vec4 v00000274ede9cfc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000274edeacea0;
T_1 ;
    %pushi/vec4 8832, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274ede9ce80, 4, 0;
    %pushi/vec4 13504, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274ede9ce80, 4, 0;
    %pushi/vec4 0, 0, 19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274ede9ce80, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000274edeb2300;
T_2 ;
    %wait E_00000274edea0660;
    %load/vec4 v00000274ede9d2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274ede9d380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274ede9d100_0, 0, 3;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274ede9d380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274ede9d100_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274ede9d380_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000274ede9d100_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274ede9d380_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000274ede9d100_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274ede9d380_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000274ede9d100_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000274edead1c0;
T_3 ;
    %wait E_00000274ede9fd60;
    %load/vec4 v00000274edf0e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000274edf0f180_0;
    %load/vec4 v00000274edf0eb40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000274edf0de20, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000274edeb2170;
T_4 ;
    %wait E_00000274ede9fc20;
    %load/vec4 v00000274ede9d740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v00000274ede9d1a0_0, 0, 19;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v00000274ede9cb60_0;
    %load/vec4 v00000274ede9cc00_0;
    %add;
    %store/vec4 v00000274ede9d1a0_0, 0, 19;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v00000274ede9cb60_0;
    %load/vec4 v00000274ede9cc00_0;
    %sub;
    %store/vec4 v00000274ede9d1a0_0, 0, 19;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v00000274ede9cb60_0;
    %load/vec4 v00000274ede9cc00_0;
    %and;
    %store/vec4 v00000274ede9d1a0_0, 0, 19;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v00000274ede9cb60_0;
    %load/vec4 v00000274ede9cc00_0;
    %or;
    %store/vec4 v00000274ede9d1a0_0, 0, 19;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v00000274ede9cb60_0;
    %inv;
    %store/vec4 v00000274ede9d1a0_0, 0, 19;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v00000274ede9cb60_0;
    %load/vec4 v00000274ede9cc00_0;
    %xor;
    %store/vec4 v00000274ede9d1a0_0, 0, 19;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000274edeba120;
T_5 ;
    %vpi_call 2 8 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000274edeba120 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274edf0e960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274edf0ea00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274edf0ea00_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000274edeba120;
T_6 ;
    %delay 5, 0;
    %load/vec4 v00000274edf0e960_0;
    %inv;
    %store/vec4 v00000274edf0e960_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "alu.v";
    "control.v";
    "instr_mem.v";
    "pc.v";
    "regfile.v";
