<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pdx.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PmodENC544</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PmodENC544_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5b699d33</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PmodENC544_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5b699d33</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3177af12</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fcd7e5ed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>encA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>encB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>encBTN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>encSWT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>int_sig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/PmodENC544_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PmodENC544_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2548d419</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/PmodENC544_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PmodENC544_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/PmodENC544_v1_0/data/PmodENC544.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodENC544_v1_0/data/PmodENC544.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodENC544_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodENC544_v1_0/src/PmodENC544.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodENC544_v1_0/src/PmodENC544.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodENC544_v1_0/src/PmodENC544_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PmodENC544_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/pmodenc_rm.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PmdENC IP block with quadrature encoder and edge-triggered interrupt</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PmodENC544_v1_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/ECE544_IP</xilinx:taxonomy>
        <xilinx:taxonomy>/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PmodENC544_v1.1</xilinx:displayName>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:PmodENC544:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>pdx.edu:user:PmodENC544:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-06-05T06:58:08Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fba74b_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da8e06a_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6207c9b4_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b02df9b_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cafcd_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57667eed_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b68d60a_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1fc1d8_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744a6181_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef6e7a6_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d884ae_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc6c51d_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6d567d_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aeae46d_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533414b7_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cec7a60_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca5b07c_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ae9392_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5c786b_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dfdb37_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36189dc0_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bd3b6_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a75ee2_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9f1cc2_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afb9579_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331eb715_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c14931b_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549e21ff_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5af39f_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f82779_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a155c23_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a437ad_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4755d52_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5ea3b3_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df766ff_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39627a7c_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7cbf0c_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1e5579_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a123c6_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bb3e1b_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443e6a44_ARCHIVE_LOCATION">c:/Users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/PmodENC544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5627f7cd_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d41fa5b_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217adc05_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39879b8f_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7722f37e_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2814cc07_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3d1dec_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5982a4_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48382e56_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f759831_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5662d816_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579520da_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a648af_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef7682c_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514f744b_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b45cf9_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd64d11_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe1a192_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a1c58b_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e2dc39_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3ae67e_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57804e31_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dab5fc8_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f13ad4_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b874908_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd47fa7_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7c701b_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4deef101_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512b9ee8_ARCHIVE_LOCATION">c:/users/roykr/psuproj/ece544sp21/pmodenc544_ip/ip_repo/pmodenc544_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18020c70_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c25c1d6_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68299f8e_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f58c72_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678b7819_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a575522_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568bb5b7_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10638c50_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2a8be5_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a25a8cf_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153f335a_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181bcae8_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4be722_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d5c4b3_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b62c441_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce2d4ac_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f339ab2_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e62ccc_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8462d0_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710285fe_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c51d487_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675ba0c6_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f900e68_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fba3c6a_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35520d6b_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2e4079_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d77874_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e0a238_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e16940_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b3c48b_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba14880_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7d2f61_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd8f126_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726cbac8_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d2e584_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30405201_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e52ea5_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37afeb72_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b4486_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac6da7c_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20540366_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684b4c51_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf8caa0_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ae59d3_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23daeb51_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508113f5_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3874d0ac_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d65c6df_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5da7cb_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141c9990_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204f6ebe_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233fc410_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d701ea_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6578b5c2_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cf96b4_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27512f4c_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39905955_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48549de1_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc33eca_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1439a5ef_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b502e63_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b47f89f_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4484eb78_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@927cedf_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa843ba_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c97a7b4_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7949b2f0_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71347fdd_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b9408_ARCHIVE_LOCATION">c:/Work/ip_repo/Rotary_Encoder</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="129c0580"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7e04b9c3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b3ccada1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
