{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667324280944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667324280949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 13:38:00 2022 " "Processing started: Tue Nov 01 13:38:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667324280949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324280949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCA_Converter -c RCA_Converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCA_Converter -c RCA_Converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324280949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667324281381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667324281381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_to_usb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_to_usb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_to_USB-USB_convert " "Found design unit 1: RCA_to_USB-USB_convert" {  } { { "RCA_to_USB.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_USB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290787 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_to_USB " "Found entity 1: RCA_to_USB" {  } { { "RCA_to_USB.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_USB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324290787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_to_hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_to_hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_to_HDMI-HDMI_convert " "Found design unit 1: RCA_to_HDMI-HDMI_convert" {  } { { "RCA_to_HDMI.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_HDMI.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290788 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_to_HDMI " "Found entity 1: RCA_to_HDMI" {  } { { "RCA_to_HDMI.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_to_HDMI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324290788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_Output-transmit " "Found design unit 1: USB_Output-transmit" {  } { { "USB_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/USB_Output.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290789 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_Output " "Found entity 1: USB_Output" {  } { { "USB_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/USB_Output.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324290789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMI_Output-output " "Found design unit 1: HDMI_Output-output" {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290791 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMI_Output " "Found entity 1: HDMI_Output" {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324290791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290793 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324290793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_Input-input " "Found design unit 1: RCA_Input-input" {  } { { "RCA_Input.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_Input.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290795 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_Input " "Found entity 1: RCA_Input" {  } { { "RCA_Input.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/RCA_Input.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667324290795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324290795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667324290826 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_address top_level.vhd(32) " "VHDL Signal Declaration warning at top_level.vhd(32): used implicit default value for signal \"ADC_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr top_level.vhd(33) " "VHDL Signal Declaration warning at top_level.vhd(33): used implicit default value for signal \"wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_rd top_level.vhd(34) " "VHDL Signal Declaration warning at top_level.vhd(34): used implicit default value for signal \"data_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ack_flag top_level.vhd(35) " "VHDL Signal Declaration warning at top_level.vhd(35): used implicit default value for signal \"ack_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX_valid top_level.vhd(45) " "VHDL Signal Declaration warning at top_level.vhd(45): used implicit default value for signal \"UART_TX_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX_data top_level.vhd(46) " "VHDL Signal Declaration warning at top_level.vhd(46): used implicit default value for signal \"UART_TX_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "video_en top_level.vhd(51) " "VHDL Signal Declaration warning at top_level.vhd(51): used implicit default value for signal \"video_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hSync top_level.vhd(52) " "VHDL Signal Declaration warning at top_level.vhd(52): used implicit default value for signal \"hSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vSync top_level.vhd(52) " "VHDL Signal Declaration warning at top_level.vhd(52): used implicit default value for signal \"vSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "drawArea top_level.vhd(53) " "VHDL Signal Declaration warning at top_level.vhd(53): used implicit default value for signal \"drawArea\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r top_level.vhd(54) " "VHDL Signal Declaration warning at top_level.vhd(54): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g top_level.vhd(54) " "VHDL Signal Declaration warning at top_level.vhd(54): used implicit default value for signal \"g\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b top_level.vhd(54) " "VHDL Signal Declaration warning at top_level.vhd(54): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290828 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_Input RCA_Input:U_RCA_INPUT " "Elaborating entity \"RCA_Input\" for hierarchy \"RCA_Input:U_RCA_INPUT\"" {  } { { "top_level.vhd" "U_RCA_INPUT" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667324290845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Output USB_Output:U_USB_OUTPUT " "Elaborating entity \"USB_Output\" for hierarchy \"USB_Output:U_USB_OUTPUT\"" {  } { { "top_level.vhd" "U_USB_OUTPUT" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667324290852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_Output HDMI_Output:U_HDMI_OUTPUT " "Elaborating entity \"HDMI_Output\" for hierarchy \"HDMI_Output:U_HDMI_OUTPUT\"" {  } { { "top_level.vhd" "U_HDMI_OUTPUT" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667324290853 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TMDS_p HDMI_Output.vhd(14) " "VHDL Signal Declaration warning at HDMI_Output.vhd(14): used implicit default value for signal \"TMDS_p\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290853 "|top_level|HDMI_Output:U_HDMI_OUTPUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TMDS_n HDMI_Output.vhd(15) " "VHDL Signal Declaration warning at HDMI_Output.vhd(15): used implicit default value for signal \"TMDS_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290854 "|top_level|HDMI_Output:U_HDMI_OUTPUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TMDS_clk_p HDMI_Output.vhd(16) " "VHDL Signal Declaration warning at HDMI_Output.vhd(16): used implicit default value for signal \"TMDS_clk_p\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290854 "|top_level|HDMI_Output:U_HDMI_OUTPUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TMDS_clk_n HDMI_Output.vhd(17) " "VHDL Signal Declaration warning at HDMI_Output.vhd(17): used implicit default value for signal \"TMDS_clk_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_Output.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/HDMI_Output.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324290854 "|top_level|HDMI_Output:U_HDMI_OUTPUT"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "bidirectional pin \"sda\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667324291183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "scl " "bidirectional pin \"scl\" has no driver" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1667324291183 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1667324291183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_ready GND " "Pin \"UART_TX_ready\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|UART_TX_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_out GND " "Pin \"UART_TX_out\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|UART_TX_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMDS_p\[0\] GND " "Pin \"TMDS_p\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|TMDS_p[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMDS_p\[1\] GND " "Pin \"TMDS_p\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|TMDS_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMDS_p\[2\] GND " "Pin \"TMDS_p\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|TMDS_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMDS_n\[0\] GND " "Pin \"TMDS_n\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|TMDS_n[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMDS_n\[1\] GND " "Pin \"TMDS_n\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|TMDS_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMDS_n\[2\] GND " "Pin \"TMDS_n\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|TMDS_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMDS_clk_p GND " "Pin \"TMDS_clk_p\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|TMDS_clk_p"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMDS_clk_n GND " "Pin \"TMDS_clk_n\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667324291188 "|top_level|TMDS_clk_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667324291188 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667324291193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667324291306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667324291306 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "power_on " "No output dependent on input pin \"power_on\"" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667324291338 "|top_level|power_on"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667324291338 "|top_level|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top_level.vhd" "" { Text "C:/Users/gioco/Documents/UF_Senior_2022-2023/CEN3907C Computer Engineering Design 1/Project/Local Project Repository/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667324291338 "|top_level|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667324291338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667324291339 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667324291339 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1667324291339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667324291339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667324291356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 13:38:11 2022 " "Processing ended: Tue Nov 01 13:38:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667324291356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667324291356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667324291356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667324291356 ""}
