Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May  6 06:15:16 2023
| Host         : DESKTOP-H9O19A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_wrapper_timing_summary_routed.rpt -pb fpga_wrapper_timing_summary_routed.pb -rpx fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/mac_init_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.404     -109.578                     73                 2088       -0.304       -1.320                      7                 2088        3.750        0.000                       0                   935  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.404      -98.838                     59                 2044       -0.304       -1.320                      7                 2044        3.750        0.000                       0                   935  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -1.161      -10.740                     14                   44        0.013        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           59  Failing Endpoints,  Worst Slack       -3.404ns,  Total Violation      -98.838ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.304ns,  Total Violation       -1.320ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 3.653ns (45.840%)  route 4.316ns (54.160%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.450     7.312    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.303     7.615 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.362     7.977    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_4
    SLICE_X14Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     8.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC/Q
                         net (fo=3, routed)           0.707     9.568    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.692 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8/O
                         net (fo=1, routed)           0.000     9.692    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/O[3]
                         net (fo=2, routed)           0.617    10.949    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[11]
    SLICE_X14Y38         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.498     7.691    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X14Y38         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X14Y38         FDCE (Setup_fdce_C_D)       -0.222     7.545    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                 -3.404    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 3.419ns (43.070%)  route 4.519ns (56.930%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/Q
                         net (fo=10, routed)          0.888     4.324    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][1]
    SLICE_X18Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.448 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_14/O
                         net (fo=2, routed)           0.598     5.046    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_14_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.170 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.581     5.751    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[1]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.875 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.875    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][1]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.515 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/O[3]
                         net (fo=3, routed)           0.335     6.850    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/do_reg[6][3]
    SLICE_X14Y40         LUT2 (Prop_lut2_I1_O)        0.306     7.156 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.493     7.649    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_8
    SLICE_X15Y39         LDCE (SetClr_ldce_CLR_Q)     0.885     8.534 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[7]_LDC/Q
                         net (fo=3, routed)           0.683     9.217    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[7]_LDC_n_0
    SLICE_X13Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.341 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[7]_C_i_6/O
                         net (fo=1, routed)           0.000     9.341    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[7]_C_i_6_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.742 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[7]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[7]_C_i_1_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.977 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/O[0]
                         net (fo=2, routed)           0.941    10.918    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[8]
    SLICE_X17Y41         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.499     7.691    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X17Y41         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_P/C  (IS_INVERTED)
                         clock pessimism              0.264     7.956    
                         clock uncertainty           -0.154     7.802    
    SLICE_X17Y41         FDPE (Setup_fdpe_C_D)       -0.212     7.590    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_P
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 3.593ns (46.174%)  route 4.188ns (53.826%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.450     7.312    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.303     7.615 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.362     7.977    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_4
    SLICE_X14Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     8.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC/Q
                         net (fo=3, routed)           0.707     9.568    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.692 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8/O
                         net (fo=1, routed)           0.000     9.692    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.272 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/O[2]
                         net (fo=2, routed)           0.489    10.761    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[10]
    SLICE_X14Y39         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.499     7.691    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X14Y39         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism              0.230     7.922    
                         clock uncertainty           -0.154     7.768    
    SLICE_X14Y39         FDPE (Setup_fdpe_C_D)       -0.242     7.526    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_P
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 -3.236    

Slack (VIOLATED) :        -3.183ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_C/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 3.321ns (42.823%)  route 4.434ns (57.177%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.750 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.319     7.069    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.368 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.487     7.855    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_6
    SLICE_X15Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.740 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_LDC/Q
                         net (fo=3, routed)           0.824     9.564    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.688 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_9/O
                         net (fo=1, routed)           0.000     9.688    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_9_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.112 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/O[1]
                         net (fo=2, routed)           0.623    10.735    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[9]
    SLICE_X14Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.499     7.691    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X14Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_C/C  (IS_INVERTED)
                         clock pessimism              0.230     7.922    
                         clock uncertainty           -0.154     7.768    
    SLICE_X14Y40         FDCE (Setup_fdce_C_D)       -0.216     7.552    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_C
  -------------------------------------------------------------------
                         required time                          7.552    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 -3.183    

Slack (VIOLATED) :        -3.102ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 3.653ns (47.420%)  route 4.051ns (52.580%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.450     7.312    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.303     7.615 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.362     7.977    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_4
    SLICE_X14Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     8.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC/Q
                         net (fo=3, routed)           0.707     9.568    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.692 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8/O
                         net (fo=1, routed)           0.000     9.692    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/O[3]
                         net (fo=2, routed)           0.351    10.684    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[11]
    SLICE_X12Y41         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.506     7.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X12Y41         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.230     7.929    
                         clock uncertainty           -0.154     7.775    
    SLICE_X12Y41         FDPE (Setup_fdpe_C_D)       -0.193     7.582    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_P
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 -3.102    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_C/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 3.593ns (47.008%)  route 4.050ns (52.992%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.450     7.312    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.303     7.615 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.362     7.977    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_4
    SLICE_X14Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     8.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC/Q
                         net (fo=3, routed)           0.707     9.568    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.692 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8/O
                         net (fo=1, routed)           0.000     9.692    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.272 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/O[2]
                         net (fo=2, routed)           0.351    10.623    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[10]
    SLICE_X12Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.505     7.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_C/C  (IS_INVERTED)
                         clock pessimism              0.230     7.928    
                         clock uncertainty           -0.154     7.774    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)       -0.204     7.570    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_C
  -------------------------------------------------------------------
                         required time                          7.570    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_P/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 3.321ns (44.382%)  route 4.162ns (55.618%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7.697 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.750 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.319     7.069    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.368 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.487     7.855    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_6
    SLICE_X15Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.740 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_LDC/Q
                         net (fo=3, routed)           0.824     9.564    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.688 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_9/O
                         net (fo=1, routed)           0.000     9.688    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_9_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.112 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/O[1]
                         net (fo=2, routed)           0.351    10.463    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[9]
    SLICE_X12Y38         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.504     7.696    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X12Y38         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.230     7.927    
                         clock uncertainty           -0.154     7.773    
    SLICE_X12Y38         FDPE (Setup_fdpe_C_D)       -0.187     7.586    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_P
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.850ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 4.011ns (52.021%)  route 3.699ns (47.979%))
  Logic Levels:           11  (CARRY4=5 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.450     7.312    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.303     7.615 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.362     7.977    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_4
    SLICE_X14Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     8.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC/Q
                         net (fo=3, routed)           0.707     9.568    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.692 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8/O
                         net (fo=1, routed)           0.000     9.692    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.242 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.690 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.690    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[17]
    SLICE_X13Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.506     7.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.929    
                         clock uncertainty           -0.154     7.775    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.065     7.840    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 -2.850    

Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 3.916ns (51.423%)  route 3.699ns (48.577%))
  Logic Levels:           11  (CARRY4=5 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.450     7.312    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.303     7.615 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.362     7.977    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_4
    SLICE_X14Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     8.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC/Q
                         net (fo=3, routed)           0.707     9.568    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.692 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8/O
                         net (fo=1, routed)           0.000     9.692    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.242 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.595 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.595    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[18]
    SLICE_X13Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.506     7.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.929    
                         clock uncertainty           -0.154     7.775    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.065     7.840    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 -2.755    

Slack (VIOLATED) :        -2.739ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 3.900ns (51.320%)  route 3.699ns (48.680%))
  Logic Levels:           11  (CARRY4=5 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.450     7.312    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.303     7.615 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.362     7.977    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_4
    SLICE_X14Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     8.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC/Q
                         net (fo=3, routed)           0.707     9.568    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_LDC_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.692 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8/O
                         net (fo=1, routed)           0.000     9.692    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res[11]_C_i_8_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.242 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.356    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.579 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.579    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/plusOp[16]
    SLICE_X13Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.506     7.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.929    
                         clock uncertainty           -0.154     7.775    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.065     7.840    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                 -2.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.304ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.071ns (6.062%)  route 1.100ns (93.938%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.785     1.126    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X16Y41         LUT4 (Prop_lut4_I2_O)        0.045     1.171 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[4]_i_1/O
                         net (fo=1, routed)           0.000     1.171    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[4]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.830     1.200    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[4]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.121     1.475    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.277ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.071ns (6.077%)  route 1.097ns (93.923%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.782     1.123    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.168 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[3]_i_1/O
                         net (fo=1, routed)           0.000     1.168    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[3]_i_1_n_0
    SLICE_X17Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.829     1.199    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.092     1.445    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.273ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.071ns (6.051%)  route 1.102ns (93.949%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.787     1.128    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y40         LUT4 (Prop_lut4_I2_O)        0.045     1.173 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[7]_i_1/O
                         net (fo=1, routed)           0.000     1.173    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[7]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.830     1.200    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[7]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.092     1.446    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.263ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.071ns (6.006%)  route 1.111ns (93.994%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.796     1.137    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X18Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.182 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[0]_i_1/O
                         net (fo=1, routed)           0.000     1.182    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[0]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.829     1.199    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.092     1.445    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                 -0.263    

Slack (VIOLATED) :        -0.156ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.071ns (5.509%)  route 1.218ns (94.491%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.903     1.244    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X19Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[2]_i_1/O
                         net (fo=1, routed)           0.000     1.289    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[2]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.829     1.199    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X19Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[2]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.092     1.445    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.071ns (4.996%)  route 1.350ns (95.004%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.035     1.376    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.421 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[1]_i_1/O
                         net (fo=1, routed)           0.000     1.421    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[1]_i_1_n_0
    SLICE_X17Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.829     1.199    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.092     1.445    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.071ns (4.991%)  route 1.352ns (95.009%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.037     1.378    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y40         LUT4 (Prop_lut4_I2_O)        0.045     1.423 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[5]_i_1/O
                         net (fo=1, routed)           0.000     1.423    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[5]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.830     1.200    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[5]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.092     1.446    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.071ns (4.825%)  route 1.401ns (95.175%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.086     1.427    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X15Y41         LUT4 (Prop_lut4_I2_O)        0.045     1.472 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[6]_i_1/O
                         net (fo=1, routed)           0.000     1.472    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do[6]_i_1_n_0
    SLICE_X15Y41         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.830     1.200    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X15Y41         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[6]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.092     1.446    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.582     0.923    fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.229     1.293    fpga_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.893     1.263    fpga_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fpga_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    fpga_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.282ns (60.691%)  route 0.183ns (39.309%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.565     0.906    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=1, routed)           0.183     1.252    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[26]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.297 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           0.000     1.297    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata[26]_i_2_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I0_O)      0.073     1.370 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.370    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X6Y49          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.835     1.205    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y49          FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.134     1.310    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y38     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y47     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y47     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y47     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y47     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y48     fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y40    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y40    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y40    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y40    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y40    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y40    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y40    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y40    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_7_7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y39    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg_0_7_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           14  Failing Endpoints,  Worst Slack       -1.161ns,  Total Violation      -10.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.908ns (34.116%)  route 3.685ns (65.884%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.767 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[2]
                         net (fo=3, routed)           0.736     7.504    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[2]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.302     7.806 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.767     8.573    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_1
    SLICE_X14Y39         FDPE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.499     7.691    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X14Y39         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism              0.230     7.922    
                         clock uncertainty           -0.154     7.768    
    SLICE_X14Y39         FDPE (Recov_fdpe_C_PRE)     -0.356     7.412    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_P
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 -1.161    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.888ns (33.730%)  route 3.709ns (66.270%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.750 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.746     7.496    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[0]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.299     7.795 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.782     8.577    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_5
    SLICE_X17Y41         FDPE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.499     7.691    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X17Y41         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_P/C  (IS_INVERTED)
                         clock pessimism              0.264     7.956    
                         clock uncertainty           -0.154     7.802    
    SLICE_X17Y41         FDPE (Recov_fdpe_C_PRE)     -0.356     7.446    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_P
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.703ns (32.807%)  route 3.488ns (67.193%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/Q
                         net (fo=10, routed)          0.888     4.324    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][1]
    SLICE_X18Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.448 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_14/O
                         net (fo=2, routed)           0.598     5.046    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_14_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.170 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.581     5.751    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[1]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.875 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.875    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][1]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.455 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/O[2]
                         net (fo=3, routed)           0.738     7.193    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/do_reg[6][2]
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.295     7.488 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.683     8.171    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_9
    SLICE_X11Y36         FDPE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.502     7.694    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X11Y36         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]_P/C  (IS_INVERTED)
                         clock pessimism              0.230     7.925    
                         clock uncertainty           -0.154     7.771    
    SLICE_X11Y36         FDPE (Recov_fdpe_C_PRE)     -0.580     7.191    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]_P
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 1.631ns (31.136%)  route 3.607ns (68.864%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.642 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/CO[3]
                         net (fo=3, routed)           1.068     7.710    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/CO[0]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.150     7.860 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.359     8.218    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg
    SLICE_X12Y41         FDPE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.506     7.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X12Y41         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.230     7.929    
                         clock uncertainty           -0.154     7.775    
    SLICE_X12Y41         FDPE (Recov_fdpe_C_PRE)     -0.518     7.257    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_P
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 2.004ns (36.849%)  route 3.434ns (63.151%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7.697 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.608     7.470    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.303     7.773 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.645     8.418    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_3
    SLICE_X12Y38         FDPE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.504     7.696    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X12Y38         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.230     7.927    
                         clock uncertainty           -0.154     7.773    
    SLICE_X12Y38         FDPE (Recov_fdpe_C_PRE)     -0.314     7.459    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_P
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.804ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.908ns (36.107%)  route 3.376ns (63.893%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.767 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[2]
                         net (fo=3, routed)           0.436     7.203    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[2]
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.302     7.505 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.759     8.264    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_2
    SLICE_X12Y40         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.505     7.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_C/C  (IS_INVERTED)
                         clock pessimism              0.230     7.928    
                         clock uncertainty           -0.154     7.774    
    SLICE_X12Y40         FDCE (Recov_fdce_C_CLR)     -0.314     7.460    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]_C
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                 -0.804    

Slack (VIOLATED) :        -0.801ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.710ns (32.988%)  route 3.474ns (67.012%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/do_reg[1]/Q
                         net (fo=10, routed)          0.888     4.324    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/do_reg[7][1]
    SLICE_X18Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.448 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_14/O
                         net (fo=2, routed)           0.598     5.046    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_14_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.170 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.581     5.751    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[1]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.875 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.875    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][1]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.455 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/O[2]
                         net (fo=3, routed)           0.598     7.053    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/do_reg[6][2]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.302     7.355 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.809     8.164    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_10
    SLICE_X14Y36         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.496     7.688    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X14Y36         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]_C/C  (IS_INVERTED)
                         clock pessimism              0.230     7.919    
                         clock uncertainty           -0.154     7.765    
    SLICE_X14Y36         FDCE (Recov_fdce_C_CLR)     -0.402     7.363    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[6]_C
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                 -0.801    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 2.004ns (38.958%)  route 3.140ns (61.042%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.862 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[1]
                         net (fo=3, routed)           0.450     7.312    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[1]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.303     7.615 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.509     8.124    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_4
    SLICE_X14Y40         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.499     7.691    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X14Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_C/C  (IS_INVERTED)
                         clock pessimism              0.230     7.922    
                         clock uncertainty           -0.154     7.768    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.402     7.366    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[9]_C
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.888ns (36.842%)  route 3.237ns (63.158%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.750 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.319     7.069    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/O[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.299     7.368 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.737     8.105    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_6
    SLICE_X13Y39         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.505     7.698    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X13Y39         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_C/C  (IS_INVERTED)
                         clock pessimism              0.230     7.928    
                         clock uncertainty           -0.154     7.774    
    SLICE_X13Y39         FDCE (Recov_fdce_C_CLR)     -0.402     7.372    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[8]_C
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.688ns  (required time - arrival time)
  Source:                 fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.605ns (31.639%)  route 3.468ns (68.361%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.672     2.980    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/s00_axi_aclk
    SLICE_X18Y39         FDRE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.081     4.480    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/Q[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.299     4.779 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.430     5.208    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_9_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.332 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.671     6.003    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/res_reg[7]_P[2]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/rom/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.127    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/do_reg[7][3]
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.528 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.528    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.642 r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/multOp__0_carry__1/CO[3]
                         net (fo=3, routed)           0.731     7.374    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/CO[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.498 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.555     8.053    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/mac_init_reg_0
    SLICE_X14Y38         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 f  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.498     7.691    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/s00_axi_aclk
    SLICE_X14Y38         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.402     7.365    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]_C
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 -0.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC/CLR
                            (removal check against falling-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.071ns (3.244%)  route 2.118ns (96.756%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.917     1.258    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.303 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.886     2.189    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_2_n_0
    SLICE_X20Y39         LDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.241     1.611    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.056     1.667 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.422     2.089    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_1_n_0
    SLICE_X20Y39         LDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC/G
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.154     2.243    
    SLICE_X20Y39         LDCE (Remov_ldce_G_CLR)     -0.067     2.176    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.071ns (5.407%)  route 1.242ns (94.593%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.736     1.077    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.122 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.191     1.313    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_1_n_0
    SLICE_X21Y41         FDPE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.829     1.199    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X21Y41         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_P/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X21Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.258    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC/CLR
                            (removal check against falling-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.071ns (3.893%)  route 1.753ns (96.106%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.782     1.123    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.168 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.655     1.824    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_2_n_0
    SLICE_X18Y41         LDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.104     1.474    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X19Y41         LUT5 (Prop_lut5_I0_O)        0.056     1.530 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.175     1.705    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_1_n_0
    SLICE_X18Y41         LDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC/G
                         clock pessimism              0.000     1.705    
                         clock uncertainty            0.154     1.859    
    SLICE_X18Y41         LDCE (Remov_ldce_G_CLR)     -0.092     1.767    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.071ns (4.999%)  route 1.349ns (95.001%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.782     1.123    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.168 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.252     1.420    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_2_n_0
    SLICE_X20Y41         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.829     1.199    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y41         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_C/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X20Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.286    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.071ns (4.955%)  route 1.362ns (95.045%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.784     1.125    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X19Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.170 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.263     1.433    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_1_n_0
    SLICE_X19Y41         FDPE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.830     1.200    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X19Y41         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_P/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X19Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.259    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.071ns (4.748%)  route 1.425ns (95.252%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.917     1.258    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.303 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.193     1.496    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_2_n_0
    SLICE_X20Y40         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.829     1.199    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_C/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X20Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.286    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.071ns (4.818%)  route 1.403ns (95.182%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.816     1.157    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.202 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.272     1.474    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_2_n_0
    SLICE_X21Y42         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.829     1.199    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X21Y42         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_C/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.154     1.353    
    SLICE_X21Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.261    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC/CLR
                            (removal check against falling-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.071ns (3.502%)  route 1.956ns (96.498%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.816     1.157    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.202 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.826     2.027    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_2_n_0
    SLICE_X21Y40         LDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         1.042     1.412    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y41         LUT4 (Prop_lut4_I0_O)        0.056     1.468 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.238     1.706    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_1_n_0
    SLICE_X21Y40         LDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC/G
                         clock pessimism              0.000     1.706    
                         clock uncertainty            0.154     1.860    
    SLICE_X21Y40         LDCE (Remov_ldce_G_CLR)     -0.092     1.768    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.071ns (4.514%)  route 1.502ns (95.486%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.904     1.245    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.290 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.283     1.573    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_1_n_0
    SLICE_X21Y39         FDPE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.828     1.198    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X21Y39         FDPE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_P/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.154     1.352    
    SLICE_X21Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     1.257    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.071ns (4.147%)  route 1.641ns (95.853%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.627     0.968    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/s00_axi_aclk
    SLICE_X19Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/rom_addr[2]_i_2/O
                         net (fo=12, routed)          0.699     1.712    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_we
    SLICE_X19Y40         FDCE                                         f  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=934, routed)         0.830     1.200    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/s00_axi_aclk
    SLICE_X19Y40         FDCE                                         r  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X19Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.262    fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.450    





