{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611091075304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611091075305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 22:17:55 2021 " "Processing started: Tue Jan 19 22:17:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611091075305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611091075305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611091075305 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611091075785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_vhdl_files/system_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fpga_vhdl_files/system_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-arch " "Found design unit 1: system-arch" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076221 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit-behaviour " "Found design unit 1: register_8bit-behaviour" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076224 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pass-behaviour " "Found design unit 1: pass-behaviour" {  } { { "../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076228 ""} { "Info" "ISGN_ENTITY_NAME" "1 pass " "Found entity 1: pass" {  } { { "../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_drain_ADL-behaviour " "Found design unit 1: open_drain_ADL-behaviour" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076232 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_drain_ADL " "Found entity 1: open_drain_ADL" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_drain_ADH-behaviour " "Found design unit 1: open_drain_ADH-behaviour" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076235 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_drain_ADH " "Found entity 1: open_drain_ADH" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data_reg-arch " "Found design unit 1: mem_data_reg-arch" {  } { { "../Processor/Memory_Interface/mem_data_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076238 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_data_reg " "Found entity 1: mem_data_reg" {  } { { "../Processor/Memory_Interface/mem_data_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_add_reg-arch " "Found design unit 1: mem_add_reg-arch" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076241 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_add_reg " "Found entity 1: mem_add_reg" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intruction_reg-behaviour " "Found design unit 1: intruction_reg-behaviour" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076244 ""} { "Info" "ISGN_ENTITY_NAME" "1 intruction_reg " "Found entity 1: intruction_reg" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ready-behaviour " "Found design unit 1: ready-behaviour" {  } { { "../Processor/Control/InterruptControl/ready_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076247 ""} { "Info" "ISGN_ENTITY_NAME" "1 ready " "Found entity 1: ready" {  } { { "../Processor/Control/InterruptControl/ready_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interr_res-behaviour " "Found design unit 1: interr_res-behaviour" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076250 ""} { "Info" "ISGN_ENTITY_NAME" "1 interr_res " "Found entity 1: interr_res" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing_generation-timing_logic " "Found design unit 1: timing_generation-timing_logic" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076255 ""} { "Info" "ISGN_ENTITY_NAME" "1 timing_generation " "Found entity 1: timing_generation" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_register-behaviour " "Found design unit 1: predecode_register-behaviour" {  } { { "../Processor/Control/Predecode/predecode_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076257 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_register " "Found entity 1: predecode_register" {  } { { "../Processor/Control/Predecode/predecode_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_logic-behaviour " "Found design unit 1: predecode_logic-behaviour" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076260 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_logic " "Found entity 1: predecode_logic" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-arch " "Found design unit 1: instruction_decoder-arch" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076266 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-arch " "Found design unit 1: clock-arch" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076269 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit_A-behaviour " "Found design unit 1: register_8bit_A-behaviour" {  } { { "../Processor/ALU/register_8bit_A.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076272 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit_A " "Found entity 1: register_8bit_A" {  } { { "../Processor/ALU/register_8bit_A.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_input_register-structural " "Found design unit 1: B_input_register-structural" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076274 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_input_register " "Found entity 1: B_input_register" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-structural " "Found design unit 1: alu_logic-structural" {  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076277 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../Processor/ALU/alu.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076280 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Processor/ALU/alu.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_hold_register-arch " "Found design unit 1: adder_hold_register-arch" {  } { { "../Processor/ALU/adder_hold_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076283 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_hold_register " "Found entity 1: adder_hold_register" {  } { { "../Processor/ALU/adder_hold_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_input_register-structural " "Found design unit 1: A_input_register-structural" {  } { { "../Processor/ALU/A_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076286 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_input_register " "Found entity 1: A_input_register" {  } { { "../Processor/ALU/A_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_xor-behavioural " "Found design unit 1: eight_bit_xor-behavioural" {  } { { "../Processor/ALU/8_bit_xor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076289 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_xor " "Found entity 1: eight_bit_xor" {  } { { "../Processor/ALU/8_bit_xor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_shift-behavioural " "Found design unit 1: eight_bit_shift-behavioural" {  } { { "../Processor/ALU/8_bit_shift.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076292 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_shift " "Found entity 1: eight_bit_shift" {  } { { "../Processor/ALU/8_bit_shift.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_pass-behavioural " "Found design unit 1: eight_bit_pass-behavioural" {  } { { "../Processor/ALU/8_bit_pass.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076295 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_pass " "Found entity 1: eight_bit_pass" {  } { { "../Processor/ALU/8_bit_pass.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_or-behavioural " "Found design unit 1: eight_bit_or-behavioural" {  } { { "../Processor/ALU/8_bit_or.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076297 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_or " "Found entity 1: eight_bit_or" {  } { { "../Processor/ALU/8_bit_or.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_and-behavioural " "Found design unit 1: eight_bit_and-behavioural" {  } { { "../Processor/ALU/8_bit_and.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076300 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_and " "Found entity 1: eight_bit_and" {  } { { "../Processor/ALU/8_bit_and.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_adder-behaviour " "Found design unit 1: eight_bit_adder-behaviour" {  } { { "../Processor/ALU/8_bit_adder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076303 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "../Processor/ALU/8_bit_adder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit_C-behaviour " "Found design unit 1: register_8bit_C-behaviour" {  } { { "../Processor/Accumulator/register_8bit_C.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076306 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit_C " "Found entity 1: register_8bit_C" {  } { { "../Processor/Accumulator/register_8bit_C.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-structural " "Found design unit 1: accumulator-structural" {  } { { "../Processor/Accumulator/accumulator.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076309 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../Processor/Accumulator/accumulator.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_low-arch " "Found design unit 1: pc_low-arch" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076312 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_low " "Found entity 1: pc_low" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_high-arch " "Found design unit 1: pc_high-arch" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076315 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_high " "Found entity 1: pc_high" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_pointer-behavioural " "Found design unit 1: stack_pointer-behavioural" {  } { { "../Processor/Register/stack_pointer/stack_pointer.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076318 ""} { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Processor/Register/stack_pointer/stack_pointer.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_register-behaviour " "Found design unit 1: status_register-behaviour" {  } { { "../Processor/Register/status_register/status_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076321 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_register " "Found entity 1: status_register" {  } { { "../Processor/Register/status_register/status_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 y_index-behaviour " "Found design unit 1: y_index-behaviour" {  } { { "../Processor/Register/y-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076324 ""} { "Info" "ISGN_ENTITY_NAME" "1 y_index " "Found entity 1: y_index" {  } { { "../Processor/Register/y-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 x_index-behaviour " "Found design unit 1: x_index-behaviour" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076327 ""} { "Info" "ISGN_ENTITY_NAME" "1 x_index " "Found entity 1: x_index" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-structural " "Found design unit 1: processor-structural" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076336 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611091076336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611091076336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611091076398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:processor_m " "Elaborating entity \"processor\" for hierarchy \"processor:processor_m\"" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "processor_m" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hc processor.vhdl(429) " "Verilog HDL or VHDL warning at processor.vhdl(429): object \"hc\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611091076406 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pch_pch processor.vhdl(432) " "Verilog HDL or VHDL warning at processor.vhdl(432): object \"pch_pch\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611091076407 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcl_pcl processor.vhdl(434) " "Verilog HDL or VHDL warning at processor.vhdl(434): object \"pcl_pcl\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611091076407 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i processor.vhdl(442) " "Verilog HDL or VHDL warning at processor.vhdl(442): object \"i\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611091076407 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag processor.vhdl(472) " "Verilog HDL or VHDL warning at processor.vhdl(472): object \"zero_flag\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611091076407 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_flag processor.vhdl(472) " "Verilog HDL or VHDL warning at processor.vhdl(472): object \"negative_flag\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611091076407 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acc_content processor.vhdl(508) " "Verilog HDL or VHDL warning at processor.vhdl(508): object \"acc_content\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 508 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611091076407 "|system|processor:processor_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock processor:processor_m\|clock:clo " "Elaborating entity \"clock\" for hierarchy \"processor:processor_m\|clock:clo\"" {  } { { "../Processor/processor.vhdl" "clo" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_index processor:processor_m\|x_index:x_in " "Elaborating entity \"x_index\" for hierarchy \"processor:processor_m\|x_index:x_in\"" {  } { { "../Processor/processor.vhdl" "x_in" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_index processor:processor_m\|y_index:y_in " "Elaborating entity \"y_index\" for hierarchy \"processor:processor_m\|y_index:y_in\"" {  } { { "../Processor/processor.vhdl" "y_in" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:processor_m\|alu:Algorithmic_Unit " "Elaborating entity \"alu\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\"" {  } { { "../Processor/processor.vhdl" "Algorithmic_Unit" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap " "Elaborating entity \"alu_logic\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\"" {  } { { "../Processor/ALU/alu.vhdl" "alu_logicmap" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_adder:ADDER " "Elaborating entity \"eight_bit_adder\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_adder:ADDER\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ADDER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_or processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_or:ORR " "Elaborating entity \"eight_bit_or\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_or:ORR\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ORR" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_xor processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_xor:XORR " "Elaborating entity \"eight_bit_xor\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_xor:XORR\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "XORR" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_and processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_and:ANDD " "Elaborating entity \"eight_bit_and\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_and:ANDD\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ANDD" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_shift processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_shift:SHIFT " "Elaborating entity \"eight_bit_shift\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_shift:SHIFT\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "SHIFT" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_pass processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_pass:PASS " "Elaborating entity \"eight_bit_pass\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_pass:PASS\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "PASS" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_input_register processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER " "Elaborating entity \"B_input_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "B_REGISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\|register_8bit:l1 " "Elaborating entity \"register_8bit\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\|register_8bit:l1\"" {  } { { "../Processor/ALU/B_input_register.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_input_register processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER " "Elaborating entity \"A_input_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "A_REGSISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_A processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\|register_8bit_A:L1 " "Elaborating entity \"register_8bit_A\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\|register_8bit_A:L1\"" {  } { { "../Processor/ALU/A_input_register.vhdl" "L1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_hold_register processor:processor_m\|alu:Algorithmic_Unit\|adder_hold_register:HOLD_REGISTER " "Elaborating entity \"adder_hold_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|adder_hold_register:HOLD_REGISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "HOLD_REGISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_low processor:processor_m\|pc_low:program_counter_low " "Elaborating entity \"pc_low\" for hierarchy \"processor:processor_m\|pc_low:program_counter_low\"" {  } { { "../Processor/processor.vhdl" "program_counter_low" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_high processor:processor_m\|pc_high:program_counter_high " "Elaborating entity \"pc_high\" for hierarchy \"processor:processor_m\|pc_high:program_counter_high\"" {  } { { "../Processor/processor.vhdl" "program_counter_high" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator processor:processor_m\|accumulator:accumu " "Elaborating entity \"accumulator\" for hierarchy \"processor:processor_m\|accumulator:accumu\"" {  } { { "../Processor/processor.vhdl" "accumu" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_C processor:processor_m\|accumulator:accumu\|register_8bit_C:l1 " "Elaborating entity \"register_8bit_C\" for hierarchy \"processor:processor_m\|accumulator:accumu\|register_8bit_C:l1\"" {  } { { "../Processor/Accumulator/accumulator.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_add_reg processor:processor_m\|mem_add_reg:add_Reg " "Elaborating entity \"mem_add_reg\" for hierarchy \"processor:processor_m\|mem_add_reg:add_Reg\"" {  } { { "../Processor/processor.vhdl" "add_Reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data_reg processor:processor_m\|mem_data_reg:data_reg " "Elaborating entity \"mem_data_reg\" for hierarchy \"processor:processor_m\|mem_data_reg:data_reg\"" {  } { { "../Processor/processor.vhdl" "data_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_register processor:processor_m\|status_register:flag_reg " "Elaborating entity \"status_register\" for hierarchy \"processor:processor_m\|status_register:flag_reg\"" {  } { { "../Processor/processor.vhdl" "flag_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass processor:processor_m\|pass:pass_sb_db " "Elaborating entity \"pass\" for hierarchy \"processor:processor_m\|pass:pass_sb_db\"" {  } { { "../Processor/processor.vhdl" "pass_sb_db" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_drain_ADH processor:processor_m\|open_drain_ADH:od_adh " "Elaborating entity \"open_drain_ADH\" for hierarchy \"processor:processor_m\|open_drain_ADH:od_adh\"" {  } { { "../Processor/processor.vhdl" "od_adh" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_drain_ADL processor:processor_m\|open_drain_ADL:od_adl " "Elaborating entity \"open_drain_ADL\" for hierarchy \"processor:processor_m\|open_drain_ADL:od_adl\"" {  } { { "../Processor/processor.vhdl" "od_adl" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer processor:processor_m\|stack_pointer:stk_point " "Elaborating entity \"stack_pointer\" for hierarchy \"processor:processor_m\|stack_pointer:stk_point\"" {  } { { "../Processor/processor.vhdl" "stk_point" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode_register processor:processor_m\|predecode_register:pre_reg " "Elaborating entity \"predecode_register\" for hierarchy \"processor:processor_m\|predecode_register:pre_reg\"" {  } { { "../Processor/processor.vhdl" "pre_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode_logic processor:processor_m\|predecode_logic:pr_logic " "Elaborating entity \"predecode_logic\" for hierarchy \"processor:processor_m\|predecode_logic:pr_logic\"" {  } { { "../Processor/processor.vhdl" "pr_logic" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intruction_reg processor:processor_m\|intruction_reg:ins_reg " "Elaborating entity \"intruction_reg\" for hierarchy \"processor:processor_m\|intruction_reg:ins_reg\"" {  } { { "../Processor/processor.vhdl" "ins_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder processor:processor_m\|instruction_decoder:instruction_dec " "Elaborating entity \"instruction_decoder\" for hierarchy \"processor:processor_m\|instruction_decoder:instruction_dec\"" {  } { { "../Processor/processor.vhdl" "instruction_dec" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_generation processor:processor_m\|timing_generation:tim_gen " "Elaborating entity \"timing_generation\" for hierarchy \"processor:processor_m\|timing_generation:tim_gen\"" {  } { { "../Processor/processor.vhdl" "tim_gen" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready processor:processor_m\|ready:ready_map " "Elaborating entity \"ready\" for hierarchy \"processor:processor_m\|ready:ready_map\"" {  } { { "../Processor/processor.vhdl" "ready_map" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611091076507 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[7\]\" " "Converted tri-state node \"processor:processor_m\|sb\[7\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[6\]\" " "Converted tri-state node \"processor:processor_m\|sb\[6\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[5\]\" " "Converted tri-state node \"processor:processor_m\|sb\[5\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[4\]\" " "Converted tri-state node \"processor:processor_m\|sb\[4\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[3\]\" " "Converted tri-state node \"processor:processor_m\|sb\[3\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[2\]\" " "Converted tri-state node \"processor:processor_m\|sb\[2\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[1\]\" " "Converted tri-state node \"processor:processor_m\|sb\[1\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[0\]\" " "Converted tri-state node \"processor:processor_m\|sb\[0\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[7\]\" " "Converted tri-state node \"processor:processor_m\|db\[7\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[6\]\" " "Converted tri-state node \"processor:processor_m\|db\[6\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[5\]\" " "Converted tri-state node \"processor:processor_m\|db\[5\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[4\]\" " "Converted tri-state node \"processor:processor_m\|db\[4\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[3\]\" " "Converted tri-state node \"processor:processor_m\|db\[3\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[2\]\" " "Converted tri-state node \"processor:processor_m\|db\[2\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[1\]\" " "Converted tri-state node \"processor:processor_m\|db\[1\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[0\]\" " "Converted tri-state node \"processor:processor_m\|db\[0\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[7\]\" " "Converted tri-state node \"processor:processor_m\|adh\[7\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[6\]\" " "Converted tri-state node \"processor:processor_m\|adh\[6\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[5\]\" " "Converted tri-state node \"processor:processor_m\|adh\[5\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[4\]\" " "Converted tri-state node \"processor:processor_m\|adh\[4\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[3\]\" " "Converted tri-state node \"processor:processor_m\|adh\[3\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[2\]\" " "Converted tri-state node \"processor:processor_m\|adh\[2\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[1\]\" " "Converted tri-state node \"processor:processor_m\|adh\[1\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[0\]\" " "Converted tri-state node \"processor:processor_m\|adh\[0\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[7\]\" " "Converted tri-state node \"processor:processor_m\|adl\[7\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[6\]\" " "Converted tri-state node \"processor:processor_m\|adl\[6\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[5\]\" " "Converted tri-state node \"processor:processor_m\|adl\[5\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[4\]\" " "Converted tri-state node \"processor:processor_m\|adl\[4\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[3\]\" " "Converted tri-state node \"processor:processor_m\|adl\[3\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[2\]\" " "Converted tri-state node \"processor:processor_m\|adl\[2\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[1\]\" " "Converted tri-state node \"processor:processor_m\|adl\[1\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[0\]\" " "Converted tri-state node \"processor:processor_m\|adl\[0\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611091076657 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1611091076657 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1611091077170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1611091078090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1611091078282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091078282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "515 " "Implemented 515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1611091078362 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1611091078362 ""} { "Info" "ICUT_CUT_TM_LCELLS" "486 " "Implemented 486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1611091078362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1611091078362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611091078386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 22:17:58 2021 " "Processing ended: Tue Jan 19 22:17:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611091078386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611091078386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611091078386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611091078386 ""}
