

================================================================
== Vitis HLS Report for 'Pooling2dMax_float_1_0_1036831949u_1'
================================================================
* Date:           Tue Jul  2 15:30:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1193|     1193|  11.930 us|  11.930 us|  1193|  1193|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3  |     1191|     1191|        17|          1|          1|  1176|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    861|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|    1097|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1097|   1234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_10ns_5ns_12_4_1_U49  |mac_muladd_3ns_10ns_5ns_12_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln106_1_fu_809_p2      |         +|   0|  0|  14|          13|          13|
    |add_ln106_fu_787_p2        |         +|   0|  0|  14|          13|          13|
    |add_ln113_fu_834_p2        |         +|   0|  0|  12|          11|          11|
    |add_ln96_1_fu_251_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln96_fu_260_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln97_1_fu_407_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln97_2_fu_284_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln97_fu_401_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln98_1_fu_365_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln98_fu_359_p2         |         +|   0|  0|  13|           4|           1|
    |empty_81_fu_468_p2         |         +|   0|  0|  15|           8|           8|
    |p_mid1_fu_656_p2           |         +|   0|  0|  15|           8|           8|
    |empty_83_fu_526_p2         |         -|   0|  0|  12|          11|          11|
    |empty_85_fu_561_p2         |         -|   0|  0|  12|          11|          11|
    |empty_fu_459_p2            |         -|   0|  0|  15|           8|           8|
    |p_mid121_fu_589_p2         |         -|   0|  0|  15|           8|           8|
    |p_mid15_fu_721_p2          |         -|   0|  0|  12|          11|          11|
    |p_mid19_fu_767_p2          |         -|   0|  0|  12|          11|          11|
    |sub_ln100_1_fu_626_p2      |         -|   0|  0|  12|          11|          11|
    |sub_ln100_2_fu_686_p2      |         -|   0|  0|  12|          11|          11|
    |sub_ln100_fu_498_p2        |         -|   0|  0|  12|          11|          11|
    |and_ln107_1_fu_958_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln107_2_fu_964_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln107_3_fu_1046_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_4_fu_1052_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_5_fu_1134_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_6_fu_1140_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_fu_875_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln113_fu_1187_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln97_fu_330_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln107_10_fu_1098_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_11_fu_1104_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_12_fu_1116_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_13_fu_1122_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_1_fu_863_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_2_fu_922_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_3_fu_928_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_4_fu_940_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_5_fu_946_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_6_fu_1010_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_7_fu_1016_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_8_fu_1028_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_9_fu_1034_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_fu_857_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln113_1_fu_1175_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln113_fu_1169_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln96_fu_245_p2        |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln97_fu_266_p2        |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln98_fu_316_p2        |      icmp|   0|  0|   9|           4|           3|
    |empty_84_fu_532_p2         |        or|   0|  0|   5|           5|           1|
    |or_ln106_1_fu_820_p2       |        or|   0|  0|  13|           1|          13|
    |or_ln106_fu_798_p2         |        or|   0|  0|  13|           1|          13|
    |or_ln107_1_fu_934_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln107_2_fu_952_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln107_3_fu_1022_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln107_4_fu_1040_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln107_5_fu_1110_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln107_6_fu_1128_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln107_fu_869_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln113_fu_1181_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln97_fu_335_p2          |        or|   0|  0|   2|           1|           1|
    |p_mid17_fu_738_p2          |        or|   0|  0|   5|           1|           5|
    |select_ln107_1_fu_970_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln107_2_fu_1058_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln107_3_fu_1146_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln107_fu_881_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln113_fu_1193_p3    |    select|   0|  0|  32|           1|           1|
    |select_ln97_10_fu_727_p3   |    select|   0|  0|  11|           1|          11|
    |select_ln97_11_fu_773_p3   |    select|   0|  0|  11|           1|          11|
    |select_ln97_12_fu_413_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln97_13_fu_420_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln97_14_fu_290_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln97_1_fu_394_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln97_2_fu_595_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln97_3_fu_272_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln97_4_fu_632_p3    |    select|   0|  0|  11|           1|          11|
    |select_ln97_5_fu_639_p3    |    select|   0|  0|  11|           1|           1|
    |select_ln97_6_fu_646_p3    |    select|   0|  0|  11|           1|           5|
    |select_ln97_7_fu_340_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln97_8_fu_347_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln97_9_fu_692_p3    |    select|   0|  0|  11|           1|          11|
    |select_ln97_fu_387_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln97_fu_325_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 861|         505|         458|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch_1                   |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten75_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_k_load                 |   9|          2|    4|          8|
    |c_fu_92                                 |   9|          2|    5|         10|
    |ch_fu_112                               |   9|          2|    3|          6|
    |g_fu_104                                |   9|          2|    4|          8|
    |indvar_flatten75_fu_116                 |   9|          2|   11|         22|
    |indvar_flatten_fu_108                   |   9|          2|    8|         16|
    |k_fu_96                                 |   9|          2|    4|          8|
    |r_fu_100                                |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   68|        136|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln113_reg_1373                      |  11|   0|   11|          0|
    |add_ln96_reg_1272                       |   3|   0|    3|          0|
    |add_ln97_1_reg_1341                     |   5|   0|    5|          0|
    |add_ln97_reg_1336                       |   4|   0|    4|          0|
    |and_ln97_reg_1305                       |   1|   0|    1|          0|
    |and_ln97_reg_1305_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg        |   1|   0|    1|          0|
    |c_fu_92                                 |   5|   0|    5|          0|
    |ch_1_reg_1262                           |   3|   0|    3|          0|
    |ch_fu_112                               |   3|   0|    3|          0|
    |empty_89_reg_1348                       |  12|   0|   12|          0|
    |g_1_reg_1331                            |   4|   0|    4|          0|
    |g_fu_104                                |   4|   0|    4|          0|
    |icmp_ln96_reg_1268                      |   1|   0|    1|          0|
    |icmp_ln97_reg_1278                      |   1|   0|    1|          0|
    |icmp_ln98_reg_1300                      |   1|   0|    1|          0|
    |in_data_load_1_reg_1385                 |  32|   0|   32|          0|
    |in_data_load_2_reg_1392                 |  32|   0|   32|          0|
    |in_data_load_3_reg_1399                 |  32|   0|   32|          0|
    |in_data_load_reg_1378                   |  32|   0|   32|          0|
    |in_data_load_reg_1378_pp0_iter6_reg     |  32|   0|   32|          0|
    |indvar_flatten75_fu_116                 |  11|   0|   11|          0|
    |indvar_flatten_fu_108                   |   8|   0|    8|          0|
    |k_fu_96                                 |   4|   0|    4|          0|
    |k_load_reg_1295                         |   4|   0|    4|          0|
    |r_1_reg_1324                            |   5|   0|    5|          0|
    |r_fu_100                                |   5|   0|    5|          0|
    |select_ln107_1_reg_1413                 |  32|   0|   32|          0|
    |select_ln107_1_reg_1413_pp0_iter10_reg  |  32|   0|   32|          0|
    |select_ln107_2_reg_1420                 |  32|   0|   32|          0|
    |select_ln107_2_reg_1420_pp0_iter12_reg  |  32|   0|   32|          0|
    |select_ln107_3_reg_1427                 |  32|   0|   32|          0|
    |select_ln107_3_reg_1427_pp0_iter14_reg  |  32|   0|   32|          0|
    |select_ln107_reg_1406                   |  32|   0|   32|          0|
    |select_ln107_reg_1406_pp0_iter8_reg     |  32|   0|   32|          0|
    |select_ln113_reg_1433                   |  32|   0|   32|          0|
    |select_ln97_7_reg_1314                  |   4|   0|    4|          0|
    |select_ln97_7_reg_1314_pp0_iter3_reg    |   4|   0|    4|          0|
    |add_ln113_reg_1373                      |  64|  32|   11|          0|
    |add_ln96_reg_1272                       |  64|  32|    3|          0|
    |ch_1_reg_1262                           |  64|  32|    3|          0|
    |icmp_ln96_reg_1268                      |  64|  32|    1|          0|
    |icmp_ln97_reg_1278                      |  64|  32|    1|          0|
    |in_data_load_1_reg_1385                 |  64|  32|   32|          0|
    |in_data_load_2_reg_1392                 |  64|  32|   32|          0|
    |in_data_load_3_reg_1399                 |  64|  32|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1097| 256|  700|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_248_p_din0     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_248_p_din1     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_248_p_opcode   |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_248_p_dout0    |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_248_p_ce       |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_252_p_din0     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_252_p_din1     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_252_p_opcode   |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_252_p_dout0    |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_252_p_ce       |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_256_p_din0     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_256_p_din1     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_256_p_opcode   |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_256_p_dout0    |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_256_p_ce       |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_260_p_din0     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_260_p_din1     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_260_p_opcode   |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_260_p_dout0    |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_260_p_ce       |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_264_p_din0     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_264_p_din1     |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_264_p_opcode   |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_264_p_dout0    |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|grp_fu_264_p_ce       |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>.1|  return value|
|p1_out_data_address0  |  out|   11|   ap_memory|                               p1_out_data|         array|
|p1_out_data_ce0       |  out|    1|   ap_memory|                               p1_out_data|         array|
|p1_out_data_we0       |  out|    1|   ap_memory|                               p1_out_data|         array|
|p1_out_data_d0        |  out|   32|   ap_memory|                               p1_out_data|         array|
|in_data_address0      |  out|   13|   ap_memory|                                   in_data|         array|
|in_data_ce0           |  out|    1|   ap_memory|                                   in_data|         array|
|in_data_q0            |   in|   32|   ap_memory|                                   in_data|         array|
|in_data_address1      |  out|   13|   ap_memory|                                   in_data|         array|
|in_data_ce1           |  out|    1|   ap_memory|                                   in_data|         array|
|in_data_q1            |   in|   32|   ap_memory|                                   in_data|         array|
|in_data_address2      |  out|   13|   ap_memory|                                   in_data|         array|
|in_data_ce2           |  out|    1|   ap_memory|                                   in_data|         array|
|in_data_q2            |   in|   32|   ap_memory|                                   in_data|         array|
|in_data_address3      |  out|   13|   ap_memory|                                   in_data|         array|
|in_data_ce3           |  out|    1|   ap_memory|                                   in_data|         array|
|in_data_q3            |   in|   32|   ap_memory|                                   in_data|         array|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.75>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 20 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 21 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 22 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%g = alloca i32 1"   --->   Operation 23 'alloca' 'g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ch = alloca i32 1"   --->   Operation 25 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten75 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln96 = store i11 0, i11 %indvar_flatten75" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 27 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln96 = store i3 0, i3 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 28 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 0, i8 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 29 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 0, i4 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 30 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln96 = store i5 0, i5 %r" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 31 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 0, i4 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 32 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln96 = store i5 0, i5 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 33 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln96 = br void" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 34 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ch_1 = load i3 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 35 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten75_load = load i11 %indvar_flatten75" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 36 'load' 'indvar_flatten75_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln96 = icmp_eq  i11 %indvar_flatten75_load, i11 1176" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 37 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.63ns)   --->   "%add_ln96_1 = add i11 %indvar_flatten75_load, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 38 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %._crit_edge15, void %._crit_edge20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 39 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.65ns)   --->   "%add_ln96 = add i3 %ch_1, i3 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 41 'add' 'add_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln97 = icmp_eq  i8 %indvar_flatten_load, i8 196" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 42 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.98ns)   --->   "%select_ln97_3 = select i1 %icmp_ln97, i3 %add_ln96, i3 %ch_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 43 'select' 'select_ln97_3' <Predicate = (!icmp_ln96)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i3 %select_ln97_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 44 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 45 [3/3] (1.05ns) (grouped into DSP with root node empty_89)   --->   "%mul_ln97 = mul i12 %zext_ln97_1, i12 784" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 45 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln97_2 = add i8 %indvar_flatten_load, i8 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 46 'add' 'add_ln97_2' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.24ns)   --->   "%select_ln97_14 = select i1 %icmp_ln97, i8 1, i8 %add_ln97_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 47 'select' 'select_ln97_14' <Predicate = (!icmp_ln96)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln96 = store i11 %add_ln96_1, i11 %indvar_flatten75" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 48 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln97 = store i3 %select_ln97_3, i3 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 49 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln97 = store i8 %select_ln97_14, i8 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 50 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 51 'load' 'k_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node empty_89)   --->   "%mul_ln97 = mul i12 %zext_ln97_1, i12 784" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 52 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (1.30ns)   --->   "%icmp_ln98 = icmp_eq  i4 %k_load, i4 14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 53 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 54 'load' 'c_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node empty_89)   --->   "%mul_ln97 = mul i12 %zext_ln97_1, i12 784" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 55 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln97)   --->   "%xor_ln97 = xor i1 %icmp_ln97, i1 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 56 'xor' 'xor_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln97 = and i1 %icmp_ln98, i1 %xor_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 57 'and' 'and_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns)   --->   "%or_ln97 = or i1 %and_ln97, i1 %icmp_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 58 'or' 'or_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.02ns)   --->   "%select_ln97_7 = select i1 %or_ln97, i4 0, i4 %k_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 59 'select' 'select_ln97_7' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.21ns)   --->   "%select_ln97_8 = select i1 %or_ln97, i5 0, i5 %c_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 60 'select' 'select_ln97_8' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%c_cast = zext i5 %select_ln97_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 61 'zext' 'c_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_89 = add i12 %c_cast, i12 %mul_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 62 'add' 'empty_89' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln98 = add i4 %select_ln97_7, i4 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 63 'add' 'add_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.78ns)   --->   "%add_ln98_1 = add i5 %select_ln97_8, i5 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 64 'add' 'add_ln98_1' <Predicate = (!icmp_ln96)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln98 = store i4 %add_ln98, i4 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 65 'store' 'store_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln98 = store i5 %add_ln98_1, i5 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 66 'store' 'store_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 67 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%g_1 = load i4 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 68 'load' 'g_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.02ns)   --->   "%select_ln97 = select i1 %icmp_ln97, i4 0, i4 %g_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 69 'select' 'select_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.21ns)   --->   "%select_ln97_1 = select i1 %icmp_ln97, i5 0, i5 %r_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 70 'select' 'select_ln97_1' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln97 = add i4 %select_ln97, i4 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 71 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln97_1 = add i5 %select_ln97_1, i5 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 72 'add' 'add_ln97_1' <Predicate = (!icmp_ln96)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.02ns)   --->   "%select_ln97_12 = select i1 %and_ln97, i4 %add_ln97, i4 %select_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 73 'select' 'select_ln97_12' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.21ns)   --->   "%select_ln97_13 = select i1 %and_ln97, i5 %add_ln97_1, i5 %select_ln97_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 74 'select' 'select_ln97_13' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_89 = add i12 %c_cast, i12 %mul_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 75 'add' 'empty_89' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln97 = store i4 %select_ln97_12, i4 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 76 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_4 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln97 = store i5 %select_ln97_13, i5 %r" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 77 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ch_1, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 78 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 79 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %ch_1, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 80 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %p_shl4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 81 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.87ns)   --->   "%empty = sub i8 %p_shl_cast, i8 %p_shl4_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 82 'sub' 'empty' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i4 %g_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 83 'zext' 'zext_ln97' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.91ns)   --->   "%empty_81 = add i8 %zext_ln97, i8 %empty" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 84 'add' 'empty_81' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_82 = trunc i8 %empty_81" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 85 'trunc' 'empty_82' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_82, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 86 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_81, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 87 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i9 %p_shl6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 88 'sext' 'p_shl6_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.63ns)   --->   "%sub_ln100 = sub i11 %p_shl5, i11 %p_shl6_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 89 'sub' 'sub_ln100' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_1, i5 0"   --->   Operation 90 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl7_0_cast = zext i10 %p_shl7"   --->   Operation 91 'zext' 'p_shl7_0_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %r_1, i2 0"   --->   Operation 92 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl8_0_cast = zext i7 %p_shl8"   --->   Operation 93 'zext' 'p_shl8_0_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.73ns)   --->   "%empty_83 = sub i11 %p_shl7_0_cast, i11 %p_shl8_0_cast"   --->   Operation 94 'sub' 'empty_83' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_84 = or i5 %r_1, i5 1"   --->   Operation 95 'or' 'empty_84' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl7_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_84, i5 0"   --->   Operation 96 'bitconcatenate' 'p_shl7_1' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl7_1_cast = zext i10 %p_shl7_1"   --->   Operation 97 'zext' 'p_shl7_1_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl8_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_84, i2 0"   --->   Operation 98 'bitconcatenate' 'p_shl8_1' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl8_1_cast = zext i7 %p_shl8_1"   --->   Operation 99 'zext' 'p_shl8_1_cast' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.73ns)   --->   "%empty_85 = sub i11 %p_shl7_1_cast, i11 %p_shl8_1_cast"   --->   Operation 100 'sub' 'empty_85' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %add_ln96, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 102 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 103 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln96, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 104 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i4 %p_shl4_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 105 'zext' 'p_shl4_cast_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.87ns)   --->   "%p_mid121 = sub i8 %p_shl_cast_mid1, i8 %p_shl4_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 106 'sub' 'p_mid121' <Predicate = (!icmp_ln96)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln97_2 = select i1 %icmp_ln97, i8 %p_mid121, i8 %empty" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 107 'select' 'select_ln97_2' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_87 = trunc i8 %p_mid121" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 108 'trunc' 'empty_87' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl5_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_87, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 109 'bitconcatenate' 'p_shl5_mid' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl6_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid121, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 110 'bitconcatenate' 'p_shl6_mid' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl6_cast_mid139 = sext i9 %p_shl6_mid" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 111 'sext' 'p_shl6_cast_mid139' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.63ns)   --->   "%sub_ln100_1 = sub i11 %p_shl5_mid, i11 %p_shl6_cast_mid139" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 112 'sub' 'sub_ln100_1' <Predicate = (!icmp_ln96 & icmp_ln97 & !and_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%select_ln97_4 = select i1 %icmp_ln97, i11 %sub_ln100_1, i11 %sub_ln100" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 113 'select' 'select_ln97_4' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%select_ln97_5 = select i1 %icmp_ln97, i11 0, i11 %empty_83" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 114 'select' 'select_ln97_5' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln106_1)   --->   "%select_ln97_6 = select i1 %icmp_ln97, i11 28, i11 %empty_85" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 115 'select' 'select_ln97_6' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln97_2 = zext i4 %add_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 116 'zext' 'zext_ln97_2' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid1 = add i8 %zext_ln97_2, i8 %select_ln97_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 117 'add' 'p_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%empty_88 = trunc i8 %p_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 118 'trunc' 'empty_88' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_88, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 119 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 120 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl6_cast_mid1 = sext i9 %p_shl6_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 121 'sext' 'p_shl6_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.63ns)   --->   "%sub_ln100_2 = sub i11 %p_shl5_mid1, i11 %p_shl6_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 122 'sub' 'sub_ln100_2' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%select_ln97_9 = select i1 %and_ln97, i11 %sub_ln100_2, i11 %select_ln97_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 123 'select' 'select_ln97_9' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl7_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln97_1, i5 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 124 'bitconcatenate' 'p_shl7_0_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl7_0_cast_mid1 = zext i10 %p_shl7_0_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 125 'zext' 'p_shl7_0_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl8_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln97_1, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 126 'bitconcatenate' 'p_shl8_0_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl8_0_cast_mid1 = zext i7 %p_shl8_0_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 127 'zext' 'p_shl8_0_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.73ns)   --->   "%p_mid15 = sub i11 %p_shl7_0_cast_mid1, i11 %p_shl8_0_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 128 'sub' 'p_mid15' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%select_ln97_10 = select i1 %and_ln97, i11 %p_mid15, i11 %select_ln97_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 129 'select' 'select_ln97_10' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%select_ln97_10_cast = sext i11 %select_ln97_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 130 'sext' 'select_ln97_10_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%p_mid17 = or i5 %add_ln97_1, i5 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 131 'or' 'p_mid17' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl7_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid17, i5 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 132 'bitconcatenate' 'p_shl7_1_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl7_1_cast_mid1 = zext i10 %p_shl7_1_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 133 'zext' 'p_shl7_1_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl8_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid17, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 134 'bitconcatenate' 'p_shl8_1_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl8_1_cast_mid1 = zext i7 %p_shl8_1_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 135 'zext' 'p_shl8_1_cast_mid1' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.73ns)   --->   "%p_mid19 = sub i11 %p_shl7_1_cast_mid1, i11 %p_shl8_1_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 136 'sub' 'p_mid19' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln106_1)   --->   "%select_ln97_11 = select i1 %and_ln97, i11 %p_mid19, i11 %select_ln97_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 137 'select' 'select_ln97_11' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln106_1)   --->   "%select_ln97_11_cast = sext i11 %select_ln97_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 138 'sext' 'select_ln97_11_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i12 %empty_89" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 139 'zext' 'zext_ln106' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln106 = add i13 %zext_ln106, i13 %select_ln97_10_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 140 'add' 'add_ln106' <Predicate = (!icmp_ln96)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i13 %add_ln106" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 141 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 142 'getelementptr' 'in_data_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 143 [2/2] (3.25ns)   --->   "%in_data_load = load i13 %in_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 143 'load' 'in_data_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln106 = or i13 %add_ln106, i13 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 144 'or' 'or_ln106' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i13 %or_ln106" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 145 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%in_data_addr_1 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 146 'getelementptr' 'in_data_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 147 [2/2] (3.25ns)   --->   "%in_data_load_1 = load i13 %in_data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 147 'load' 'in_data_load_1' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 148 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln106_1 = add i13 %zext_ln106, i13 %select_ln97_11_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 148 'add' 'add_ln106_1' <Predicate = (!icmp_ln96)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i13 %add_ln106_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 149 'zext' 'zext_ln106_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%in_data_addr_2 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 150 'getelementptr' 'in_data_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (3.25ns)   --->   "%in_data_load_2 = load i13 %in_data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 151 'load' 'in_data_load_2' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln106_1 = or i13 %add_ln106_1, i13 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 152 'or' 'or_ln106_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i13 %or_ln106_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 153 'zext' 'zext_ln106_4' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%in_data_addr_3 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 154 'getelementptr' 'in_data_addr_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%in_data_load_3 = load i13 %in_data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 155 'load' 'in_data_load_3' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln113)   --->   "%zext_ln113 = zext i4 %select_ln97_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 156 'zext' 'zext_ln113' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln113 = add i11 %zext_ln113, i11 %select_ln97_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 157 'add' 'add_ln113' <Predicate = (!icmp_ln96)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%in_data_load = load i13 %in_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 158 'load' 'in_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_6 : Operation 159 [1/2] (3.25ns)   --->   "%in_data_load_1 = load i13 %in_data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 159 'load' 'in_data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_6 : Operation 160 [1/2] (3.25ns)   --->   "%in_data_load_2 = load i13 %in_data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 160 'load' 'in_data_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%in_data_load_3 = load i13 %in_data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 161 'load' 'in_data_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 162 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 162 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.40>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %in_data_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 163 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 164 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %bitcast_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 165 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln107 = icmp_ne  i8 %tmp, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 166 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (2.44ns)   --->   "%icmp_ln107_1 = icmp_eq  i23 %trunc_ln107, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 167 'icmp' 'icmp_ln107_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %icmp_ln107_1, i1 %icmp_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 168 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 169 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%and_ln107 = and i1 %or_ln107, i1 %tmp_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 170 'and' 'and_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %and_ln107, i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 171 'select' 'select_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 172 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %select_ln107, i32 %in_data_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 172 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %select_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 173 'bitcast' 'bitcast_ln107_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_1, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 174 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i32 %bitcast_ln107_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 175 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln107_2 = bitcast i32 %in_data_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 176 'bitcast' 'bitcast_ln107_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_2, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 177 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i32 %bitcast_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 178 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (1.55ns)   --->   "%icmp_ln107_2 = icmp_ne  i8 %tmp_5, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 179 'icmp' 'icmp_ln107_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (2.44ns)   --->   "%icmp_ln107_3 = icmp_eq  i23 %trunc_ln107_1, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 180 'icmp' 'icmp_ln107_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_2)   --->   "%or_ln107_1 = or i1 %icmp_ln107_3, i1 %icmp_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 181 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (1.55ns)   --->   "%icmp_ln107_4 = icmp_ne  i8 %tmp_6, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 182 'icmp' 'icmp_ln107_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (2.44ns)   --->   "%icmp_ln107_5 = icmp_eq  i23 %trunc_ln107_2, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 183 'icmp' 'icmp_ln107_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_2)   --->   "%or_ln107_2 = or i1 %icmp_ln107_5, i1 %icmp_ln107_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 184 'or' 'or_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_2)   --->   "%and_ln107_1 = and i1 %or_ln107_1, i1 %or_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 185 'and' 'and_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %select_ln107, i32 %in_data_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 186 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_2 = and i1 %and_ln107_1, i1 %tmp_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 187 'and' 'and_ln107_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_1 = select i1 %and_ln107_2, i32 %in_data_load_1, i32 %select_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 188 'select' 'select_ln107_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 189 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %select_ln107_1, i32 %in_data_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 189 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln107_3 = bitcast i32 %select_ln107_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 190 'bitcast' 'bitcast_ln107_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_3, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 191 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i32 %bitcast_ln107_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 192 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln107_4 = bitcast i32 %in_data_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 193 'bitcast' 'bitcast_ln107_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_4, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 194 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln107_4 = trunc i32 %bitcast_ln107_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 195 'trunc' 'trunc_ln107_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (1.55ns)   --->   "%icmp_ln107_6 = icmp_ne  i8 %tmp_8, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 196 'icmp' 'icmp_ln107_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (2.44ns)   --->   "%icmp_ln107_7 = icmp_eq  i23 %trunc_ln107_3, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 197 'icmp' 'icmp_ln107_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%or_ln107_3 = or i1 %icmp_ln107_7, i1 %icmp_ln107_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 198 'or' 'or_ln107_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (1.55ns)   --->   "%icmp_ln107_8 = icmp_ne  i8 %tmp_9, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 199 'icmp' 'icmp_ln107_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (2.44ns)   --->   "%icmp_ln107_9 = icmp_eq  i23 %trunc_ln107_4, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 200 'icmp' 'icmp_ln107_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%or_ln107_4 = or i1 %icmp_ln107_9, i1 %icmp_ln107_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 201 'or' 'or_ln107_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%and_ln107_3 = and i1 %or_ln107_3, i1 %or_ln107_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 202 'and' 'and_ln107_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %select_ln107_1, i32 %in_data_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 203 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_4 = and i1 %and_ln107_3, i1 %tmp_s" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 204 'and' 'and_ln107_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_2 = select i1 %and_ln107_4, i32 %in_data_load_2, i32 %select_ln107_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 205 'select' 'select_ln107_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.43>
ST_13 : Operation 206 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %select_ln107_2, i32 %in_data_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 206 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.10>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln107_5 = bitcast i32 %select_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 207 'bitcast' 'bitcast_ln107_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_5, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 208 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln107_5 = trunc i32 %bitcast_ln107_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 209 'trunc' 'trunc_ln107_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln107_6 = bitcast i32 %in_data_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 210 'bitcast' 'bitcast_ln107_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_6, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 211 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln107_6 = trunc i32 %bitcast_ln107_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 212 'trunc' 'trunc_ln107_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (1.55ns)   --->   "%icmp_ln107_10 = icmp_ne  i8 %tmp_1, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 213 'icmp' 'icmp_ln107_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (2.44ns)   --->   "%icmp_ln107_11 = icmp_eq  i23 %trunc_ln107_5, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 214 'icmp' 'icmp_ln107_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_6)   --->   "%or_ln107_5 = or i1 %icmp_ln107_11, i1 %icmp_ln107_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 215 'or' 'or_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (1.55ns)   --->   "%icmp_ln107_12 = icmp_ne  i8 %tmp_2, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 216 'icmp' 'icmp_ln107_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (2.44ns)   --->   "%icmp_ln107_13 = icmp_eq  i23 %trunc_ln107_6, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 217 'icmp' 'icmp_ln107_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_6)   --->   "%or_ln107_6 = or i1 %icmp_ln107_13, i1 %icmp_ln107_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 218 'or' 'or_ln107_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_6)   --->   "%and_ln107_5 = and i1 %or_ln107_5, i1 %or_ln107_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 219 'and' 'and_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %select_ln107_2, i32 %in_data_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 220 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_6 = and i1 %and_ln107_5, i1 %tmp_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 221 'and' 'and_ln107_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_3 = select i1 %and_ln107_6, i32 %in_data_load_3, i32 %select_ln107_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 222 'select' 'select_ln107_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.43>
ST_15 : Operation 223 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp_ole  i32 %select_ln107_3, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 223 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln113 = bitcast i32 %select_ln107_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 224 'bitcast' 'bitcast_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln113, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 225 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %bitcast_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 226 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp_ne  i8 %tmp_10, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 227 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (2.44ns)   --->   "%icmp_ln113_1 = icmp_eq  i23 %trunc_ln113, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 228 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%or_ln113 = or i1 %icmp_ln113_1, i1 %icmp_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 229 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp_ole  i32 %select_ln107_3, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 230 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%and_ln113 = and i1 %or_ln113, i1 %tmp_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 231 'and' 'and_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln113 = select i1 %and_ln113, i32 0, i32 %bitcast_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 232 'select' 'select_ln113' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:130]   --->   Operation 243 'ret' 'ret_ln130' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3_str"   --->   Operation 233 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1176, i64 1176, i64 1176"   --->   Operation 234 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 235 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_2_VITIS_LOOP_98_3_str"   --->   Operation 236 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 237 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 238 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i11 %add_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 239 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%p1_out_data_addr = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln113_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 240 'getelementptr' 'p1_out_data_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln113 = store i32 %select_ln113, i11 %p1_out_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 241 'store' 'store_ln113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 242 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p1_out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 011100000000000000]
k                     (alloca           ) [ 011100000000000000]
r                     (alloca           ) [ 011110000000000000]
g                     (alloca           ) [ 011110000000000000]
indvar_flatten        (alloca           ) [ 010000000000000000]
ch                    (alloca           ) [ 010000000000000000]
indvar_flatten75      (alloca           ) [ 010000000000000000]
store_ln96            (store            ) [ 000000000000000000]
store_ln96            (store            ) [ 000000000000000000]
store_ln96            (store            ) [ 000000000000000000]
store_ln96            (store            ) [ 000000000000000000]
store_ln96            (store            ) [ 000000000000000000]
store_ln96            (store            ) [ 000000000000000000]
store_ln96            (store            ) [ 000000000000000000]
br_ln96               (br               ) [ 000000000000000000]
ch_1                  (load             ) [ 011111000000000000]
indvar_flatten75_load (load             ) [ 000000000000000000]
icmp_ln96             (icmp             ) [ 011111111111111110]
add_ln96_1            (add              ) [ 000000000000000000]
br_ln96               (br               ) [ 000000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000000]
add_ln96              (add              ) [ 011111000000000000]
icmp_ln97             (icmp             ) [ 011111000000000000]
select_ln97_3         (select           ) [ 000000000000000000]
zext_ln97_1           (zext             ) [ 011100000000000000]
add_ln97_2            (add              ) [ 000000000000000000]
select_ln97_14        (select           ) [ 000000000000000000]
store_ln96            (store            ) [ 000000000000000000]
store_ln97            (store            ) [ 000000000000000000]
store_ln97            (store            ) [ 000000000000000000]
k_load                (load             ) [ 010100000000000000]
icmp_ln98             (icmp             ) [ 010100000000000000]
c_load                (load             ) [ 000000000000000000]
mul_ln97              (mul              ) [ 010010000000000000]
xor_ln97              (xor              ) [ 000000000000000000]
and_ln97              (and              ) [ 010011000000000000]
or_ln97               (or               ) [ 000000000000000000]
select_ln97_7         (select           ) [ 010011000000000000]
select_ln97_8         (select           ) [ 000000000000000000]
c_cast                (zext             ) [ 010010000000000000]
add_ln98              (add              ) [ 000000000000000000]
add_ln98_1            (add              ) [ 000000000000000000]
store_ln98            (store            ) [ 000000000000000000]
store_ln98            (store            ) [ 000000000000000000]
r_1                   (load             ) [ 010001000000000000]
g_1                   (load             ) [ 010001000000000000]
select_ln97           (select           ) [ 000000000000000000]
select_ln97_1         (select           ) [ 000000000000000000]
add_ln97              (add              ) [ 010001000000000000]
add_ln97_1            (add              ) [ 010001000000000000]
select_ln97_12        (select           ) [ 000000000000000000]
select_ln97_13        (select           ) [ 000000000000000000]
empty_89              (add              ) [ 010001000000000000]
store_ln97            (store            ) [ 000000000000000000]
store_ln97            (store            ) [ 000000000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000000000]
p_shl_cast            (zext             ) [ 000000000000000000]
p_shl4                (bitconcatenate   ) [ 000000000000000000]
p_shl4_cast           (zext             ) [ 000000000000000000]
empty                 (sub              ) [ 000000000000000000]
zext_ln97             (zext             ) [ 000000000000000000]
empty_81              (add              ) [ 000000000000000000]
empty_82              (trunc            ) [ 000000000000000000]
p_shl5                (bitconcatenate   ) [ 000000000000000000]
p_shl6                (bitconcatenate   ) [ 000000000000000000]
p_shl6_cast           (sext             ) [ 000000000000000000]
sub_ln100             (sub              ) [ 000000000000000000]
p_shl7                (bitconcatenate   ) [ 000000000000000000]
p_shl7_0_cast         (zext             ) [ 000000000000000000]
p_shl8                (bitconcatenate   ) [ 000000000000000000]
p_shl8_0_cast         (zext             ) [ 000000000000000000]
empty_83              (sub              ) [ 000000000000000000]
empty_84              (or               ) [ 000000000000000000]
p_shl7_1              (bitconcatenate   ) [ 000000000000000000]
p_shl7_1_cast         (zext             ) [ 000000000000000000]
p_shl8_1              (bitconcatenate   ) [ 000000000000000000]
p_shl8_1_cast         (zext             ) [ 000000000000000000]
empty_85              (sub              ) [ 000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000]
p_shl_mid1            (bitconcatenate   ) [ 000000000000000000]
p_shl_cast_mid1       (zext             ) [ 000000000000000000]
p_shl4_mid1           (bitconcatenate   ) [ 000000000000000000]
p_shl4_cast_mid1      (zext             ) [ 000000000000000000]
p_mid121              (sub              ) [ 000000000000000000]
select_ln97_2         (select           ) [ 000000000000000000]
empty_87              (trunc            ) [ 000000000000000000]
p_shl5_mid            (bitconcatenate   ) [ 000000000000000000]
p_shl6_mid            (bitconcatenate   ) [ 000000000000000000]
p_shl6_cast_mid139    (sext             ) [ 000000000000000000]
sub_ln100_1           (sub              ) [ 000000000000000000]
select_ln97_4         (select           ) [ 000000000000000000]
select_ln97_5         (select           ) [ 000000000000000000]
select_ln97_6         (select           ) [ 000000000000000000]
zext_ln97_2           (zext             ) [ 000000000000000000]
p_mid1                (add              ) [ 000000000000000000]
empty_88              (trunc            ) [ 000000000000000000]
p_shl5_mid1           (bitconcatenate   ) [ 000000000000000000]
p_shl6_mid1           (bitconcatenate   ) [ 000000000000000000]
p_shl6_cast_mid1      (sext             ) [ 000000000000000000]
sub_ln100_2           (sub              ) [ 000000000000000000]
select_ln97_9         (select           ) [ 000000000000000000]
p_shl7_0_mid1         (bitconcatenate   ) [ 000000000000000000]
p_shl7_0_cast_mid1    (zext             ) [ 000000000000000000]
p_shl8_0_mid1         (bitconcatenate   ) [ 000000000000000000]
p_shl8_0_cast_mid1    (zext             ) [ 000000000000000000]
p_mid15               (sub              ) [ 000000000000000000]
select_ln97_10        (select           ) [ 000000000000000000]
select_ln97_10_cast   (sext             ) [ 000000000000000000]
p_mid17               (or               ) [ 000000000000000000]
p_shl7_1_mid1         (bitconcatenate   ) [ 000000000000000000]
p_shl7_1_cast_mid1    (zext             ) [ 000000000000000000]
p_shl8_1_mid1         (bitconcatenate   ) [ 000000000000000000]
p_shl8_1_cast_mid1    (zext             ) [ 000000000000000000]
p_mid19               (sub              ) [ 000000000000000000]
select_ln97_11        (select           ) [ 000000000000000000]
select_ln97_11_cast   (sext             ) [ 000000000000000000]
zext_ln106            (zext             ) [ 000000000000000000]
add_ln106             (add              ) [ 000000000000000000]
zext_ln106_1          (zext             ) [ 000000000000000000]
in_data_addr          (getelementptr    ) [ 010000100000000000]
or_ln106              (or               ) [ 000000000000000000]
zext_ln106_2          (zext             ) [ 000000000000000000]
in_data_addr_1        (getelementptr    ) [ 010000100000000000]
add_ln106_1           (add              ) [ 000000000000000000]
zext_ln106_3          (zext             ) [ 000000000000000000]
in_data_addr_2        (getelementptr    ) [ 010000100000000000]
or_ln106_1            (or               ) [ 000000000000000000]
zext_ln106_4          (zext             ) [ 000000000000000000]
in_data_addr_3        (getelementptr    ) [ 010000100000000000]
zext_ln113            (zext             ) [ 000000000000000000]
add_ln113             (add              ) [ 010000111111111111]
in_data_load          (load             ) [ 010000011000000000]
in_data_load_1        (load             ) [ 010000011110000000]
in_data_load_2        (load             ) [ 010000011111100000]
in_data_load_3        (load             ) [ 010000011111111000]
bitcast_ln107         (bitcast          ) [ 000000000000000000]
tmp                   (partselect       ) [ 000000000000000000]
trunc_ln107           (trunc            ) [ 000000000000000000]
icmp_ln107            (icmp             ) [ 000000000000000000]
icmp_ln107_1          (icmp             ) [ 000000000000000000]
or_ln107              (or               ) [ 000000000000000000]
tmp_4                 (fcmp             ) [ 000000000000000000]
and_ln107             (and              ) [ 000000000000000000]
select_ln107          (select           ) [ 010000000110000000]
bitcast_ln107_1       (bitcast          ) [ 000000000000000000]
tmp_5                 (partselect       ) [ 000000000000000000]
trunc_ln107_1         (trunc            ) [ 000000000000000000]
bitcast_ln107_2       (bitcast          ) [ 000000000000000000]
tmp_6                 (partselect       ) [ 000000000000000000]
trunc_ln107_2         (trunc            ) [ 000000000000000000]
icmp_ln107_2          (icmp             ) [ 000000000000000000]
icmp_ln107_3          (icmp             ) [ 000000000000000000]
or_ln107_1            (or               ) [ 000000000000000000]
icmp_ln107_4          (icmp             ) [ 000000000000000000]
icmp_ln107_5          (icmp             ) [ 000000000000000000]
or_ln107_2            (or               ) [ 000000000000000000]
and_ln107_1           (and              ) [ 000000000000000000]
tmp_7                 (fcmp             ) [ 000000000000000000]
and_ln107_2           (and              ) [ 000000000000000000]
select_ln107_1        (select           ) [ 010000000001100000]
bitcast_ln107_3       (bitcast          ) [ 000000000000000000]
tmp_8                 (partselect       ) [ 000000000000000000]
trunc_ln107_3         (trunc            ) [ 000000000000000000]
bitcast_ln107_4       (bitcast          ) [ 000000000000000000]
tmp_9                 (partselect       ) [ 000000000000000000]
trunc_ln107_4         (trunc            ) [ 000000000000000000]
icmp_ln107_6          (icmp             ) [ 000000000000000000]
icmp_ln107_7          (icmp             ) [ 000000000000000000]
or_ln107_3            (or               ) [ 000000000000000000]
icmp_ln107_8          (icmp             ) [ 000000000000000000]
icmp_ln107_9          (icmp             ) [ 000000000000000000]
or_ln107_4            (or               ) [ 000000000000000000]
and_ln107_3           (and              ) [ 000000000000000000]
tmp_s                 (fcmp             ) [ 000000000000000000]
and_ln107_4           (and              ) [ 000000000000000000]
select_ln107_2        (select           ) [ 010000000000011000]
bitcast_ln107_5       (bitcast          ) [ 000000000000000000]
tmp_1                 (partselect       ) [ 000000000000000000]
trunc_ln107_5         (trunc            ) [ 000000000000000000]
bitcast_ln107_6       (bitcast          ) [ 000000000000000000]
tmp_2                 (partselect       ) [ 000000000000000000]
trunc_ln107_6         (trunc            ) [ 000000000000000000]
icmp_ln107_10         (icmp             ) [ 000000000000000000]
icmp_ln107_11         (icmp             ) [ 000000000000000000]
or_ln107_5            (or               ) [ 000000000000000000]
icmp_ln107_12         (icmp             ) [ 000000000000000000]
icmp_ln107_13         (icmp             ) [ 000000000000000000]
or_ln107_6            (or               ) [ 000000000000000000]
and_ln107_5           (and              ) [ 000000000000000000]
tmp_3                 (fcmp             ) [ 000000000000000000]
and_ln107_6           (and              ) [ 000000000000000000]
select_ln107_3        (select           ) [ 010000000000000110]
bitcast_ln113         (bitcast          ) [ 000000000000000000]
tmp_10                (partselect       ) [ 000000000000000000]
trunc_ln113           (trunc            ) [ 000000000000000000]
icmp_ln113            (icmp             ) [ 000000000000000000]
icmp_ln113_1          (icmp             ) [ 000000000000000000]
or_ln113              (or               ) [ 000000000000000000]
tmp_11                (fcmp             ) [ 000000000000000000]
and_ln113             (and              ) [ 000000000000000000]
select_ln113          (select           ) [ 010000000000000001]
specloopname_ln0      (specloopname     ) [ 000000000000000000]
empty_86              (speclooptripcount) [ 000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000]
specloopname_ln85     (specloopname     ) [ 000000000000000000]
zext_ln113_1          (zext             ) [ 000000000000000000]
p1_out_data_addr      (getelementptr    ) [ 000000000000000000]
store_ln113           (store            ) [ 000000000000000000]
br_ln0                (br               ) [ 000000000000000000]
ret_ln130             (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p1_out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p1_out_data"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_97_2_VITIS_LOOP_98_3_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="c_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="r_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="g_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="ch_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten75_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten75/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_data_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="13" slack="0"/>
<pin id="124" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="13" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="133" dir="0" index="5" bw="32" slack="0"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="8" bw="13" slack="0"/>
<pin id="137" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="12" bw="13" slack="2147483647"/>
<pin id="141" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="7"/>
<pin id="135" dir="1" index="7" bw="32" slack="5"/>
<pin id="139" dir="1" index="11" bw="32" slack="3"/>
<pin id="143" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_load/5 in_data_load_1/5 in_data_load_2/5 in_data_load_3/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="in_data_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="13" slack="0"/>
<pin id="149" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr_1/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="in_data_addr_2_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="13" slack="0"/>
<pin id="157" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr_2/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="in_data_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="13" slack="0"/>
<pin id="165" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr_3/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p1_out_data_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p1_out_data_addr/17 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln113_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/17 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="3"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="5"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="7"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln96_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln96_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln96_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln96_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln96_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln96_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln96_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="ch_1_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten75_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten75_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln96_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln96_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln96_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln97_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln97_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_3/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln97_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln97_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_2/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln97_14_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_14/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln96_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="11" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln97_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln97_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="k_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln98_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="c_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="2"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xor_ln97_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="2"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln97_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln97/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln97_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="2"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln97/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln97_7_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="1"/>
<pin id="344" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_7/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln97_8_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_8/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="c_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln98_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln98_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln98_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="2"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln98_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="2"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="r_1_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="3"/>
<pin id="383" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="g_1_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="3"/>
<pin id="386" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_1/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln97_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="3"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="0" index="2" bw="4" slack="0"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln97_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="3"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_1/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln97_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln97_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln97_12_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="0" index="2" bw="4" slack="0"/>
<pin id="417" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_12/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln97_13_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_13/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln97_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="3"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln97_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="3"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_shl_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="4"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_shl_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="4"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_shl4_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="empty_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln97_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="empty_81_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_81/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_82_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_82/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_shl5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="0" index="1" bw="7" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_shl6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="9" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_shl6_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sub_ln100_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="9" slack="0"/>
<pin id="501" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln100/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_shl7_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="0" index="1" bw="5" slack="1"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_shl7_0_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_0_cast/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_shl8_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="1"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_shl8_0_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_0_cast/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="empty_83_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="7" slack="0"/>
<pin id="529" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_83/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="empty_84_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="1"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_84/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_shl7_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="5" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_1/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_shl7_1_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_1_cast/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_shl8_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_1/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_shl8_1_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_1_cast/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="empty_85_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_85/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_shl_mid1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="0"/>
<pin id="569" dir="0" index="1" bw="3" slack="4"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_shl_cast_mid1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_shl4_mid1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="3" slack="4"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_mid1/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_shl4_cast_mid1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_mid1/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_mid121_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid121/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln97_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="4"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_2/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="empty_87_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_87/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl5_mid_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="0"/>
<pin id="608" dir="0" index="1" bw="7" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_mid/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_shl6_mid_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_mid/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_shl6_cast_mid139_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast_mid139/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sub_ln100_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="0"/>
<pin id="628" dir="0" index="1" bw="9" slack="0"/>
<pin id="629" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln100_1/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln97_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="4"/>
<pin id="634" dir="0" index="1" bw="11" slack="0"/>
<pin id="635" dir="0" index="2" bw="11" slack="0"/>
<pin id="636" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_4/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln97_5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="4"/>
<pin id="641" dir="0" index="1" bw="11" slack="0"/>
<pin id="642" dir="0" index="2" bw="11" slack="0"/>
<pin id="643" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_5/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="select_ln97_6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="4"/>
<pin id="648" dir="0" index="1" bw="11" slack="0"/>
<pin id="649" dir="0" index="2" bw="11" slack="0"/>
<pin id="650" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_6/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln97_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_2/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_mid1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="empty_88_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_88/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_shl5_mid1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="7" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_mid1/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_shl6_mid1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_mid1/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_shl6_cast_mid1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="0"/>
<pin id="684" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast_mid1/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sub_ln100_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="11" slack="0"/>
<pin id="688" dir="0" index="1" bw="9" slack="0"/>
<pin id="689" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln100_2/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln97_9_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="2"/>
<pin id="694" dir="0" index="1" bw="11" slack="0"/>
<pin id="695" dir="0" index="2" bw="11" slack="0"/>
<pin id="696" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_9/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_shl7_0_mid1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="0" index="1" bw="5" slack="1"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_0_mid1/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_shl7_0_cast_mid1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="0"/>
<pin id="708" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_0_cast_mid1/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_shl8_0_mid1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="0"/>
<pin id="712" dir="0" index="1" bw="5" slack="1"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_0_mid1/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_shl8_0_cast_mid1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_0_cast_mid1/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_mid15_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="7" slack="0"/>
<pin id="724" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid15/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln97_10_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="2"/>
<pin id="729" dir="0" index="1" bw="11" slack="0"/>
<pin id="730" dir="0" index="2" bw="11" slack="0"/>
<pin id="731" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_10/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln97_10_cast_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="11" slack="0"/>
<pin id="736" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln97_10_cast/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_mid17_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="1"/>
<pin id="740" dir="0" index="1" bw="5" slack="0"/>
<pin id="741" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid17/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_shl7_1_mid1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="10" slack="0"/>
<pin id="745" dir="0" index="1" bw="5" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_1_mid1/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_shl7_1_cast_mid1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_1_cast_mid1/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_shl8_1_mid1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="0" index="1" bw="5" slack="0"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_1_mid1/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_shl8_1_cast_mid1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_1_cast_mid1/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_mid19_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="0"/>
<pin id="769" dir="0" index="1" bw="7" slack="0"/>
<pin id="770" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid19/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln97_11_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="2"/>
<pin id="775" dir="0" index="1" bw="11" slack="0"/>
<pin id="776" dir="0" index="2" bw="11" slack="0"/>
<pin id="777" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97_11/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln97_11_cast_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="11" slack="0"/>
<pin id="782" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln97_11_cast/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln106_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="12" slack="1"/>
<pin id="786" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln106_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="12" slack="0"/>
<pin id="789" dir="0" index="1" bw="11" slack="0"/>
<pin id="790" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln106_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="13" slack="0"/>
<pin id="795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="or_ln106_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="13" slack="0"/>
<pin id="800" dir="0" index="1" bw="13" slack="0"/>
<pin id="801" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln106_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="13" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln106_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="12" slack="0"/>
<pin id="811" dir="0" index="1" bw="11" slack="0"/>
<pin id="812" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln106_3_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="13" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_3/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="or_ln106_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="13" slack="0"/>
<pin id="822" dir="0" index="1" bw="13" slack="0"/>
<pin id="823" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_1/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln106_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="13" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_4/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln113_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="2"/>
<pin id="833" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add_ln113_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="0"/>
<pin id="836" dir="0" index="1" bw="11" slack="0"/>
<pin id="837" dir="1" index="2" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="bitcast_ln107_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="2"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="0" index="2" bw="6" slack="0"/>
<pin id="847" dir="0" index="3" bw="6" slack="0"/>
<pin id="848" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="853" class="1004" name="trunc_ln107_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/8 "/>
</bind>
</comp>

<comp id="857" class="1004" name="icmp_ln107_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="icmp_ln107_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="23" slack="0"/>
<pin id="865" dir="0" index="1" bw="23" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_1/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="or_ln107_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/8 "/>
</bind>
</comp>

<comp id="875" class="1004" name="and_ln107_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107/8 "/>
</bind>
</comp>

<comp id="881" class="1004" name="select_ln107_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="2"/>
<pin id="884" dir="0" index="2" bw="32" slack="0"/>
<pin id="885" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/8 "/>
</bind>
</comp>

<comp id="888" class="1004" name="bitcast_ln107_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="2"/>
<pin id="890" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_1/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_5_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="0" index="3" bw="6" slack="0"/>
<pin id="896" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln107_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_1/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="bitcast_ln107_2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="4"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_2/10 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_6_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="0" index="2" bw="6" slack="0"/>
<pin id="912" dir="0" index="3" bw="6" slack="0"/>
<pin id="913" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="trunc_ln107_2_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_2/10 "/>
</bind>
</comp>

<comp id="922" class="1004" name="icmp_ln107_2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="0" index="1" bw="8" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_2/10 "/>
</bind>
</comp>

<comp id="928" class="1004" name="icmp_ln107_3_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="23" slack="0"/>
<pin id="930" dir="0" index="1" bw="23" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_3/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="or_ln107_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_1/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="icmp_ln107_4_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_4/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="icmp_ln107_5_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="23" slack="0"/>
<pin id="948" dir="0" index="1" bw="23" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_5/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="or_ln107_2_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_2/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="and_ln107_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_1/10 "/>
</bind>
</comp>

<comp id="964" class="1004" name="and_ln107_2_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_2/10 "/>
</bind>
</comp>

<comp id="970" class="1004" name="select_ln107_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="4"/>
<pin id="973" dir="0" index="2" bw="32" slack="2"/>
<pin id="974" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_1/10 "/>
</bind>
</comp>

<comp id="976" class="1004" name="bitcast_ln107_3_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="2"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_3/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_8_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="0" index="2" bw="6" slack="0"/>
<pin id="983" dir="0" index="3" bw="6" slack="0"/>
<pin id="984" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln107_3_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_3/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="bitcast_ln107_4_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="6"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_4/12 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_9_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="0" index="2" bw="6" slack="0"/>
<pin id="1000" dir="0" index="3" bw="6" slack="0"/>
<pin id="1001" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln107_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_4/12 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="icmp_ln107_6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="0" index="1" bw="8" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_6/12 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="icmp_ln107_7_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="23" slack="0"/>
<pin id="1018" dir="0" index="1" bw="23" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_7/12 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="or_ln107_3_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_3/12 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="icmp_ln107_8_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="0" index="1" bw="8" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_8/12 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="icmp_ln107_9_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="23" slack="0"/>
<pin id="1036" dir="0" index="1" bw="23" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_9/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="or_ln107_4_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_4/12 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="and_ln107_3_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_3/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="and_ln107_4_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_4/12 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="select_ln107_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="6"/>
<pin id="1061" dir="0" index="2" bw="32" slack="2"/>
<pin id="1062" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_2/12 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="bitcast_ln107_5_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="2"/>
<pin id="1066" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_5/14 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="0"/>
<pin id="1069" dir="0" index="1" bw="32" slack="0"/>
<pin id="1070" dir="0" index="2" bw="6" slack="0"/>
<pin id="1071" dir="0" index="3" bw="6" slack="0"/>
<pin id="1072" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="trunc_ln107_5_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_5/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="bitcast_ln107_6_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="8"/>
<pin id="1083" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_6/14 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_2_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="32" slack="0"/>
<pin id="1087" dir="0" index="2" bw="6" slack="0"/>
<pin id="1088" dir="0" index="3" bw="6" slack="0"/>
<pin id="1089" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="trunc_ln107_6_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_6/14 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="icmp_ln107_10_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="0" index="1" bw="8" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_10/14 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="icmp_ln107_11_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="23" slack="0"/>
<pin id="1106" dir="0" index="1" bw="23" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_11/14 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="or_ln107_5_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_5/14 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="icmp_ln107_12_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="0"/>
<pin id="1118" dir="0" index="1" bw="8" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_12/14 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="icmp_ln107_13_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="23" slack="0"/>
<pin id="1124" dir="0" index="1" bw="23" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_13/14 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="or_ln107_6_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_6/14 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="and_ln107_5_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_5/14 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="and_ln107_6_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_6/14 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="select_ln107_3_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="32" slack="8"/>
<pin id="1149" dir="0" index="2" bw="32" slack="2"/>
<pin id="1150" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_3/14 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="bitcast_ln113_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="2"/>
<pin id="1154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln113/16 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_10_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="0"/>
<pin id="1157" dir="0" index="1" bw="32" slack="0"/>
<pin id="1158" dir="0" index="2" bw="6" slack="0"/>
<pin id="1159" dir="0" index="3" bw="6" slack="0"/>
<pin id="1160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="trunc_ln113_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="0"/>
<pin id="1167" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/16 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="icmp_ln113_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="0"/>
<pin id="1171" dir="0" index="1" bw="8" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/16 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="icmp_ln113_1_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="23" slack="0"/>
<pin id="1177" dir="0" index="1" bw="23" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_1/16 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="or_ln113_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln113/16 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="and_ln113_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln113/16 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="select_ln113_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="0" index="2" bw="32" slack="0"/>
<pin id="1197" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/16 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="zext_ln113_1_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="11" slack="12"/>
<pin id="1203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/17 "/>
</bind>
</comp>

<comp id="1205" class="1007" name="grp_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="3" slack="0"/>
<pin id="1207" dir="0" index="1" bw="10" slack="0"/>
<pin id="1208" dir="0" index="2" bw="5" slack="0"/>
<pin id="1209" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln97/1 empty_89/3 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="c_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="5" slack="0"/>
<pin id="1215" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1220" class="1005" name="k_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="4" slack="0"/>
<pin id="1222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1227" class="1005" name="r_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="5" slack="0"/>
<pin id="1229" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1234" class="1005" name="g_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="4" slack="0"/>
<pin id="1236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="g "/>
</bind>
</comp>

<comp id="1241" class="1005" name="indvar_flatten_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="0"/>
<pin id="1243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1248" class="1005" name="ch_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="3" slack="0"/>
<pin id="1250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1255" class="1005" name="indvar_flatten75_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="11" slack="0"/>
<pin id="1257" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten75 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="ch_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="3" slack="4"/>
<pin id="1264" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="icmp_ln96_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="add_ln96_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="3" slack="4"/>
<pin id="1274" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="icmp_ln97_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="2"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="zext_ln97_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="12" slack="1"/>
<pin id="1292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln97_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="k_load_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="4" slack="1"/>
<pin id="1297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_load "/>
</bind>
</comp>

<comp id="1300" class="1005" name="icmp_ln98_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="and_ln97_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln97 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="select_ln97_7_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="4" slack="2"/>
<pin id="1316" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln97_7 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="c_cast_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="12" slack="1"/>
<pin id="1321" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="c_cast "/>
</bind>
</comp>

<comp id="1324" class="1005" name="r_1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="5" slack="1"/>
<pin id="1326" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="g_1_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="4" slack="1"/>
<pin id="1333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="g_1 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="add_ln97_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="4" slack="1"/>
<pin id="1338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="add_ln97_1_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="5" slack="1"/>
<pin id="1343" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97_1 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="empty_89_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="12" slack="1"/>
<pin id="1350" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_89 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="in_data_addr_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="13" slack="1"/>
<pin id="1355" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr "/>
</bind>
</comp>

<comp id="1358" class="1005" name="in_data_addr_1_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="13" slack="1"/>
<pin id="1360" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr_1 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="in_data_addr_2_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="13" slack="1"/>
<pin id="1365" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr_2 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="in_data_addr_3_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="13" slack="1"/>
<pin id="1370" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr_3 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="add_ln113_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="11" slack="12"/>
<pin id="1375" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="add_ln113 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="in_data_load_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_load "/>
</bind>
</comp>

<comp id="1385" class="1005" name="in_data_load_1_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="3"/>
<pin id="1387" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="in_data_load_1 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="in_data_load_2_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="5"/>
<pin id="1394" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="in_data_load_2 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="in_data_load_3_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="7"/>
<pin id="1401" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="in_data_load_3 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="select_ln107_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="1"/>
<pin id="1408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln107 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="select_ln107_1_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="1"/>
<pin id="1415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln107_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="select_ln107_2_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="1"/>
<pin id="1422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln107_2 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="select_ln107_3_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="1"/>
<pin id="1429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln107_3 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="select_ln113_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="1"/>
<pin id="1435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="144"><net_src comp="120" pin="3"/><net_sink comp="127" pin=8"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="127" pin=5"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="203"><net_src comp="78" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="264"><net_src comp="239" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="260" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="239" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="257" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="266" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="284" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="251" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="272" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="290" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="335" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="322" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="340" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="347" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="359" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="365" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="14" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="381" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="387" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="394" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="34" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="387" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="407" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="394" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="413" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="420" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="12" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="444" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="459" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="12" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="468" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="40" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="478" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="46" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="14" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="48" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="525"><net_src comp="515" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="511" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="46" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="14" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="48" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="532" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="545" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="36" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="12" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="38" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="40" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="588"><net_src comp="578" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="574" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="459" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="589" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="12" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="44" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="589" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="40" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="606" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="498" pin="2"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="6" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="526" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="62" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="561" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="595" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="42" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="12" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="44" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="656" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="40" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="666" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="632" pin="3"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="46" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="14" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="699" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="48" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="50" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="720"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="706" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="639" pin="3"/><net_sink comp="727" pin=2"/></net>

<net id="737"><net_src comp="727" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="52" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="46" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="738" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="14" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="48" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="738" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="50" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="751" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="779"><net_src comp="646" pin="3"/><net_sink comp="773" pin=2"/></net>

<net id="783"><net_src comp="773" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="734" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="802"><net_src comp="787" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="64" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="813"><net_src comp="784" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="780" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="824"><net_src comp="809" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="64" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="820" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="838"><net_src comp="831" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="692" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="849"><net_src comp="68" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="840" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="851"><net_src comp="70" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="852"><net_src comp="72" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="856"><net_src comp="840" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="843" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="74" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="853" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="76" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="857" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="182" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="66" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="897"><net_src comp="68" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="888" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="70" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="72" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="904"><net_src comp="888" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="914"><net_src comp="68" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="905" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="70" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="917"><net_src comp="72" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="921"><net_src comp="905" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="891" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="74" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="901" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="76" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="922" pin="2"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="908" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="74" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="918" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="76" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="946" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="940" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="934" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="952" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="958" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="187" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="975"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="985"><net_src comp="68" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="976" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="70" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="988"><net_src comp="72" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="992"><net_src comp="976" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1002"><net_src comp="68" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="993" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1004"><net_src comp="70" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1005"><net_src comp="72" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1009"><net_src comp="993" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="979" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="74" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="989" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="76" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1010" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="996" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="74" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1006" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="76" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="1028" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1022" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1040" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="191" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1063"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1073"><net_src comp="68" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1074"><net_src comp="1064" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1075"><net_src comp="70" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1076"><net_src comp="72" pin="0"/><net_sink comp="1067" pin=3"/></net>

<net id="1080"><net_src comp="1064" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1090"><net_src comp="68" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="1081" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1092"><net_src comp="70" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1093"><net_src comp="72" pin="0"/><net_sink comp="1084" pin=3"/></net>

<net id="1097"><net_src comp="1081" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1067" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="74" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="1077" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="76" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1098" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="1084" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="74" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="1094" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="76" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1116" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1110" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1134" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="195" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1151"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1161"><net_src comp="68" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="1152" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1163"><net_src comp="70" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1164"><net_src comp="72" pin="0"/><net_sink comp="1155" pin=3"/></net>

<net id="1168"><net_src comp="1152" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1173"><net_src comp="1155" pin="4"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="74" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="1165" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="76" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1175" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1169" pin="2"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="199" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1198"><net_src comp="1187" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="58" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="1152" pin="1"/><net_sink comp="1193" pin=2"/></net>

<net id="1204"><net_src comp="1201" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1210"><net_src comp="280" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="24" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1212"><net_src comp="355" pin="1"/><net_sink comp="1205" pin=2"/></net>

<net id="1216"><net_src comp="92" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1219"><net_src comp="1213" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1223"><net_src comp="96" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1230"><net_src comp="100" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1233"><net_src comp="1227" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1237"><net_src comp="104" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1244"><net_src comp="108" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1247"><net_src comp="1241" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1251"><net_src comp="112" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1254"><net_src comp="1248" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1258"><net_src comp="116" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1261"><net_src comp="1255" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1265"><net_src comp="239" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1271"><net_src comp="245" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="260" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1281"><net_src comp="266" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1284"><net_src comp="1278" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1285"><net_src comp="1278" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1286"><net_src comp="1278" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1287"><net_src comp="1278" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1288"><net_src comp="1278" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1289"><net_src comp="1278" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1293"><net_src comp="280" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1298"><net_src comp="313" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1303"><net_src comp="316" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1308"><net_src comp="330" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1311"><net_src comp="1305" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1312"><net_src comp="1305" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1313"><net_src comp="1305" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1317"><net_src comp="340" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1322"><net_src comp="355" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1327"><net_src comp="381" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1330"><net_src comp="1324" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1334"><net_src comp="384" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1339"><net_src comp="401" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1344"><net_src comp="407" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1351"><net_src comp="1205" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1356"><net_src comp="120" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="127" pin=8"/></net>

<net id="1361"><net_src comp="145" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="127" pin=5"/></net>

<net id="1366"><net_src comp="153" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1371"><net_src comp="161" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1376"><net_src comp="834" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1381"><net_src comp="127" pin="15"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1384"><net_src comp="1378" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1388"><net_src comp="127" pin="11"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1391"><net_src comp="1385" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1395"><net_src comp="127" pin="7"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1398"><net_src comp="1392" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1402"><net_src comp="127" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1405"><net_src comp="1399" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1409"><net_src comp="881" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1412"><net_src comp="1406" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="1416"><net_src comp="970" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1419"><net_src comp="1413" pin="1"/><net_sink comp="1058" pin=2"/></net>

<net id="1423"><net_src comp="1058" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1426"><net_src comp="1420" pin="1"/><net_sink comp="1146" pin=2"/></net>

<net id="1430"><net_src comp="1146" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1436"><net_src comp="1193" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="176" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p1_out_data | {17 }
 - Input state : 
	Port: Pooling2dMax<float, 1, 0, 1036831949u>.1 : in_data | {5 6 }
  - Chain level:
	State 1
		store_ln96 : 1
		store_ln96 : 1
		store_ln96 : 1
		store_ln96 : 1
		store_ln96 : 1
		store_ln96 : 1
		store_ln96 : 1
		ch_1 : 1
		indvar_flatten75_load : 1
		icmp_ln96 : 2
		add_ln96_1 : 2
		br_ln96 : 3
		indvar_flatten_load : 1
		add_ln96 : 2
		icmp_ln97 : 2
		select_ln97_3 : 3
		zext_ln97_1 : 4
		mul_ln97 : 5
		add_ln97_2 : 2
		select_ln97_14 : 3
		store_ln96 : 3
		store_ln97 : 4
		store_ln97 : 4
	State 2
		icmp_ln98 : 1
	State 3
		c_cast : 1
		empty_89 : 2
		add_ln98 : 1
		add_ln98_1 : 1
		store_ln98 : 2
		store_ln98 : 2
	State 4
		select_ln97 : 1
		select_ln97_1 : 1
		add_ln97 : 2
		add_ln97_1 : 2
		select_ln97_12 : 3
		select_ln97_13 : 3
		store_ln97 : 4
		store_ln97 : 4
	State 5
		p_shl_cast : 1
		p_shl4_cast : 1
		empty : 2
		empty_81 : 3
		empty_82 : 4
		p_shl5 : 5
		p_shl6 : 4
		p_shl6_cast : 5
		sub_ln100 : 6
		p_shl7_0_cast : 1
		p_shl8_0_cast : 1
		empty_83 : 2
		p_shl7_1_cast : 1
		p_shl8_1_cast : 1
		empty_85 : 2
		p_shl_cast_mid1 : 1
		p_shl4_cast_mid1 : 1
		p_mid121 : 2
		select_ln97_2 : 3
		empty_87 : 3
		p_shl5_mid : 4
		p_shl6_mid : 3
		p_shl6_cast_mid139 : 4
		sub_ln100_1 : 5
		select_ln97_4 : 7
		select_ln97_5 : 3
		select_ln97_6 : 3
		p_mid1 : 4
		empty_88 : 5
		p_shl5_mid1 : 6
		p_shl6_mid1 : 5
		p_shl6_cast_mid1 : 6
		sub_ln100_2 : 7
		select_ln97_9 : 8
		p_shl7_0_cast_mid1 : 1
		p_shl8_0_cast_mid1 : 1
		p_mid15 : 2
		select_ln97_10 : 4
		select_ln97_10_cast : 5
		p_shl7_1_cast_mid1 : 1
		p_shl8_1_cast_mid1 : 1
		p_mid19 : 2
		select_ln97_11 : 4
		select_ln97_11_cast : 5
		add_ln106 : 6
		zext_ln106_1 : 7
		in_data_addr : 8
		in_data_load : 9
		or_ln106 : 7
		zext_ln106_2 : 7
		in_data_addr_1 : 8
		in_data_load_1 : 9
		add_ln106_1 : 6
		zext_ln106_3 : 7
		in_data_addr_2 : 8
		in_data_load_2 : 9
		or_ln106_1 : 7
		zext_ln106_4 : 7
		in_data_addr_3 : 8
		in_data_load_3 : 9
		add_ln113 : 9
	State 6
	State 7
	State 8
		tmp : 1
		trunc_ln107 : 1
		icmp_ln107 : 2
		icmp_ln107_1 : 2
		or_ln107 : 3
		and_ln107 : 3
		select_ln107 : 3
	State 9
	State 10
		tmp_5 : 1
		trunc_ln107_1 : 1
		tmp_6 : 1
		trunc_ln107_2 : 1
		icmp_ln107_2 : 2
		icmp_ln107_3 : 2
		or_ln107_1 : 3
		icmp_ln107_4 : 2
		icmp_ln107_5 : 2
		or_ln107_2 : 3
		and_ln107_1 : 3
		and_ln107_2 : 3
		select_ln107_1 : 3
	State 11
	State 12
		tmp_8 : 1
		trunc_ln107_3 : 1
		tmp_9 : 1
		trunc_ln107_4 : 1
		icmp_ln107_6 : 2
		icmp_ln107_7 : 2
		or_ln107_3 : 3
		icmp_ln107_8 : 2
		icmp_ln107_9 : 2
		or_ln107_4 : 3
		and_ln107_3 : 3
		and_ln107_4 : 3
		select_ln107_2 : 3
	State 13
	State 14
		tmp_1 : 1
		trunc_ln107_5 : 1
		tmp_2 : 1
		trunc_ln107_6 : 1
		icmp_ln107_10 : 2
		icmp_ln107_11 : 2
		or_ln107_5 : 3
		icmp_ln107_12 : 2
		icmp_ln107_13 : 2
		or_ln107_6 : 3
		and_ln107_5 : 3
		and_ln107_6 : 3
		select_ln107_3 : 3
	State 15
	State 16
		tmp_10 : 1
		trunc_ln113 : 1
		icmp_ln113 : 2
		icmp_ln113_1 : 2
		or_ln113 : 3
		and_ln113 : 3
		select_ln113 : 3
	State 17
		p1_out_data_addr : 1
		store_ln113 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |    select_ln97_3_fu_272    |    0    |    0    |    3    |
|          |    select_ln97_14_fu_290   |    0    |    0    |    8    |
|          |    select_ln97_7_fu_340    |    0    |    0    |    4    |
|          |    select_ln97_8_fu_347    |    0    |    0    |    5    |
|          |     select_ln97_fu_387     |    0    |    0    |    4    |
|          |    select_ln97_1_fu_394    |    0    |    0    |    5    |
|          |    select_ln97_12_fu_413   |    0    |    0    |    4    |
|          |    select_ln97_13_fu_420   |    0    |    0    |    5    |
|          |    select_ln97_2_fu_595    |    0    |    0    |    8    |
|  select  |    select_ln97_4_fu_632    |    0    |    0    |    11   |
|          |    select_ln97_5_fu_639    |    0    |    0    |    11   |
|          |    select_ln97_6_fu_646    |    0    |    0    |    11   |
|          |    select_ln97_9_fu_692    |    0    |    0    |    11   |
|          |    select_ln97_10_fu_727   |    0    |    0    |    11   |
|          |    select_ln97_11_fu_773   |    0    |    0    |    11   |
|          |     select_ln107_fu_881    |    0    |    0    |    32   |
|          |    select_ln107_1_fu_970   |    0    |    0    |    32   |
|          |   select_ln107_2_fu_1058   |    0    |    0    |    32   |
|          |   select_ln107_3_fu_1146   |    0    |    0    |    32   |
|          |    select_ln113_fu_1193    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln96_fu_245      |    0    |    0    |    11   |
|          |      icmp_ln97_fu_266      |    0    |    0    |    11   |
|          |      icmp_ln98_fu_316      |    0    |    0    |    9    |
|          |      icmp_ln107_fu_857     |    0    |    0    |    11   |
|          |     icmp_ln107_1_fu_863    |    0    |    0    |    15   |
|          |     icmp_ln107_2_fu_922    |    0    |    0    |    11   |
|          |     icmp_ln107_3_fu_928    |    0    |    0    |    15   |
|          |     icmp_ln107_4_fu_940    |    0    |    0    |    11   |
|          |     icmp_ln107_5_fu_946    |    0    |    0    |    15   |
|   icmp   |    icmp_ln107_6_fu_1010    |    0    |    0    |    11   |
|          |    icmp_ln107_7_fu_1016    |    0    |    0    |    15   |
|          |    icmp_ln107_8_fu_1028    |    0    |    0    |    11   |
|          |    icmp_ln107_9_fu_1034    |    0    |    0    |    15   |
|          |    icmp_ln107_10_fu_1098   |    0    |    0    |    11   |
|          |    icmp_ln107_11_fu_1104   |    0    |    0    |    15   |
|          |    icmp_ln107_12_fu_1116   |    0    |    0    |    11   |
|          |    icmp_ln107_13_fu_1122   |    0    |    0    |    15   |
|          |     icmp_ln113_fu_1169     |    0    |    0    |    11   |
|          |    icmp_ln113_1_fu_1175    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln96_1_fu_251     |    0    |    0    |    12   |
|          |       add_ln96_fu_260      |    0    |    0    |    11   |
|          |      add_ln97_2_fu_284     |    0    |    0    |    15   |
|          |       add_ln98_fu_359      |    0    |    0    |    13   |
|          |      add_ln98_1_fu_365     |    0    |    0    |    13   |
|    add   |       add_ln97_fu_401      |    0    |    0    |    13   |
|          |      add_ln97_1_fu_407     |    0    |    0    |    13   |
|          |       empty_81_fu_468      |    0    |    0    |    15   |
|          |        p_mid1_fu_656       |    0    |    0    |    15   |
|          |      add_ln106_fu_787      |    0    |    0    |    12   |
|          |     add_ln106_1_fu_809     |    0    |    0    |    12   |
|          |      add_ln113_fu_834      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |        empty_fu_459        |    0    |    0    |    14   |
|          |      sub_ln100_fu_498      |    0    |    0    |    12   |
|          |       empty_83_fu_526      |    0    |    0    |    13   |
|          |       empty_85_fu_561      |    0    |    0    |    13   |
|    sub   |       p_mid121_fu_589      |    0    |    0    |    14   |
|          |     sub_ln100_1_fu_626     |    0    |    0    |    12   |
|          |     sub_ln100_2_fu_686     |    0    |    0    |    12   |
|          |       p_mid15_fu_721       |    0    |    0    |    13   |
|          |       p_mid19_fu_767       |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |       and_ln97_fu_330      |    0    |    0    |    2    |
|          |      and_ln107_fu_875      |    0    |    0    |    2    |
|          |     and_ln107_1_fu_958     |    0    |    0    |    2    |
|          |     and_ln107_2_fu_964     |    0    |    0    |    2    |
|    and   |     and_ln107_3_fu_1046    |    0    |    0    |    2    |
|          |     and_ln107_4_fu_1052    |    0    |    0    |    2    |
|          |     and_ln107_5_fu_1134    |    0    |    0    |    2    |
|          |     and_ln107_6_fu_1140    |    0    |    0    |    2    |
|          |      and_ln113_fu_1187     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln97_fu_335       |    0    |    0    |    2    |
|          |       empty_84_fu_532      |    0    |    0    |    0    |
|          |       p_mid17_fu_738       |    0    |    0    |    0    |
|          |       or_ln106_fu_798      |    0    |    0    |    0    |
|          |      or_ln106_1_fu_820     |    0    |    0    |    0    |
|          |       or_ln107_fu_869      |    0    |    0    |    2    |
|    or    |      or_ln107_1_fu_934     |    0    |    0    |    2    |
|          |      or_ln107_2_fu_952     |    0    |    0    |    2    |
|          |     or_ln107_3_fu_1022     |    0    |    0    |    2    |
|          |     or_ln107_4_fu_1040     |    0    |    0    |    2    |
|          |     or_ln107_5_fu_1110     |    0    |    0    |    2    |
|          |     or_ln107_6_fu_1128     |    0    |    0    |    2    |
|          |      or_ln113_fu_1181      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln97_fu_325      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1205        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_182         |    0    |    0    |    0    |
|          |         grp_fu_187         |    0    |    0    |    0    |
|   fcmp   |         grp_fu_191         |    0    |    0    |    0    |
|          |         grp_fu_195         |    0    |    0    |    0    |
|          |         grp_fu_199         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln97_1_fu_280     |    0    |    0    |    0    |
|          |        c_cast_fu_355       |    0    |    0    |    0    |
|          |      p_shl_cast_fu_444     |    0    |    0    |    0    |
|          |     p_shl4_cast_fu_455     |    0    |    0    |    0    |
|          |      zext_ln97_fu_465      |    0    |    0    |    0    |
|          |    p_shl7_0_cast_fu_511    |    0    |    0    |    0    |
|          |    p_shl8_0_cast_fu_522    |    0    |    0    |    0    |
|          |    p_shl7_1_cast_fu_545    |    0    |    0    |    0    |
|          |    p_shl8_1_cast_fu_557    |    0    |    0    |    0    |
|          |   p_shl_cast_mid1_fu_574   |    0    |    0    |    0    |
|          |   p_shl4_cast_mid1_fu_585  |    0    |    0    |    0    |
|   zext   |     zext_ln97_2_fu_653     |    0    |    0    |    0    |
|          |  p_shl7_0_cast_mid1_fu_706 |    0    |    0    |    0    |
|          |  p_shl8_0_cast_mid1_fu_717 |    0    |    0    |    0    |
|          |  p_shl7_1_cast_mid1_fu_751 |    0    |    0    |    0    |
|          |  p_shl8_1_cast_mid1_fu_763 |    0    |    0    |    0    |
|          |      zext_ln106_fu_784     |    0    |    0    |    0    |
|          |     zext_ln106_1_fu_793    |    0    |    0    |    0    |
|          |     zext_ln106_2_fu_804    |    0    |    0    |    0    |
|          |     zext_ln106_3_fu_815    |    0    |    0    |    0    |
|          |     zext_ln106_4_fu_826    |    0    |    0    |    0    |
|          |      zext_ln113_fu_831     |    0    |    0    |    0    |
|          |    zext_ln113_1_fu_1201    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_shl_fu_437        |    0    |    0    |    0    |
|          |        p_shl4_fu_448       |    0    |    0    |    0    |
|          |        p_shl5_fu_478       |    0    |    0    |    0    |
|          |        p_shl6_fu_486       |    0    |    0    |    0    |
|          |        p_shl7_fu_504       |    0    |    0    |    0    |
|          |        p_shl8_fu_515       |    0    |    0    |    0    |
|          |       p_shl7_1_fu_537      |    0    |    0    |    0    |
|          |       p_shl8_1_fu_549      |    0    |    0    |    0    |
|bitconcatenate|      p_shl_mid1_fu_567     |    0    |    0    |    0    |
|          |     p_shl4_mid1_fu_578     |    0    |    0    |    0    |
|          |      p_shl5_mid_fu_606     |    0    |    0    |    0    |
|          |      p_shl6_mid_fu_614     |    0    |    0    |    0    |
|          |     p_shl5_mid1_fu_666     |    0    |    0    |    0    |
|          |     p_shl6_mid1_fu_674     |    0    |    0    |    0    |
|          |    p_shl7_0_mid1_fu_699    |    0    |    0    |    0    |
|          |    p_shl8_0_mid1_fu_710    |    0    |    0    |    0    |
|          |    p_shl7_1_mid1_fu_743    |    0    |    0    |    0    |
|          |    p_shl8_1_mid1_fu_755    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       empty_82_fu_474      |    0    |    0    |    0    |
|          |       empty_87_fu_602      |    0    |    0    |    0    |
|          |       empty_88_fu_662      |    0    |    0    |    0    |
|          |     trunc_ln107_fu_853     |    0    |    0    |    0    |
|          |    trunc_ln107_1_fu_901    |    0    |    0    |    0    |
|   trunc  |    trunc_ln107_2_fu_918    |    0    |    0    |    0    |
|          |    trunc_ln107_3_fu_989    |    0    |    0    |    0    |
|          |    trunc_ln107_4_fu_1006   |    0    |    0    |    0    |
|          |    trunc_ln107_5_fu_1077   |    0    |    0    |    0    |
|          |    trunc_ln107_6_fu_1094   |    0    |    0    |    0    |
|          |     trunc_ln113_fu_1165    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_shl6_cast_fu_494     |    0    |    0    |    0    |
|          |  p_shl6_cast_mid139_fu_622 |    0    |    0    |    0    |
|   sext   |   p_shl6_cast_mid1_fu_682  |    0    |    0    |    0    |
|          | select_ln97_10_cast_fu_734 |    0    |    0    |    0    |
|          | select_ln97_11_cast_fu_780 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_843         |    0    |    0    |    0    |
|          |        tmp_5_fu_891        |    0    |    0    |    0    |
|          |        tmp_6_fu_908        |    0    |    0    |    0    |
|partselect|        tmp_8_fu_979        |    0    |    0    |    0    |
|          |        tmp_9_fu_996        |    0    |    0    |    0    |
|          |        tmp_1_fu_1067       |    0    |    0    |    0    |
|          |        tmp_2_fu_1084       |    0    |    0    |    0    |
|          |       tmp_10_fu_1155       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   821   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln113_reg_1373   |   11   |
|    add_ln96_reg_1272    |    3   |
|   add_ln97_1_reg_1341   |    5   |
|    add_ln97_reg_1336    |    4   |
|    and_ln97_reg_1305    |    1   |
|     c_cast_reg_1319     |   12   |
|        c_reg_1213       |    5   |
|      ch_1_reg_1262      |    3   |
|       ch_reg_1248       |    3   |
|    empty_89_reg_1348    |   12   |
|       g_1_reg_1331      |    4   |
|        g_reg_1234       |    4   |
|    icmp_ln96_reg_1268   |    1   |
|    icmp_ln97_reg_1278   |    1   |
|    icmp_ln98_reg_1300   |    1   |
| in_data_addr_1_reg_1358 |   13   |
| in_data_addr_2_reg_1363 |   13   |
| in_data_addr_3_reg_1368 |   13   |
|  in_data_addr_reg_1353  |   13   |
| in_data_load_1_reg_1385 |   32   |
| in_data_load_2_reg_1392 |   32   |
| in_data_load_3_reg_1399 |   32   |
|  in_data_load_reg_1378  |   32   |
|indvar_flatten75_reg_1255|   11   |
| indvar_flatten_reg_1241 |    8   |
|     k_load_reg_1295     |    4   |
|        k_reg_1220       |    4   |
|       r_1_reg_1324      |    5   |
|        r_reg_1227       |    5   |
| select_ln107_1_reg_1413 |   32   |
| select_ln107_2_reg_1420 |   32   |
| select_ln107_3_reg_1427 |   32   |
|  select_ln107_reg_1406  |   32   |
|  select_ln113_reg_1433  |   32   |
|  select_ln97_7_reg_1314 |    4   |
|   zext_ln97_1_reg_1290  |   12   |
+-------------------------+--------+
|          Total          |   463  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_127 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_127 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_127 |  p8  |   2  |  13  |   26   ||    9    |
|    grp_fu_1205    |  p0  |   3  |   3  |    9   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   125  ||  8.0593 ||    50   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   821  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   50   |
|  Register |    -   |    -   |   463  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   463  |   871  |
+-----------+--------+--------+--------+--------+
