Fitter report for tecnica0
Mon Apr 04 13:00:33 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------------+
; Fitter Summary                                                                             ;
+---------------------------------+----------------------------------------------------------+
; Fitter Status                   ; Successful - Mon Apr 04 13:00:33 2022                    ;
; Quartus Prime Version           ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                   ; tecnica0                                                 ;
; Top-level Entity Name           ; tecnica0                                                 ;
; Family                          ; Cyclone V                                                ;
; Device                          ; 5CSEMA5F31C6                                             ;
; Timing Models                   ; Final                                                    ;
; Logic utilization (in ALMs)     ; 2,724 / 32,070 ( 8 % )                                   ;
; Total registers                 ; 4352                                                     ;
; Total pins                      ; 235 / 457 ( 51 % )                                       ;
; Total virtual pins              ; 0                                                        ;
; Total block memory bits         ; 67,248 / 4,065,280 ( 2 % )                               ;
; Total RAM Blocks                ; 18 / 397 ( 5 % )                                         ;
; Total DSP Blocks                ; 3 / 87 ( 3 % )                                           ;
; Total HSSI RX PCSs              ; 0                                                        ;
; Total HSSI PMA RX Deserializers ; 0                                                        ;
; Total HSSI TX PCSs              ; 0                                                        ;
; Total HSSI PMA TX Serializers   ; 0                                                        ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                           ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                            ;
+---------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.5%      ;
;     Processor 3            ;   6.0%      ;
;     Processor 4            ;   5.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                             ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0_RESYN2138_BDD2139                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|Add0~25                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|Equal1~4                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_hit                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]_NEW312_RESYN1754_BDD1755                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]_OTERM313                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]_NEW314_RESYN2514_BDD2515                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]_NEW314_RESYN2516_BDD2517                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]_OTERM315                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]_NEW316_RESYN1924_BDD1925                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]_NEW316_RESYN1926_BDD1927                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]_OTERM317                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]_NEW318_RESYN1928_BDD1929                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]_NEW318_RESYN1930_BDD1931                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]_NEW318_RESYN1932_BDD1933                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]_OTERM319                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt_nxt[0]~3                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt_nxt[1]~2                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt_nxt[2]~1                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt_nxt[3]~0                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_want_fill                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_want_fill_OTERM13                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_active_nxt~0                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_active_nxt~0_RESYN1798_BDD1799                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]_OTERM311                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]_OTERM309                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]_OTERM307                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[0]~0                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[1]~1                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[2]~2                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[0]_NEW334_RESYN1934_BDD1935                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[0]_NEW334_RESYN1936_BDD1937                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[0]_OTERM335                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[1]_NEW336_RESYN2518_BDD2519                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[1]_NEW336_RESYN2520_BDD2521                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[1]_OTERM337                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[2]_NEW338_RESYN1944_BDD1945                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[2]_NEW338_RESYN1946_BDD1947                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[2]_OTERM339                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[3]_NEW340_RESYN1764_BDD1765                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[3]_NEW340_RESYN1766_BDD1767                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[3]_OTERM341                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt_nxt[0]~3                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt_nxt[1]~2                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt_nxt[2]~1                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt_nxt[3]~0                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall_OTERM1                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall_OTERM3                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall_OTERM5                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall_OTERM7                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall_OTERM9                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall_OTERM11                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[0]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[1]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[2]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[3]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[4]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[5]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[6]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[7]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[8]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[9]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[10]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[11]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[12]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[13]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[14]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_cell_p3[15]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[0]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[1]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[2]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[4]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[5]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[6]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[7]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[8]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[9]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[10]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[11]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[12]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[13]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[14]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mul_s1[15]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D_NEW522_RESYN2176_BDD2177                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D_NEW522_RESYN2178_BDD2179                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D_NEW522_RESYN2180_BDD2181                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D_NEW522_RESYN2182_BDD2183                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D_NEW522_RTM0524                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D_OTERM523                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_valid_from_M                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add0~29                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add0~29_RTM0224                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add0~29_RTM0224                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~1_OTERM271                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~5                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~5_OTERM269                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~9                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~9_OTERM267                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~13                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~13_OTERM265                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~17                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~17_OTERM263                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~21                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~21_OTERM261                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~25                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~25_OTERM259                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~29                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~29_OTERM257                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~33                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~33_OTERM255                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~37                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~37_OTERM253                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~41                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~41_OTERM251                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~45                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~45_OTERM249                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~49                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~49_OTERM247                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~53                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~53_OTERM245                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~57                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~57_OTERM243                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~61                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~61_OTERM241                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~65                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~65_OTERM239                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~69                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~69_OTERM237                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~73                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~73_OTERM235                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~77                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~77_OTERM233                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~81                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~81_OTERM231                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~85                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~85_OTERM229                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~89                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~89_OTERM227                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~93                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~93_OTERM223                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~93_RTM0225                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~93_RTM0225                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~94                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~97                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~97_OTERM221                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~101                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~101_OTERM219                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add5~0                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add6~0                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~1                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~1_OTERM207                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~5                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~5_OTERM205                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~9                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~9_OTERM203                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~13                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~13_OTERM201                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~17                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~17_OTERM199                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~21                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~21_OTERM197                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~25                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~25_OTERM195                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~29                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~29_OTERM193                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~33                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~33_OTERM191                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~37                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~37_OTERM189                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~41                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~41_OTERM187                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~45                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~45_OTERM185                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~49                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~49_OTERM183                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~53                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~53_OTERM181                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~57                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~57_OTERM179                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~61                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add12~61_OTERM177                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add18~0                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add18~1                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add19~0                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add20~0                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add20~1                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_illegal~2                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_implicit_dst_eretaddr                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_implicit_dst_eretaddr_OTERM209                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_implicit_dst_eretaddr_OTERM211                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_late_result~2                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_late_result~3                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_mul_lsw~0                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_src2_choose_imm_NEW_REG172_RTM0174                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_src2_choose_imm_NEW_REG172_RTM0174                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_src2_choose_imm_OTERM171                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_src2_choose_imm_OTERM173                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_unsigned_lo_imm16_OTERM213                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_kill                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_regnum_a_cmp_F                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_regnum_a_cmp_F_RESYN2310_BDD2311                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_regnum_a_cmp_F_RESYN2312_BDD2313                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_regnum_a_cmp_F~0                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_regnum_b_cmp_F                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_regnum_b_cmp_F_RESYN2314_BDD2315                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_regnum_b_cmp_F_RESYN2316_BDD2317                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_regnum_b_cmp_F~0                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src1_reg[0]~13                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src1_reg[1]~11                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src1_reg[2]~10                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src1_reg[3]~9                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[1]~7                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[1]~7_RESYN1818_BDD1819                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[1]~7_RESYN1820_BDD1821                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[2]~6                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[2]~6_RESYN1814_BDD1815                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[2]~6_RESYN1816_BDD1817                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[3]~5                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[3]~5_RESYN1810_BDD1811                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[3]~5_RESYN1812_BDD1813                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[4]~20                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[4]~20_RESYN1822_BDD1823                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[4]~20_RESYN1824_BDD1825                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[31]~3                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[31]~4                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[31]~4_RESYN1602_BDD1603                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[31]~4_RESYN1604_BDD1605                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2[31]~4_RESYN1606_BDD1607                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[1]~31                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[1]~74                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[2]~29                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[2]~75                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[3]~27                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[3]~76                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[4]~72                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[4]~77                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[31]~22                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src2_reg[31]~23                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[0]_NEW533_RESYN2112_BDD2113                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[0]_NEW533_RESYN2114_BDD2115                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[0]_NEW533_RTM0535                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[0]_OTERM534                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[1]_NEW536_RESYN2116_BDD2117                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[1]_NEW536_RESYN2118_BDD2119                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[1]_NEW536_RTM0538                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[1]_OTERM537                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[2]_NEW539_RESYN2120_BDD2121                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[2]_NEW539_RESYN2122_BDD2123                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[2]_NEW539_RTM0541                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[2]_OTERM540                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[3]_NEW542_RESYN2124_BDD2125                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[3]_NEW542_RESYN2126_BDD2127                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[3]_NEW542_RTM0544                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[3]_OTERM543                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Equal0~0                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[0]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[0]_RESYN1836_BDD1837                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[1]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[1]_RESYN1838_BDD1839                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[2]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[2]_RESYN1840_BDD1841                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[3]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[3]_RESYN1842_BDD1843                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[4]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[4]_RESYN1844_BDD1845                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[5]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[5]_RESYN1846_BDD1847                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[6]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[6]_RESYN1848_BDD1849                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[7]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_bht_ptr_nxt[7]_RESYN1850_BDD1851                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ctrl_src2_choose_imm~0                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ctrl_src2_choose_imm~0_RESYN2322_BDD2323                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ctrl_src2_choose_imm~1                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ctrl_src2_choose_imm~1_RTM0175                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ic_data_rd_addr_nxt[0]~0                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ic_hit                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ic_hit_RESYN1598_BDD1599                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ic_hit_RESYN1600_BDD1601                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ic_hit~5                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ic_hit~6                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[0]~0                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[0]~1                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_dirty~0                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_dirty~1                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_dirty~2                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_dirty~2_RESYN1788_BDD1789                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_dirty~2_RESYN1790_BDD1791                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_hit                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_hit_RESYN1594_BDD1595                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_hit_RESYN1596_BDD1597                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_hit~4                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_hit~5                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dc_hit~6                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_a_cmp_F                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_a_cmp_F_RESYN1834_BDD1835                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_a_cmp_F~0                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_a_cmp_F~1                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_a_cmp_F~2                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_b_cmp_F                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_b_cmp_F_RESYN2318_BDD2319                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_b_cmp_F_RESYN2320_BDD2321                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_b_cmp_F~0                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_b_cmp_F~1                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_b_cmp_F~2                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[0]_OTERM273                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[0]_OTERM275                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[0]_OTERM277                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[0]_OTERM279                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[0]_OTERM281                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[0]_OTERM283                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[1]_OTERM519                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[2]_NEW520_RESYN1768_BDD1769                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[2]_OTERM521                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field_nxt[2]~0                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_tag_field[15]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_write_nxt~0                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_write_nxt~1                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_write_nxt~1_RESYN1792_BDD1793                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_write_nxt~1_RESYN1794_BDD1795                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[0]_OTERM215                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[0]_OTERM217                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[1]_OTERM163                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[1]_OTERM165                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[2]_OTERM159                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[2]_OTERM161                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[3]_OTERM155                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[3]_OTERM157                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[4]_OTERM151                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[4]_OTERM153                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[5]_OTERM147                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[5]_OTERM149                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[6]_OTERM143                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[6]_OTERM145                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[7]_OTERM139                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[7]_OTERM141                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[8]_OTERM135                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[8]_OTERM137                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[9]_OTERM131                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[9]_OTERM133                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[10]_OTERM167                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[10]_OTERM169                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[11]_OTERM127                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[11]_OTERM129                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[12]_OTERM123                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[12]_OTERM125                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[13]_OTERM119                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[13]_OTERM121                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[14]_OTERM115                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[14]_OTERM117                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[15]_OTERM111                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[15]_OTERM113                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[16]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[16]_OTERM107                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[16]_OTERM109                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[17]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[17]_OTERM103                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[17]_OTERM105                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[18]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[18]_OTERM99                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[18]_OTERM101                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[19]_OTERM95                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[19]_OTERM97                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[20]_OTERM91                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[20]_OTERM93                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[21]_OTERM87                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[21]_OTERM89                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[22]_OTERM83                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[22]_OTERM85                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[23]_OTERM79                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[23]_OTERM81                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[24]_OTERM75                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[24]_OTERM77                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[25]_OTERM71                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[25]_OTERM73                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[26]_OTERM67                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[26]_OTERM69                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[27]_OTERM63                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[27]_OTERM65                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[28]_OTERM59                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[28]_OTERM61                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[29]_OTERM55                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[29]_OTERM57                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[30]_OTERM51                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[30]_OTERM53                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM39                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM41                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM43                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM45                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM47                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM49                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[0]_OTERM293                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[1]_OTERM295                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[2]_NEW296_RESYN1744_BDD1745                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[2]_OTERM297                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[3]_NEW298_RESYN1746_BDD1747                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[3]_OTERM299                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt_nxt[0]~3                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt_nxt[1]~2                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt_nxt[2]~1                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt_nxt[3]~0                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[0]_OTERM305                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[1]_NEW302_RESYN1752_BDD1753                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[1]_OTERM303                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[2]_NEW300_RESYN1748_BDD1749                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[2]_NEW300_RESYN1750_BDD1751                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[2]_OTERM301                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset_nxt[0]~0                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset_nxt[1]~1                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset_nxt[2]~2                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[0]_OTERM532                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[1]_OTERM530                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[2]_OTERM528                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[3]_OTERM526                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|Add0~22                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~5                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~5_RESYN2306_BDD2307                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~5_RESYN2308_BDD2309                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|av_waitrequest                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|av_waitrequest_RESYN2146_BDD2147                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|av_waitrequest_RESYN2148_BDD2149                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0~0                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0~0_RESYN2132_BDD2133                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|cp_ready~0                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|cp_ready~0_RESYN2134_BDD2135                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|Add0~2                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]_OTERM333                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]_OTERM321                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]_OTERM323                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]_OTERM325                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[4]                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[4]_OTERM327                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[5]                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[5]_OTERM329                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[6]                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[6]_OTERM331                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|Add0~0                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|Add0~1                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|Add0~2                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]_OTERM291                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]~1                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]_NEW284_RESYN1916_BDD1917                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]_OTERM285                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]_OTERM287                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[3]                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[3]_OTERM289                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|response_sink_accepted~0                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|response_sink_accepted~1                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]~0                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[20]~16                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1_RESYN2302_BDD2303                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1_RESYN2304_BDD2305                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0_RESYN1780_BDD1781                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~1                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~1_RESYN2300_BDD2301                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~2                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~2_RESYN1772_BDD1773                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~3                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~3_RESYN2144_BDD2145                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~2                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~2_RESYN1796_BDD1797                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0_RESYN1784_BDD1785                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0_RTM036                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~0                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~0_OTERM25                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~0_RTM027                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~0_RTM027                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~1                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~1_OTERM19                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~1_RTM021                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~1_RTM021                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~2                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~2_RTM016                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~2_RTM020                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~2_RTM026                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal0~2_RTM030                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal2~0                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~0                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~0_OTERM15                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~0_RTM017                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~0_RTM017                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~1                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~1_OTERM29                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~1_RTM031                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~1_RTM031                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~2                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~2_OTERM23                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~3                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal4~0                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal4~1                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal4~1_RESYN1590_BDD1591                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal4~1_RESYN1770_BDD1771                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal4~1_RESYN2296_BDD2297                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~1                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~1_OTERM33                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~2                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~2_OTERM35                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~2_RTM037                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~2_RTM037                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~3                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~3_RESYN2298_BDD2299                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~253                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~254                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~254_RESYN2460_BDD2461                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~258                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~259                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~259_RESYN2462_BDD2463                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~261                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~262                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[0]~262_RESYN2464_BDD2465                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~198                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~199                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~199_RESYN2430_BDD2431                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~203                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~204                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~204_RESYN2432_BDD2433                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~206                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~207                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[1]~207_RESYN2434_BDD2435                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~176                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~177                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~177_RESYN2418_BDD2419                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~181                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~182                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~182_RESYN2420_BDD2421                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~184                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~185                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[2]~185_RESYN2422_BDD2423                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~165                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~166                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~166_RESYN2412_BDD2413                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~170                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~171                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~171_RESYN2414_BDD2415                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~173                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~174                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[3]~174_RESYN2416_BDD2417                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~341                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~342                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~342_RESYN2508_BDD2509                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~346                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~347                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~347_RESYN2510_BDD2511                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~349                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~350                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[4]~350_RESYN2512_BDD2513                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~286                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~287                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~287_RESYN2478_BDD2479                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~291                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~292                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~292_RESYN2480_BDD2481                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~294                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~295                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[5]~295_RESYN2482_BDD2483                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~308                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~309                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~309_RESYN2490_BDD2491                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~313                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~314                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~314_RESYN2492_BDD2493                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~316                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~317                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[6]~317_RESYN2494_BDD2495                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[7]~0                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[7]~1                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[7]~1_RESYN2324_BDD2325                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[7]~5                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[7]~6                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[7]~6_RESYN2326_BDD2327                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~264                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~265                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~265_RESYN2466_BDD2467                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~269                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~270                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~270_RESYN2468_BDD2469                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~272                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~273                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[8]~273_RESYN2470_BDD2471                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~209                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~210                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~210_RESYN2436_BDD2437                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~214                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~215                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~215_RESYN2438_BDD2439                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~217                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~218                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[9]~218_RESYN2440_BDD2441                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~44                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~45                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~45_RESYN2346_BDD2347                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~49                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~50                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~50_RESYN2348_BDD2349                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~52                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~53                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[10]~53_RESYN2350_BDD2351                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~143                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~144                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~144_RESYN2400_BDD2401                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~148                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~149                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~149_RESYN2402_BDD2403                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~151                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~152                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[11]~152_RESYN2404_BDD2405                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~121                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~122                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~122_RESYN2388_BDD2389                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~126                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~127                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~127_RESYN2390_BDD2391                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~129                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~130                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[12]~130_RESYN2392_BDD2393                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~231                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~232                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~232_RESYN2448_BDD2449                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~236                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~237                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~237_RESYN2450_BDD2451                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~239                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~240                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[13]~240_RESYN2452_BDD2453                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~99                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~100                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~100_RESYN2376_BDD2377                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~104                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~105                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~105_RESYN2378_BDD2379                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~107                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~108                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[14]~108_RESYN2380_BDD2381                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~22                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~23                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~23_RESYN2334_BDD2335                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~27                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~28                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~28_RESYN2336_BDD2337                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~30                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~31                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[15]~31_RESYN2338_BDD2339                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~88                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~89                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~89_RESYN2370_BDD2371                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~93                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~94                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~94_RESYN2372_BDD2373                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~96                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~97                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[16]~97_RESYN2374_BDD2375                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~77                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~78                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~78_RESYN2364_BDD2365                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~82                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~83                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~83_RESYN2366_BDD2367                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~85                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~86                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[17]~86_RESYN2368_BDD2369                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~187                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~188                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~188_RESYN2424_BDD2425                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~192                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~193                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~193_RESYN2426_BDD2427                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~195                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~196                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[18]~196_RESYN2428_BDD2429                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~66                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~67                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~67_RESYN2358_BDD2359                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~71                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~72                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~72_RESYN2360_BDD2361                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~74                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~75                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[19]~75_RESYN2362_BDD2363                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~330                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~331                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~331_RESYN2502_BDD2503                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~335                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~336                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~336_RESYN2504_BDD2505                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~338                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~339                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[20]~339_RESYN2506_BDD2507                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~297                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~298                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~298_RESYN2484_BDD2485                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~302                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~303                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~303_RESYN2486_BDD2487                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~305                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~306                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[21]~306_RESYN2488_BDD2489                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~319                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~320                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~320_RESYN2496_BDD2497                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~324                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~325                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~325_RESYN2498_BDD2499                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~327                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~328                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[22]~328_RESYN2500_BDD2501                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~11                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~12                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~12_RESYN2328_BDD2329                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~16                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~17                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~17_RESYN2330_BDD2331                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~19                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~20                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[23]~20_RESYN2332_BDD2333                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~275                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~276                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~276_RESYN2472_BDD2473                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~280                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~281                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~281_RESYN2474_BDD2475                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~283                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~284                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[24]~284_RESYN2476_BDD2477                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~220                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~221                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~221_RESYN2442_BDD2443                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~225                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~226                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~226_RESYN2444_BDD2445                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~228                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~229                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[25]~229_RESYN2446_BDD2447                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~55                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~56                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~56_RESYN2352_BDD2353                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~60                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~61                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~61_RESYN2354_BDD2355                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~63                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~64                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[26]~64_RESYN2356_BDD2357                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~154                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~155                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~155_RESYN2406_BDD2407                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~159                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~160                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~160_RESYN2408_BDD2409                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~162                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~163                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[27]~163_RESYN2410_BDD2411                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~132                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~133                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~133_RESYN2394_BDD2395                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~137                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~138                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~138_RESYN2396_BDD2397                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~140                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~141                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[28]~141_RESYN2398_BDD2399                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~242                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~243                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~243_RESYN2454_BDD2455                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~247                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~248                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~248_RESYN2456_BDD2457                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~250                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~251                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[29]~251_RESYN2458_BDD2459                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~110                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~111                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~111_RESYN2382_BDD2383                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~115                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~116                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~116_RESYN2384_BDD2385                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~118                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~119                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[30]~119_RESYN2386_BDD2387                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~33                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~34                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~34_RESYN2340_BDD2341                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~38                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~39                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~39_RESYN2342_BDD2343                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~41                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~42                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|read_mux_out[31]~42_RESYN2344_BDD2345                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|Add0~14                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|always2~0                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|always2~0_RESYN1774_BDD1775                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[0]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[0]_NEW372_RESYN1978_BDD1979                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[0]_OTERM373                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[1]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[1]_NEW370_RESYN1976_BDD1977                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[1]_OTERM371                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[2]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[2]_NEW368_RESYN1974_BDD1975                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[2]_OTERM369                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[3]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[3]_NEW366_RESYN1972_BDD1973                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[3]_OTERM367                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[4]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[4]_NEW364_RESYN1970_BDD1971                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[4]_OTERM365                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[5]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[5]_NEW362_RESYN1968_BDD1969                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[5]_OTERM363                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[6]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[6]_NEW360_RESYN1966_BDD1967                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[6]_OTERM361                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[7]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[7]_NEW358_RESYN1964_BDD1965                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[7]_OTERM359                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[8]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[8]_NEW356_RESYN1962_BDD1963                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[8]_OTERM357                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[9]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[9]_NEW354_RESYN1960_BDD1961                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[9]_OTERM355                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[10]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[10]_NEW352_RESYN1958_BDD1959                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[10]_OTERM353                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[11]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[11]_NEW350_RESYN1956_BDD1957                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[11]_OTERM351                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[12]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[12]_NEW348_RESYN1954_BDD1955                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[12]_OTERM349                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[13]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[13]_NEW346_RESYN1952_BDD1953                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[13]_OTERM347                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[14]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[14]_NEW344_RESYN1950_BDD1951                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[14]_OTERM345                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[15]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[15]_NEW342_RESYN1948_BDD1949                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[15]_OTERM343                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[16]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[16]_OTERM377                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[16]~2                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[17]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[17]_OTERM375                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[17]~3                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[18]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[18]_NEW396_RESYN1998_BDD1999                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[18]_OTERM397                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[19]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[19]_NEW394_RESYN1996_BDD1997                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[19]_OTERM395                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[20]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[20]_NEW392_RESYN1994_BDD1995                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[20]_OTERM393                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[21]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[21]_NEW390_RESYN1992_BDD1993                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[21]_OTERM391                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[22]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[22]_NEW388_RESYN1990_BDD1991                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[22]_OTERM389                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[23]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[23]_NEW386_RESYN1988_BDD1989                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[23]_OTERM387                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[24]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[24]_NEW384_RESYN1986_BDD1987                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[24]_OTERM385                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[25]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[25]_NEW382_RESYN1984_BDD1985                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[25]_OTERM383                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[26]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[26]_NEW380_RESYN1982_BDD1983                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[26]_OTERM381                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[27]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[27]_NEW378_RESYN1980_BDD1981                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[27]_OTERM379                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[28]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[28]_NEW426_RESYN2028_BDD2029                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[28]_OTERM427                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[29]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[29]_NEW422_RESYN2024_BDD2025                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[29]_OTERM423                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[30]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[30]_NEW420_RESYN2022_BDD2023                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[30]_OTERM421                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[31]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[31]_NEW418_RESYN2020_BDD2021                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[31]_OTERM419                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[32]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[32]_NEW416_RESYN2018_BDD2019                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[32]_OTERM417                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[33]_NEW414_RESYN2016_BDD2017                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[33]_OTERM415                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[34]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[34]_NEW412_RESYN2014_BDD2015                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[34]_OTERM413                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[35]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[35]_NEW410_RESYN2012_BDD2013                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[35]_OTERM411                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[36]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[36]_NEW408_RESYN2010_BDD2011                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[36]_OTERM409                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[37]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[37]_NEW406_RESYN2008_BDD2009                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[37]_OTERM407                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[38]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[38]_NEW404_RESYN2006_BDD2007                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[38]_OTERM405                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[39]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[39]_NEW402_RESYN2004_BDD2005                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[39]_OTERM403                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[40]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[40]_NEW400_RESYN2002_BDD2003                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[40]_OTERM401                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[41]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[41]_NEW398_RESYN2000_BDD2001                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[41]_OTERM399                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[42]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[42]_NEW424_RESYN2026_BDD2027                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[42]_OTERM425                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[43]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[43]_OTERM429                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[43]~0                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[43]~0_RESYN1778_BDD1779                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[0]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[0]_NEW460_RESYN2060_BDD2061                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[0]_OTERM461                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[1]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[1]_NEW458_RESYN2058_BDD2059                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[1]_OTERM459                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[2]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[2]_NEW456_RESYN2056_BDD2057                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[2]_OTERM457                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[3]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[3]_NEW454_RESYN2054_BDD2055                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[3]_OTERM455                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[4]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[4]_NEW452_RESYN2052_BDD2053                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[4]_OTERM453                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[5]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[5]_NEW450_RESYN2050_BDD2051                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[5]_OTERM451                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[6]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[6]_NEW448_RESYN2048_BDD2049                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[6]_OTERM449                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[7]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[7]_NEW446_RESYN2046_BDD2047                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[7]_OTERM447                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[8]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[8]_NEW444_RESYN2044_BDD2045                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[8]_OTERM445                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[9]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[9]_NEW442_RESYN2042_BDD2043                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[9]_OTERM443                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[10]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[10]_NEW440_RESYN2040_BDD2041                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[10]_OTERM441                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[11]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[11]_NEW438_RESYN2038_BDD2039                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[11]_OTERM439                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[12]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[12]_NEW436_RESYN2036_BDD2037                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[12]_OTERM437                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[13]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[13]_NEW434_RESYN2034_BDD2035                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[13]_OTERM435                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[14]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[14]_NEW432_RESYN2032_BDD2033                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[14]_OTERM433                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[15]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[15]_NEW430_RESYN2030_BDD2031                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[15]_OTERM431                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[16]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[16]_OTERM465                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[16]~2                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[17]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[17]_OTERM463                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[17]~3                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[18]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[18]_NEW484_RESYN2080_BDD2081                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[18]_OTERM485                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[19]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[19]_NEW482_RESYN2078_BDD2079                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[19]_OTERM483                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[20]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[20]_NEW480_RESYN2076_BDD2077                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[20]_OTERM481                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[21]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[21]_NEW478_RESYN2074_BDD2075                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[21]_OTERM479                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[22]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[22]_NEW476_RESYN2072_BDD2073                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[22]_OTERM477                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[23]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[23]_NEW474_RESYN2070_BDD2071                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[23]_OTERM475                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[24]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[24]_NEW472_RESYN2068_BDD2069                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[24]_OTERM473                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[25]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[25]_NEW470_RESYN2066_BDD2067                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[25]_OTERM471                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[26]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[26]_NEW468_RESYN2064_BDD2065                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[26]_OTERM469                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[27]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[27]_NEW466_RESYN2062_BDD2063                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[27]_OTERM467                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[28]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[28]_NEW514_RESYN2110_BDD2111                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[28]_OTERM515                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[29]_NEW510_RESYN2106_BDD2107                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[29]_OTERM511                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[30]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[30]_NEW508_RESYN2104_BDD2105                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[30]_OTERM509                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[31]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[31]_NEW506_RESYN2102_BDD2103                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[31]_OTERM507                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[32]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[32]_NEW504_RESYN2100_BDD2101                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[32]_OTERM505                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[33]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[33]_NEW502_RESYN2098_BDD2099                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[33]_OTERM503                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[34]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[34]_NEW500_RESYN2096_BDD2097                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[34]_OTERM501                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[35]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[35]_NEW498_RESYN2094_BDD2095                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[35]_OTERM499                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[36]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[36]_NEW496_RESYN2092_BDD2093                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[36]_OTERM497                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[37]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[37]_NEW494_RESYN2090_BDD2091                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[37]_OTERM495                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[38]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[38]_NEW492_RESYN2088_BDD2089                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[38]_OTERM493                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[39]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[39]_NEW490_RESYN2086_BDD2087                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[39]_OTERM491                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[40]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[40]_NEW488_RESYN2084_BDD2085                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[40]_OTERM489                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[41]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[41]_NEW486_RESYN2082_BDD2083                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[41]_OTERM487                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[42]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[42]_NEW512_RESYN2108_BDD2109                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[42]_OTERM513                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[43]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[43]_OTERM517                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[43]~0                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[43]~0_RESYN1776_BDD1777                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter~2                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|Add0~114                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter~8                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a0                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a1                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a2                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a3                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a4                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a5                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a6                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a7                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a8                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a9                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a10                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a11                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a12                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a13                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a14                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a15                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a16                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a17                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a19                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a20                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a21                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a22                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a23                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a0                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a1                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a2                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a3                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a4                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a5                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a6                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a7                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a8                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a9                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a10                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a11                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a12                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a13                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a14                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a15                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a16                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a17                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a18                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ram_block1a19                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_bht_module:nios_system_tec0_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_bht_module:nios_system_tec0_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[0]_OTERM215                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[0]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[1]_OTERM163                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[1]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[2]_OTERM159                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[2]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[3]_OTERM155                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[3]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[4]_OTERM151                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[4]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[5]_OTERM147                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[5]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[6]_OTERM143                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[6]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[7]_OTERM139                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[7]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[8]_OTERM135                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[8]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[9]_OTERM131                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[9]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[10]_OTERM167                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[10]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[11]_OTERM127                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[11]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[12]_OTERM123                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[12]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[13]_OTERM119                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[13]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[14]_OTERM115                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[14]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[15]_OTERM111                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[15]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[16]_OTERM107                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[16]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[17]_OTERM103                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[17]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[18]_OTERM99                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[18]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[19]_OTERM95                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[19]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[20]_OTERM91                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[20]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[21]_OTERM87                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[21]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[22]_OTERM83                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[22]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[23]_OTERM79                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[23]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[24]_OTERM75                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[24]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[25]_OTERM71                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[25]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[26]_OTERM67                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[26]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[27]_OTERM63                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[27]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[28]_OTERM59                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[28]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[29]_OTERM55                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[29]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[30]_OTERM51                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[30]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM39                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|q_b[31]                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ctrl_invalidate_i                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ctrl_invalidate_i~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ctrl_ld_bypass~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ctrl_st_cache                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ctrl_st_cache~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_data_ram_ld_align_sign_bit~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_dirty                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_dirty~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_active~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_wr_data_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_en_d1                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_en_d1~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[9]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[9]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[17]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[18]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[18]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[20]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[20]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[21]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[23]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[23]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[27]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[27]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[28]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[29]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[30]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[8]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[19]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[19]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[24]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[24]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[25]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[27]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_baddr[27]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_byte_en[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_pipe_flush_waddr[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[0]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[1]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[2]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[4]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[5]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[6]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[8]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[11]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[11]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[30]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[30]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[31]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_valid_from_M                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_valid_from_M~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~77_OTERM233                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~77_OTERM233DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~81_OTERM231                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~81_OTERM231DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~85_OTERM229                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~85_OTERM229DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~89_OTERM227                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add3~89_OTERM227DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_br_taken_waddr_partial[4]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_br_taken_waddr_partial[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_br_taken_waddr_partial[5]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_br_taken_waddr_partial[5]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ctrl_b_is_dst~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[17]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_kill                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_kill~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_extra_pc[3]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[1]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[2]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[13]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[18]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[20]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[22]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[17]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[30]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[31]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_valid_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_alu_result[16]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_br_cond_taken_history[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_br_cond_taken_history[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_ctrl_jmp_indirect                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_ctrl_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_dst_regnum[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_exc_trap_inst_pri15                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_exc_trap_inst_pri15~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_baddr[1]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_baddr[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_baddr[9]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_pc_plus_one[15]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_pc_plus_one[15]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_pipe_flush~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[7]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_mask[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_pass2                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_pass3                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_pass3~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_sel_fill2                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_rot_sel_fill2~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[2]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[4]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[6]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[7]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[29]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_st_data[29]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_wr_dst_reg_from_E                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_wr_dst_reg_from_E~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_bstatus_reg_pie                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_bstatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_estatus_reg_pie                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_estatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_ienable_reg_irq2                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_ienable_reg_irq2~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_wr_data[20]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_wr_data[20]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_line_field[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_line_field[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_line_field[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[2]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_tag_field[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_byteenable[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM41                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM41~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM45                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[31]_OTERM45~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_ap_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_tag[13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[36]                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[36]~DUPLICATE                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[21]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|writedata[3]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[5]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[9]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[11]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[16]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[20]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[21]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[23]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[24]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[25]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[27]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[29]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[31]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[33]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[33]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[35]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[35]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[38]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[38]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[45]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[45]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[51]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[51]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[55]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[55]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[56]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[56]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[61]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[61]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[62]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[62]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[63]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[63]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[66]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[66]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[70]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[70]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[73]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[73]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[76]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[76]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[77]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[77]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[78]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[78]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[80]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[80]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[14]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[4]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[4]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~0_OTERM15                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~0_OTERM15DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~1_OTERM29                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~1_OTERM29DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~2_OTERM23                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router|Equal3~2_OTERM23DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~2_OTERM35                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001|Equal1~2_OTERM35DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[4]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[14]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[17]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[21]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[23]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[28]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[30]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[30]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[31]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[4]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[16]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[21]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[22]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[26]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[31]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_1[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[4]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[13]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[14]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[19]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[19]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[20]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[20]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[26]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[28]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[31]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[3]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[15]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[15]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[18]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[18]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[21]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[22]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[25]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[27]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[27]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[31]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_3[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[10]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[16]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[17]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[21]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[24]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[29]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_4[29]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[0]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[3]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[12]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[17]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[21]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[22]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[24]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_5[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[3]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[6]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[8]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[8]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[15]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[15]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[17]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_6[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[4]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[14]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[20]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[20]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[26]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[30]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|event_counter_7[30]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[0]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[4]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[11]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[16]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[18]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[18]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[25]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[25]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[29]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[31]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[33]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[33]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[47]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[47]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[52]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[52]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[54]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[54]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[56]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_0[56]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[11]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[17]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[17]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[18]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[18]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[25]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[25]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[29]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[33]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[33]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[47]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[47]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[50]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[50]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[51]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[51]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[52]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[52]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[57]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[57]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[60]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[60]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[62]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_1[62]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[22]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[31]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[32]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[32]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[47]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[47]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[51]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[51]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[52]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[52]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[57]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[57]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[59]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_2[59]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[3]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[5]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[6]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[11]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[22]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[31]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[32]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[32]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[41]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[41]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[44]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[44]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[50]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[50]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[52]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[52]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[54]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[54]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[57]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[57]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[59]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_3[59]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[6]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[9]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[11]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[14]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[16]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[18]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[18]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[22]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[23]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[23]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[25]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[25]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[28]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[28]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[32]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[32]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[33]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[33]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[41]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[41]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[44]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[44]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[46]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[46]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[48]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[48]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[52]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[52]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[53]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[53]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[55]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[55]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[58]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[58]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[60]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[60]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[63]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_4[63]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[9]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[15]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[27]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[27]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[28]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[28]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[33]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[33]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[46]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[46]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[51]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[51]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[52]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[52]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[54]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[54]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[59]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[59]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[61]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_5[61]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[4]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[6]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[12]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[14]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[16]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[17]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[17]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[27]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[27]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[33]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[33]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[43]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[43]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[49]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[49]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[51]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[51]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[59]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[59]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[63]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_6[63]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[2]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[14]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[21]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[21]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[22]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[31]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[38]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[38]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[47]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[47]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[50]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[50]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[51]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[51]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[60]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[60]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[61]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_7[61]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_enable_0                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|time_counter_enable_0~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[24]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_addr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_refs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.001                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.001~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entries[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[3]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[4]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[4]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[7]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[7]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[9]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[9]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[10]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[10]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[11]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[11]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[12]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[12]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[20]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[20]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[22]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[22]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[27]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[27]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[29]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[29]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[31]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[31]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[32]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[32]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[33]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[35]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[35]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[38]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[38]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[39]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[39]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[40]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[40]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[41]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_0[41]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[5]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[5]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[6]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[6]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[8]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[8]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[10]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[10]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[11]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[11]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[13]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[13]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[14]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[14]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[18]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[18]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[19]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[19]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[20]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[20]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[27]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[27]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[29]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[30]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[30]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[32]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[32]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[36]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[36]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[37]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|entry_1[37]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|wr_address~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[0]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[11]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|refresh_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[5]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[12]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[13]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[16]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[16]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[23]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[29]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[31]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|period_h_register[7]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|period_h_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec0:u0|nios_system_tec0_timer:timer|period_l_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE              ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                      ;
+-----------------------------+------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Name                        ; Ignored Entity         ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source             ;
+-----------------------------+------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Location                    ;                        ;              ; USB_B2_CLK          ; PIN_AF4                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[0]      ; PIN_AH4                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[1]      ; PIN_AH3                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[2]      ; PIN_AJ2                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[3]      ; PIN_AJ1                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[4]      ; PIN_AH2                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[5]      ; PIN_AG3                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[6]      ; PIN_AG2                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[7]      ; PIN_AG1                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_EMPTY           ; PIN_AF5                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_FULL            ; PIN_AG5                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_OE_N            ; PIN_AF6                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_RD_N            ; PIN_AG6                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_RESET_N         ; PIN_AG7                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_SCL             ; PIN_AG8                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_SDA             ; PIN_AF8                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_WR_N            ; PIN_AH5                         ; QSF Assignment             ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[0]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[10]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[11]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[12]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[13]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[14]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[15]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[1]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[2]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[3]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[4]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[5]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[6]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[7]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[8]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec0_sdram ;              ; za_data[9]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[0]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[10]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[11]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[12]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[13]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[14]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[15]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[1]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[2]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[3]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[4]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[5]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[6]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[7]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[8]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec0_sdram ;              ; m_data[9]           ; ON                              ; Compiler or HDL Assignment ;
; I/O Standard                ; tecnica0               ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_RZQ        ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; HSD                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_CLK          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_DATA[4]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_DATA[5]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_DATA[6]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_B2_DATA[7]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_EMPTY           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_FULL            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_OE_N            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_RD_N            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_RESET_N         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_SCL             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_SDA             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica0               ;              ; USB_WR_N            ; 3.3-V LVTTL                     ; QSF Assignment             ;
+-----------------------------+------------------------+--------------+---------------------+---------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8768 ) ; 0.00 % ( 0 / 8768 )        ; 0.00 % ( 0 / 8768 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8768 ) ; 0.00 % ( 0 / 8768 )        ; 0.00 % ( 0 / 8768 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8547 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 197 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 24 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica0.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,724 / 32,070        ; 8 %   ;
; ALMs needed [=A-B+C]                                        ; 2,724                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,057 / 32,070        ; 10 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,327                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,214                 ;       ;
;         [c] ALMs used for registers                         ; 516                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 388 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 55 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 54                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 373 / 3,207           ; 12 %  ;
;     -- Logic LABs                                           ; 373                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,308                 ;       ;
;     -- 7 input functions                                    ; 43                    ;       ;
;     -- 6 input functions                                    ; 827                   ;       ;
;     -- 5 input functions                                    ; 893                   ;       ;
;     -- 4 input functions                                    ; 609                   ;       ;
;     -- <=3 input functions                                  ; 1,936                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 464                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,283                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,685 / 64,140        ; 6 %   ;
;         -- Secondary logic registers                        ; 598 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,716                 ;       ;
;         -- Routing optimization registers                   ; 567                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 235 / 457             ; 51 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 18 / 397              ; 5 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 67,248 / 4,065,280    ; 2 %   ;
; Total block memory implementation bits                      ; 184,320 / 4,065,280   ; 5 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 87                ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.6% / 2.7% / 2.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 24.4% / 24.6% / 23.8% ;       ;
; Maximum fan-out                                             ; 3874                  ;       ;
; Highest non-global fan-out                                  ; 2413                  ;       ;
; Total fan-out                                               ; 35751                 ;       ;
; Average fan-out                                             ; 3.69                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2654 / 32070 ( 8 % )  ; 70 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2654                  ; 70                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2972 / 32070 ( 9 % )  ; 86 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1304                  ; 23                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1171                  ; 43                   ; 0                              ;
;         [c] ALMs used for registers                         ; 497                   ; 20                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 372 / 32070 ( 1 % )   ; 17 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 54 / 32070 ( < 1 % )  ; 1 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 1                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 54                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 362 / 3207 ( 11 % )   ; 13 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 362                   ; 13                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 4196                  ; 112                  ; 0                              ;
;     -- 7 input functions                                    ; 41                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 804                   ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 868                   ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 596                   ; 13                   ; 0                              ;
;     -- <=3 input functions                                  ; 1887                  ; 49                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 454                   ; 10                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 3600 / 64140 ( 6 % )  ; 85 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 587 / 64140 ( < 1 % ) ; 11 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 3631                  ; 85                   ; 0                              ;
;         -- Routing optimization registers                   ; 556                   ; 11                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 232                   ; 0                    ; 3                              ;
; I/O registers                                               ; 69                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 67248                 ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 184320                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 18 / 397 ( 4 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 3 / 87 ( 3 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 4564                  ; 140                  ; 1                              ;
;     -- Registered Input Connections                         ; 4328                  ; 103                  ; 0                              ;
;     -- Output Connections                                   ; 69                    ; 198                  ; 4438                           ;
;     -- Registered Output Connections                        ; 5                     ; 198                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 35192                 ; 957                  ; 4511                           ;
;     -- Registered Connections                               ; 19095                 ; 718                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 124                   ; 203                  ; 4306                           ;
;     -- sld_hub:auto_hub                                     ; 203                   ; 2                    ; 133                            ;
;     -- hard_block:auto_generated_inst                       ; 4306                  ; 133                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 84                    ; 62                   ; 6                              ;
;     -- Output Ports                                         ; 147                   ; 79                   ; 13                             ;
;     -- Bidir Ports                                          ; 62                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 40                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 59                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT         ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT       ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50        ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50        ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50        ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50         ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD         ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]           ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]           ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]           ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]           ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MTL2_TOUCH_INT_n ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]            ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]            ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]            ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]            ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]            ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]            ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]            ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]            ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]            ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]            ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27         ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]       ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]       ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]       ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]       ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]       ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]       ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]       ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]       ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_HS            ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_VS            ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN            ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK           ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT         ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK            ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]       ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]      ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]      ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]      ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]       ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]       ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]       ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]       ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]       ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]       ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]       ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]       ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]       ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]         ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]         ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N         ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE           ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK           ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N          ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM          ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N         ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM          ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N          ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL           ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK      ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]            ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]            ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]            ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]            ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]            ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]            ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]            ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]            ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]            ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]            ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]            ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]            ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]            ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]            ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]            ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]            ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]            ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]            ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]            ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]            ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]            ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]            ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]            ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]            ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]            ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]            ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]            ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]            ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]            ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]            ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]            ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]            ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]            ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]            ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]            ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]            ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]            ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]            ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]            ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]            ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]            ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]            ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD           ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]            ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]            ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]            ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]            ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]            ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]            ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]            ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]            ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]            ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]            ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[0]          ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[1]          ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[2]          ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[3]          ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[4]          ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[5]          ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[6]          ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[7]          ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_DCLK          ; AA21  ; 4A       ; 88           ; 0            ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[0]          ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[1]          ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[2]          ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[3]          ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[4]          ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[5]          ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[6]          ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[7]          ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_HSD           ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[0]          ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[1]          ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[2]          ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[3]          ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[4]          ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[5]          ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[6]          ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[7]          ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_TOUCH_I2C_SCL ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_VSD           ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N         ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N        ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]           ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]           ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]           ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]           ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]           ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]           ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]           ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]           ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK            ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]           ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]           ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]           ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]           ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]           ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]           ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]           ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]           ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS             ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]           ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]           ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]           ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]           ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]           ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]           ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]           ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]           ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N         ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS             ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                               ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------+
; ADC_CS_N           ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; AUD_ADCLRCK        ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; AUD_BCLK           ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; AUD_DACLRCK        ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; DRAM_DQ[0]         ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe               ;
; DRAM_DQ[10]        ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11]        ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12]        ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13]        ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14]        ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15]        ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]         ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]         ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]         ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]         ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]         ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]         ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]         ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]         ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]         ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_9  ;
; FPGA_I2C_SDAT      ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[0]          ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[10]         ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[11]         ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[12]         ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[13]         ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[14]         ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[15]         ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[16]         ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[17]         ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[18]         ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[19]         ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[1]          ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[20]         ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[21]         ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[22]         ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[23]         ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[24]         ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[25]         ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[26]         ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[27]         ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[28]         ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[29]         ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[2]          ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[30]         ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[31]         ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[32]         ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[33]         ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[34]         ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[35]         ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[3]          ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[4]          ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[5]          ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[6]          ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[7]          ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[8]          ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[9]          ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; MTL2_TOUCH_I2C_SDA ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; PS2_CLK            ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; PS2_CLK2           ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; PS2_DAT            ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; PS2_DAT2           ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 15 / 32 ( 47 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 74 / 80 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                        ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage   ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; MTL2_TOUCH_INT_n                ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; MTL2_DCLK                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; MTL2_R[0]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; MTL2_TOUCH_I2C_SDA              ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; MTL2_R[1]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; MTL2_TOUCH_I2C_SCL              ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; MTL2_R[2]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; MTL2_R[3]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; MTL2_VSD                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; MTL2_HSD                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; MTL2_R[4]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; MTL2_R[5]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; MTL2_B[2]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; MTL2_R[6]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; MTL2_R[7]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; MTL2_B[7]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; MTL2_B[4]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; MTL2_G[0]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; MTL2_G[6]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; MTL2_G[1]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CS_N                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; MTL2_B[6]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; MTL2_G[7]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; MTL2_B[0]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; MTL2_G[2]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; MTL2_B[5]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; MTL2_B[3]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; MTL2_B[1]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; MTL2_G[5]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; MTL2_G[4]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; MTL2_G[3]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;           ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; ADC_DIN            ; Missing drive strength and slew rate ;
; ADC_SCLK           ; Missing drive strength and slew rate ;
; AUD_DACDAT         ; Missing drive strength and slew rate ;
; AUD_XCK            ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]      ; Missing drive strength and slew rate ;
; DRAM_BA[0]         ; Missing drive strength and slew rate ;
; DRAM_BA[1]         ; Missing drive strength and slew rate ;
; DRAM_CAS_N         ; Missing drive strength and slew rate ;
; DRAM_CKE           ; Missing drive strength and slew rate ;
; DRAM_CLK           ; Missing drive strength and slew rate ;
; DRAM_CS_N          ; Missing drive strength and slew rate ;
; DRAM_LDQM          ; Missing drive strength and slew rate ;
; DRAM_RAS_N         ; Missing drive strength and slew rate ;
; DRAM_UDQM          ; Missing drive strength and slew rate ;
; DRAM_WE_N          ; Missing drive strength and slew rate ;
; FAN_CTRL           ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK      ; Missing drive strength and slew rate ;
; HEX0[0]            ; Missing drive strength and slew rate ;
; HEX0[1]            ; Missing drive strength and slew rate ;
; HEX0[2]            ; Missing drive strength and slew rate ;
; HEX0[3]            ; Missing drive strength and slew rate ;
; HEX0[4]            ; Missing drive strength and slew rate ;
; HEX0[5]            ; Missing drive strength and slew rate ;
; HEX0[6]            ; Missing drive strength and slew rate ;
; HEX1[0]            ; Missing drive strength and slew rate ;
; HEX1[1]            ; Missing drive strength and slew rate ;
; HEX1[2]            ; Missing drive strength and slew rate ;
; HEX1[3]            ; Missing drive strength and slew rate ;
; HEX1[4]            ; Missing drive strength and slew rate ;
; HEX1[5]            ; Missing drive strength and slew rate ;
; HEX1[6]            ; Missing drive strength and slew rate ;
; HEX2[0]            ; Missing drive strength and slew rate ;
; HEX2[1]            ; Missing drive strength and slew rate ;
; HEX2[2]            ; Missing drive strength and slew rate ;
; HEX2[3]            ; Missing drive strength and slew rate ;
; HEX2[4]            ; Missing drive strength and slew rate ;
; HEX2[5]            ; Missing drive strength and slew rate ;
; HEX2[6]            ; Missing drive strength and slew rate ;
; HEX3[0]            ; Missing drive strength and slew rate ;
; HEX3[1]            ; Missing drive strength and slew rate ;
; HEX3[2]            ; Missing drive strength and slew rate ;
; HEX3[3]            ; Missing drive strength and slew rate ;
; HEX3[4]            ; Missing drive strength and slew rate ;
; HEX3[5]            ; Missing drive strength and slew rate ;
; HEX3[6]            ; Missing drive strength and slew rate ;
; HEX4[0]            ; Missing drive strength and slew rate ;
; HEX4[1]            ; Missing drive strength and slew rate ;
; HEX4[2]            ; Missing drive strength and slew rate ;
; HEX4[3]            ; Missing drive strength and slew rate ;
; HEX4[4]            ; Missing drive strength and slew rate ;
; HEX4[5]            ; Missing drive strength and slew rate ;
; HEX4[6]            ; Missing drive strength and slew rate ;
; HEX5[0]            ; Missing drive strength and slew rate ;
; HEX5[1]            ; Missing drive strength and slew rate ;
; HEX5[2]            ; Missing drive strength and slew rate ;
; HEX5[3]            ; Missing drive strength and slew rate ;
; HEX5[4]            ; Missing drive strength and slew rate ;
; HEX5[5]            ; Missing drive strength and slew rate ;
; HEX5[6]            ; Missing drive strength and slew rate ;
; IRDA_TXD           ; Missing drive strength and slew rate ;
; LEDR[0]            ; Missing drive strength and slew rate ;
; LEDR[1]            ; Missing drive strength and slew rate ;
; LEDR[2]            ; Missing drive strength and slew rate ;
; LEDR[3]            ; Missing drive strength and slew rate ;
; LEDR[4]            ; Missing drive strength and slew rate ;
; LEDR[5]            ; Missing drive strength and slew rate ;
; LEDR[6]            ; Missing drive strength and slew rate ;
; LEDR[7]            ; Missing drive strength and slew rate ;
; LEDR[8]            ; Missing drive strength and slew rate ;
; LEDR[9]            ; Missing drive strength and slew rate ;
; TD_RESET_N         ; Missing drive strength and slew rate ;
; VGA_B[0]           ; Missing drive strength and slew rate ;
; VGA_B[1]           ; Missing drive strength and slew rate ;
; VGA_B[2]           ; Missing drive strength and slew rate ;
; VGA_B[3]           ; Missing drive strength and slew rate ;
; VGA_B[4]           ; Missing drive strength and slew rate ;
; VGA_B[5]           ; Missing drive strength and slew rate ;
; VGA_B[6]           ; Missing drive strength and slew rate ;
; VGA_B[7]           ; Missing drive strength and slew rate ;
; VGA_BLANK_N        ; Missing drive strength and slew rate ;
; VGA_CLK            ; Missing drive strength and slew rate ;
; VGA_G[0]           ; Missing drive strength and slew rate ;
; VGA_G[1]           ; Missing drive strength and slew rate ;
; VGA_G[2]           ; Missing drive strength and slew rate ;
; VGA_G[3]           ; Missing drive strength and slew rate ;
; VGA_G[4]           ; Missing drive strength and slew rate ;
; VGA_G[5]           ; Missing drive strength and slew rate ;
; VGA_G[6]           ; Missing drive strength and slew rate ;
; VGA_G[7]           ; Missing drive strength and slew rate ;
; VGA_HS             ; Missing drive strength and slew rate ;
; VGA_R[0]           ; Missing drive strength and slew rate ;
; VGA_R[1]           ; Missing drive strength and slew rate ;
; VGA_R[2]           ; Missing drive strength and slew rate ;
; VGA_R[3]           ; Missing drive strength and slew rate ;
; VGA_R[4]           ; Missing drive strength and slew rate ;
; VGA_R[5]           ; Missing drive strength and slew rate ;
; VGA_R[6]           ; Missing drive strength and slew rate ;
; VGA_R[7]           ; Missing drive strength and slew rate ;
; VGA_SYNC_N         ; Missing drive strength and slew rate ;
; VGA_VS             ; Missing drive strength and slew rate ;
; MTL2_B[0]          ; Missing drive strength and slew rate ;
; MTL2_B[1]          ; Missing drive strength and slew rate ;
; MTL2_B[2]          ; Missing drive strength and slew rate ;
; MTL2_B[3]          ; Missing drive strength and slew rate ;
; MTL2_B[4]          ; Missing drive strength and slew rate ;
; MTL2_B[5]          ; Missing drive strength and slew rate ;
; MTL2_B[6]          ; Missing drive strength and slew rate ;
; MTL2_B[7]          ; Missing drive strength and slew rate ;
; MTL2_DCLK          ; Missing drive strength and slew rate ;
; MTL2_G[0]          ; Missing drive strength and slew rate ;
; MTL2_G[1]          ; Missing drive strength and slew rate ;
; MTL2_G[2]          ; Missing drive strength and slew rate ;
; MTL2_G[3]          ; Missing drive strength and slew rate ;
; MTL2_G[4]          ; Missing drive strength and slew rate ;
; MTL2_G[5]          ; Missing drive strength and slew rate ;
; MTL2_G[6]          ; Missing drive strength and slew rate ;
; MTL2_G[7]          ; Missing drive strength and slew rate ;
; MTL2_HSD           ; Missing drive strength and slew rate ;
; MTL2_R[0]          ; Missing drive strength and slew rate ;
; MTL2_R[1]          ; Missing drive strength and slew rate ;
; MTL2_R[2]          ; Missing drive strength and slew rate ;
; MTL2_R[3]          ; Missing drive strength and slew rate ;
; MTL2_R[4]          ; Missing drive strength and slew rate ;
; MTL2_R[5]          ; Missing drive strength and slew rate ;
; MTL2_R[6]          ; Missing drive strength and slew rate ;
; MTL2_R[7]          ; Missing drive strength and slew rate ;
; MTL2_TOUCH_I2C_SCL ; Missing drive strength and slew rate ;
; MTL2_VSD           ; Missing drive strength and slew rate ;
; ADC_CS_N           ; Missing drive strength and slew rate ;
; AUD_ADCLRCK        ; Missing drive strength and slew rate ;
; AUD_BCLK           ; Missing drive strength and slew rate ;
; AUD_DACLRCK        ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT      ; Missing drive strength and slew rate ;
; GPIO_0[0]          ; Missing drive strength and slew rate ;
; GPIO_0[1]          ; Missing drive strength and slew rate ;
; GPIO_0[2]          ; Missing drive strength and slew rate ;
; GPIO_0[3]          ; Missing drive strength and slew rate ;
; GPIO_0[4]          ; Missing drive strength and slew rate ;
; GPIO_0[5]          ; Missing drive strength and slew rate ;
; GPIO_0[6]          ; Missing drive strength and slew rate ;
; GPIO_0[7]          ; Missing drive strength and slew rate ;
; GPIO_0[8]          ; Missing drive strength and slew rate ;
; GPIO_0[9]          ; Missing drive strength and slew rate ;
; GPIO_0[10]         ; Missing drive strength and slew rate ;
; GPIO_0[11]         ; Missing drive strength and slew rate ;
; GPIO_0[12]         ; Missing drive strength and slew rate ;
; GPIO_0[13]         ; Missing drive strength and slew rate ;
; GPIO_0[14]         ; Missing drive strength and slew rate ;
; GPIO_0[15]         ; Missing drive strength and slew rate ;
; GPIO_0[16]         ; Missing drive strength and slew rate ;
; GPIO_0[17]         ; Missing drive strength and slew rate ;
; GPIO_0[18]         ; Missing drive strength and slew rate ;
; GPIO_0[19]         ; Missing drive strength and slew rate ;
; GPIO_0[20]         ; Missing drive strength and slew rate ;
; GPIO_0[21]         ; Missing drive strength and slew rate ;
; GPIO_0[22]         ; Missing drive strength and slew rate ;
; GPIO_0[23]         ; Missing drive strength and slew rate ;
; GPIO_0[24]         ; Missing drive strength and slew rate ;
; GPIO_0[25]         ; Missing drive strength and slew rate ;
; GPIO_0[26]         ; Missing drive strength and slew rate ;
; GPIO_0[27]         ; Missing drive strength and slew rate ;
; GPIO_0[28]         ; Missing drive strength and slew rate ;
; GPIO_0[29]         ; Missing drive strength and slew rate ;
; GPIO_0[30]         ; Missing drive strength and slew rate ;
; GPIO_0[31]         ; Missing drive strength and slew rate ;
; GPIO_0[32]         ; Missing drive strength and slew rate ;
; GPIO_0[33]         ; Missing drive strength and slew rate ;
; GPIO_0[34]         ; Missing drive strength and slew rate ;
; GPIO_0[35]         ; Missing drive strength and slew rate ;
; PS2_CLK            ; Missing drive strength and slew rate ;
; PS2_CLK2           ; Missing drive strength and slew rate ;
; PS2_DAT            ; Missing drive strength and slew rate ;
; PS2_DAT2           ; Missing drive strength and slew rate ;
; MTL2_TOUCH_I2C_SDA ; Missing drive strength and slew rate ;
; DRAM_DQ[0]         ; Missing drive strength and slew rate ;
; DRAM_DQ[1]         ; Missing drive strength and slew rate ;
; DRAM_DQ[2]         ; Missing drive strength and slew rate ;
; DRAM_DQ[3]         ; Missing drive strength and slew rate ;
; DRAM_DQ[4]         ; Missing drive strength and slew rate ;
; DRAM_DQ[5]         ; Missing drive strength and slew rate ;
; DRAM_DQ[6]         ; Missing drive strength and slew rate ;
; DRAM_DQ[7]         ; Missing drive strength and slew rate ;
; DRAM_DQ[8]         ; Missing drive strength and slew rate ;
; DRAM_DQ[9]         ; Missing drive strength and slew rate ;
; DRAM_DQ[10]        ; Missing drive strength and slew rate ;
; DRAM_DQ[11]        ; Missing drive strength and slew rate ;
; DRAM_DQ[12]        ; Missing drive strength and slew rate ;
; DRAM_DQ[13]        ; Missing drive strength and slew rate ;
; DRAM_DQ[14]        ; Missing drive strength and slew rate ;
; DRAM_DQ[15]        ; Missing drive strength and slew rate ;
+--------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                     ; Global Clock               ;
;     -- PLL Bandwidth                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                     ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                           ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                          ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                           ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                           ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                   ; 12                         ;
;     -- N Counter                                                                                                   ; 2                          ;
;     -- PLL Refclk Select                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                          ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                     ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                          ;                            ;
;         -- nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; On                         ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                           ; 3                          ;
;             -- C Counter PH Mux PRST                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                      ; 1                          ;
;         -- nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; On                         ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 270.000000 degrees         ;
;             -- C Counter                                                                                           ; 3                          ;
;             -- C Counter PH Mux PRST                                                                               ; 2                          ;
;             -- C Counter PRST                                                                                      ; 3                          ;
;         -- nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; Off                        ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                           ; 6                          ;
;             -- C Counter PH Mux PRST                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                      ; 1                          ;
;                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                      ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
; |tecnica0                                                                                                                               ; 2723.5 (0.3)         ; 3056.0 (0.5)                     ; 387.0 (0.2)                                       ; 54.5 (0.0)                       ; 0.0 (0.0)            ; 4308 (1)            ; 4283 (0)                  ; 69 (69)       ; 67248             ; 18    ; 3          ; 235  ; 0            ; |tecnica0                                                                                                                                                                                                                                                                                                                                                                                                    ; tecnica0                                         ; work             ;
;    |nios_system_tec0:u0|                                                                                                                ; 2653.2 (0.0)         ; 2970.5 (0.0)                     ; 371.3 (0.0)                                       ; 54.0 (0.0)                       ; 0.0 (0.0)            ; 4195 (0)            ; 4187 (0)                  ; 0 (0)         ; 67248             ; 18    ; 3          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0                                                                                                                                                                                                                                                                                                                                                                                ; nios_system_tec0                                 ; nios_system_tec0 ;
;       |altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|                                                                        ; 59.1 (9.1)           ; 87.3 (10.5)                      ; 28.3 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (18)            ; 150 (9)                   ; 0 (0)         ; 1648              ; 2     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io                                                                                                                                                                                                                                                                                                                       ; altera_avalon_mm_clock_crossing_bridge           ; nios_system_tec0 ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 22.2 (18.1)          ; 30.2 (21.1)                      ; 8.1 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 57 (27)                   ; 0 (0)         ; 368               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_dc_fifo                            ; nios_system_tec0 ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 1.1 (0.0)            ; 5.4 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.1 (0.1)            ; 1.1 (1.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 3.0 (0.0)            ; 3.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                        ; altera_dcfifo_synchronizer_bundle                ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 368               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                |altsyncram_86j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 368               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_86j1                                  ; work             ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 27.8 (26.4)          ; 46.6 (31.0)                      ; 18.8 (4.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 84 (42)                   ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_dc_fifo                            ; nios_system_tec0 ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; -0.2 (0.0)           ; 7.5 (0.0)                        ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; -0.3 (-0.3)          ; 0.9 (0.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; -0.3 (-0.3)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; -0.3 (-0.3)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; -0.3 (-0.3)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[6].u|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 1.6 (0.0)            ; 8.1 (0.0)                        ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                        ; altera_dcfifo_synchronizer_bundle                ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;                |altera_std_synchronizer_nocut:sync[6].u|                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec0 ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                |altsyncram_a6j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_a6j1                                  ; work             ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                      ; altera_irq_clock_crosser                         ; nios_system_tec0 ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_bundle                   ; work             ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                ; altera_std_synchronizer                          ; work             ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0.2 (0.0)            ; 1.1 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                  ; altera_irq_clock_crosser                         ; nios_system_tec0 ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.2 (0.0)            ; 1.1 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_bundle                   ; work             ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.2 (0.2)            ; 1.1 (1.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                            ; altera_std_synchronizer                          ; work             ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.3 (0.3)            ; 2.0 (0.5)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                          ; nios_system_tec0 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                        ; nios_system_tec0 ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.5 (3.3)            ; 8.0 (5.5)                        ; 4.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                          ; nios_system_tec0 ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                        ; nios_system_tec0 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                        ; nios_system_tec0 ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                          ; nios_system_tec0 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                        ; nios_system_tec0 ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                          ; nios_system_tec0 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                        ; nios_system_tec0 ;
;       |nios_system_tec0_cpu:cpu|                                                                                                        ; 1141.4 (0.0)         ; 1327.3 (0.0)                     ; 207.0 (0.0)                                       ; 21.0 (0.0)                       ; 0.0 (0.0)            ; 1582 (0)            ; 1903 (0)                  ; 0 (0)         ; 64448             ; 13    ; 3          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                       ; nios_system_tec0_cpu                             ; nios_system_tec0 ;
;          |nios_system_tec0_cpu_cpu:cpu|                                                                                                 ; 1141.4 (1015.9)      ; 1327.3 (1155.6)                  ; 207.0 (160.2)                                     ; 21.0 (20.5)                      ; 0.0 (0.0)            ; 1582 (1412)         ; 1903 (1619)               ; 0 (0)         ; 64448             ; 13    ; 3          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; nios_system_tec0_cpu_cpu                         ; nios_system_tec0 ;
;             |nios_system_tec0_cpu_cpu_bht_module:nios_system_tec0_cpu_cpu_bht|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_bht_module:nios_system_tec0_cpu_cpu_bht                                                                                                                                                                                                                                                         ; nios_system_tec0_cpu_cpu_bht_module              ; nios_system_tec0 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_bht_module:nios_system_tec0_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                       ; work             ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_bht_module:nios_system_tec0_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                ; altsyncram_pdj1                                  ; work             ;
;             |nios_system_tec0_cpu_cpu_dc_data_module:nios_system_tec0_cpu_cpu_dc_data|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_data_module:nios_system_tec0_cpu_cpu_dc_data                                                                                                                                                                                                                                                 ; nios_system_tec0_cpu_cpu_dc_data_module          ; nios_system_tec0 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_data_module:nios_system_tec0_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work             ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_data_module:nios_system_tec0_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                        ; altsyncram_4kl1                                  ; work             ;
;             |nios_system_tec0_cpu_cpu_dc_tag_module:nios_system_tec0_cpu_cpu_dc_tag|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_tag_module:nios_system_tec0_cpu_cpu_dc_tag                                                                                                                                                                                                                                                   ; nios_system_tec0_cpu_cpu_dc_tag_module           ; nios_system_tec0 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_tag_module:nios_system_tec0_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                       ; work             ;
;                   |altsyncram_lpi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_tag_module:nios_system_tec0_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                                          ; altsyncram_lpi1                                  ; work             ;
;             |nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim                                                                                                                                                                                                                                             ; nios_system_tec0_cpu_cpu_dc_victim_module        ; nios_system_tec0 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                    ; altsyncram_baj1                                  ; work             ;
;             |nios_system_tec0_cpu_cpu_ic_data_module:nios_system_tec0_cpu_cpu_ic_data|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_ic_data_module:nios_system_tec0_cpu_cpu_ic_data                                                                                                                                                                                                                                                 ; nios_system_tec0_cpu_cpu_ic_data_module          ; nios_system_tec0 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_ic_data_module:nios_system_tec0_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work             ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_ic_data_module:nios_system_tec0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                        ; altsyncram_spj1                                  ; work             ;
;             |nios_system_tec0_cpu_cpu_ic_tag_module:nios_system_tec0_cpu_cpu_ic_tag|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_ic_tag_module:nios_system_tec0_cpu_cpu_ic_tag                                                                                                                                                                                                                                                   ; nios_system_tec0_cpu_cpu_ic_tag_module           ; nios_system_tec0 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_ic_tag_module:nios_system_tec0_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                       ; work             ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_ic_tag_module:nios_system_tec0_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                          ; altsyncram_rgj1                                  ; work             ;
;             |nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell                                                                                                                                                                                                                                                ; nios_system_tec0_cpu_cpu_mult_cell               ; nios_system_tec0 ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                             ; altera_mult_add                                  ; work             ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                             ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                              ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                          ; work             ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                             ; altera_mult_add                                  ; work             ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                             ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                              ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                          ; work             ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                             ; altera_mult_add                                  ; work             ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                             ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                              ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                          ; work             ;
;             |nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|                                                 ; 125.5 (29.9)         ; 171.8 (32.5)                     ; 46.7 (2.6)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 170 (5)             ; 284 (83)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                ; nios_system_tec0_cpu_cpu_nios2_oci               ; nios_system_tec0 ;
;                |nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|                          ; 36.8 (0.0)           ; 59.9 (0.0)                       ; 23.6 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper                                                                                                                                                  ; nios_system_tec0_cpu_cpu_debug_slave_wrapper     ; nios_system_tec0 ;
;                   |nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|                         ; 4.3 (4.3)            ; 23.7 (22.1)                      ; 19.3 (17.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk                                                      ; nios_system_tec0_cpu_cpu_debug_slave_sysclk      ; nios_system_tec0 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work             ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work             ;
;                   |nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|                               ; 31.0 (29.8)          ; 34.7 (33.2)                      ; 4.2 (3.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck                                                            ; nios_system_tec0_cpu_cpu_debug_slave_tck         ; nios_system_tec0 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work             ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work             ;
;                   |sld_virtual_jtag_basic:nios_system_tec0_cpu_cpu_debug_slave_phy|                                                     ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_tec0_cpu_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                           ; work             ;
;                |nios_system_tec0_cpu_cpu_nios2_avalon_reg:the_nios_system_tec0_cpu_cpu_nios2_avalon_reg|                                ; 4.5 (4.5)            ; 5.1 (5.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_avalon_reg:the_nios_system_tec0_cpu_cpu_nios2_avalon_reg                                                                                                                                                        ; nios_system_tec0_cpu_cpu_nios2_avalon_reg        ; nios_system_tec0 ;
;                |nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break|                                  ; 0.5 (0.5)            ; 16.6 (16.6)                      ; 16.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break                                                                                                                                                          ; nios_system_tec0_cpu_cpu_nios2_oci_break         ; nios_system_tec0 ;
;                |nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|                                  ; 4.4 (4.4)            ; 6.5 (5.5)                        ; 2.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug                                                                                                                                                          ; nios_system_tec0_cpu_cpu_nios2_oci_debug         ; nios_system_tec0 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                          ; work             ;
;                |nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|                                        ; 49.3 (49.3)          ; 51.2 (51.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 57 (57)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem                                                                                                                                                                ; nios_system_tec0_cpu_cpu_nios2_ocimem            ; nios_system_tec0 ;
;                   |nios_system_tec0_cpu_cpu_ociram_sp_ram_module:nios_system_tec0_cpu_cpu_ociram_sp_ram|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|nios_system_tec0_cpu_cpu_ociram_sp_ram_module:nios_system_tec0_cpu_cpu_ociram_sp_ram                                                                           ; nios_system_tec0_cpu_cpu_ociram_sp_ram_module    ; nios_system_tec0 ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|nios_system_tec0_cpu_cpu_ociram_sp_ram_module:nios_system_tec0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work             ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|nios_system_tec0_cpu_cpu_ociram_sp_ram_module:nios_system_tec0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                  ; work             ;
;             |nios_system_tec0_cpu_cpu_register_bank_a_module:nios_system_tec0_cpu_cpu_register_bank_a|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_register_bank_a_module:nios_system_tec0_cpu_cpu_register_bank_a                                                                                                                                                                                                                                 ; nios_system_tec0_cpu_cpu_register_bank_a_module  ; nios_system_tec0 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_register_bank_a_module:nios_system_tec0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                       ; work             ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_register_bank_a_module:nios_system_tec0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                        ; altsyncram_voi1                                  ; work             ;
;             |nios_system_tec0_cpu_cpu_register_bank_b_module:nios_system_tec0_cpu_cpu_register_bank_b|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_register_bank_b_module:nios_system_tec0_cpu_cpu_register_bank_b                                                                                                                                                                                                                                 ; nios_system_tec0_cpu_cpu_register_bank_b_module  ; nios_system_tec0 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_register_bank_b_module:nios_system_tec0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                       ; work             ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_register_bank_b_module:nios_system_tec0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                        ; altsyncram_voi1                                  ; work             ;
;       |nios_system_tec0_jtag_uart:jtag_uart|                                                                                            ; 61.3 (15.6)          ; 72.9 (15.7)                      ; 11.6 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (32)            ; 113 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                           ; nios_system_tec0_jtag_uart                       ; nios_system_tec0 ;
;          |alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|                                                               ; 21.2 (21.2)          ; 31.7 (31.7)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                                ; work             ;
;          |nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|                                                  ; 12.3 (0.0)           ; 13.1 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r                                                                                                                                                                                                                                                               ; nios_system_tec0_jtag_uart_scfifo_r              ; nios_system_tec0 ;
;             |scfifo:rfifo|                                                                                                              ; 12.3 (0.0)           ; 13.1 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                  ; scfifo                                           ; work             ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 13.1 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                       ; scfifo_3291                                      ; work             ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 13.1 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                  ; a_dpfifo_5771                                    ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 7.1 (4.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                          ; a_fefifo_7cf                                     ; work             ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                     ; cntr_vg7                                         ; work             ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                          ; altsyncram_7pu1                                  ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                            ; cntr_jgb                                         ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                  ; cntr_jgb                                         ; work             ;
;          |nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|                                                  ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w                                                                                                                                                                                                                                                               ; nios_system_tec0_jtag_uart_scfifo_w              ; nios_system_tec0 ;
;             |scfifo:wfifo|                                                                                                              ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                  ; scfifo                                           ; work             ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                       ; scfifo_3291                                      ; work             ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                  ; a_dpfifo_5771                                    ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                          ; a_fefifo_7cf                                     ; work             ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                     ; cntr_vg7                                         ; work             ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                          ; altsyncram_7pu1                                  ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                            ; cntr_jgb                                         ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                  ; cntr_jgb                                         ; work             ;
;       |nios_system_tec0_key:key|                                                                                                        ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_key:key                                                                                                                                                                                                                                                                                                                                                       ; nios_system_tec0_key                             ; nios_system_tec0 ;
;       |nios_system_tec0_led:led|                                                                                                        ; 3.3 (3.3)            ; 5.8 (5.8)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_led:led                                                                                                                                                                                                                                                                                                                                                       ; nios_system_tec0_led                             ; nios_system_tec0 ;
;       |nios_system_tec0_mm_interconnect_0:mm_interconnect_0|                                                                            ; 337.9 (0.0)          ; 376.9 (0.0)                      ; 39.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 542 (0)             ; 466 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                           ; nios_system_tec0_mm_interconnect_0               ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|                                                                    ; 82.5 (82.5)          ; 83.8 (83.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (86)             ; 192 (192)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2.4 (2.4)            ; 2.9 (2.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 7.9 (7.9)            ; 8.3 (8.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                                       ; work             ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                       ; altsyncram_40n1                                  ; work             ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 34.6 (34.6)          ; 39.8 (39.8)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; nios_system_tec0 ;
;          |altera_merlin_slave_agent:clock_crossing_io_s0_agent|                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                        ; nios_system_tec0 ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; nios_system_tec0 ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                        ; nios_system_tec0 ;
;          |altera_merlin_slave_agent:performance_counter_0_control_slave_agent|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; nios_system_tec0 ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 11.0 (7.7)           ; 12.2 (8.5)                       ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (12)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                        ; nios_system_tec0 ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                 ; nios_system_tec0 ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 3.7 (3.7)            ; 11.7 (11.7)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; nios_system_tec0 ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 8.6 (8.6)            ; 8.9 (8.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                   ; nios_system_tec0 ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 1.0 (1.0)            ; 1.9 (1.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; nios_system_tec0 ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 13.2 (13.2)          ; 14.4 (14.4)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                    ; nios_system_tec0 ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 8.3 (8.3)            ; 11.5 (11.5)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                    ; nios_system_tec0 ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 43.2 (43.2)          ; 46.0 (46.0)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                      ; nios_system_tec0 ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 10.3 (10.3)          ; 10.8 (10.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                      ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                       ; 8.5 (8.5)            ; 9.7 (9.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; nios_system_tec0_mm_interconnect_0_cmd_demux     ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                               ; 2.8 (2.8)            ; 4.2 (4.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                            ; nios_system_tec0_mm_interconnect_0_cmd_demux_001 ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                   ; 14.6 (11.9)          ; 16.2 (12.8)                      ; 1.6 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (46)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                ; nios_system_tec0_mm_interconnect_0_cmd_mux_002   ; nios_system_tec0 ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                         ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                   ; 16.2 (13.0)          ; 17.6 (14.0)                      ; 1.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (45)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                ; nios_system_tec0_mm_interconnect_0_cmd_mux_002   ; nios_system_tec0 ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                         ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_router:router|                                                                             ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                          ; nios_system_tec0_mm_interconnect_0_router        ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_router_001:router_001|                                                                     ; 3.1 (3.1)            ; 4.2 (4.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                  ; nios_system_tec0_mm_interconnect_0_router_001    ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                               ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                            ; nios_system_tec0_mm_interconnect_0_rsp_demux_002 ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                               ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                            ; nios_system_tec0_mm_interconnect_0_rsp_demux_002 ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                           ; 33.8 (33.8)          ; 41.4 (41.4)                      ; 7.7 (7.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; nios_system_tec0_mm_interconnect_0_rsp_mux       ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                   ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|nios_system_tec0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                ; nios_system_tec0_mm_interconnect_0_rsp_mux_001   ; nios_system_tec0 ;
;       |nios_system_tec0_mm_interconnect_1:mm_interconnect_1|                                                                            ; 62.9 (0.0)           ; 64.9 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                           ; nios_system_tec0_mm_interconnect_1               ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; nios_system_tec0 ;
;          |altera_merlin_master_agent:clock_crossing_io_m0_agent|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                       ; nios_system_tec0 ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                        ; nios_system_tec0 ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; nios_system_tec0 ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 5.2 (5.2)            ; 5.5 (5.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; nios_system_tec0 ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 6.2 (6.2)            ; 7.0 (7.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; nios_system_tec0 ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                   ; nios_system_tec0 ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 3.8 (3.8)            ; 4.6 (4.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; nios_system_tec0 ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 7.9 (7.9)            ; 8.1 (8.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                   ; nios_system_tec0 ;
;          |altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|                                                                   ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                    ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_1_cmd_demux:cmd_demux|                                                                       ; 5.7 (5.7)            ; 5.9 (5.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|nios_system_tec0_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; nios_system_tec0_mm_interconnect_1_cmd_demux     ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_1_router:router|                                                                             ; 3.0 (3.0)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|nios_system_tec0_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                          ; nios_system_tec0_mm_interconnect_1_router        ; nios_system_tec0 ;
;          |nios_system_tec0_mm_interconnect_1_rsp_mux:rsp_mux|                                                                           ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|nios_system_tec0_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; nios_system_tec0_mm_interconnect_1_rsp_mux       ; nios_system_tec0 ;
;       |nios_system_tec0_performance_counter_0:performance_counter_0|                                                                    ; 698.8 (698.8)        ; 713.4 (713.4)                    ; 47.4 (47.4)                                       ; 32.8 (32.8)                      ; 0.0 (0.0)            ; 1202 (1202)         ; 1011 (1011)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                                                   ; nios_system_tec0_performance_counter_0           ; nios_system_tec0 ;
;       |nios_system_tec0_pll:pll|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_pll:pll                                                                                                                                                                                                                                                                                                                                                       ; nios_system_tec0_pll                             ; nios_system_tec0 ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                               ; altera_pll                                       ; work             ;
;       |nios_system_tec0_sdram:sdram|                                                                                                    ; 215.2 (115.9)        ; 226.8 (121.3)                    ; 11.7 (5.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 403 (177)           ; 280 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_sdram:sdram                                                                                                                                                                                                                                                                                                                                                   ; nios_system_tec0_sdram                           ; nios_system_tec0 ;
;          |nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module|                                      ; 99.3 (99.3)          ; 105.6 (105.6)                    ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 226 (226)           ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_sdram:sdram|nios_system_tec0_sdram_input_efifo_module:the_nios_system_tec0_sdram_input_efifo_module                                                                                                                                                                                                                                                           ; nios_system_tec0_sdram_input_efifo_module        ; nios_system_tec0 ;
;       |nios_system_tec0_timer:timer|                                                                                                    ; 65.8 (65.8)          ; 76.0 (76.0)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (109)           ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|nios_system_tec0:u0|nios_system_tec0_timer:timer                                                                                                                                                                                                                                                                                                                                                   ; nios_system_tec0_timer                           ; nios_system_tec0 ;
;    |sld_hub:auto_hub|                                                                                                                   ; 70.0 (0.5)           ; 85.0 (0.5)                       ; 15.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                          ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 69.5 (0.0)           ; 84.5 (0.0)                       ; 15.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                      ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 69.5 (0.0)           ; 84.5 (0.0)                       ; 15.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                      ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 69.5 (1.2)           ; 84.5 (3.2)                       ; 15.5 (2.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 96 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 68.3 (0.0)           ; 81.3 (0.0)                       ; 13.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 68.3 (45.1)          ; 81.3 (54.2)                      ; 13.5 (9.7)                                        ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 110 (75)            ; 90 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                     ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.3 (12.3)          ; 13.5 (13.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                       ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.9 (10.9)          ; 13.6 (13.6)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                   ; altera_sld       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                 ;
+--------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name               ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; ADC_DIN            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT           ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50          ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50          ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50          ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; FAN_CTRL           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD           ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]             ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]             ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]             ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_CLK27           ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_HS              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_VS              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[0]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[1]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[2]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[3]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[4]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[5]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[6]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[7]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_DCLK          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[0]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[1]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[2]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[3]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[4]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[5]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[6]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[7]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_HSD           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[0]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[1]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[2]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[3]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[4]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[5]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[6]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[7]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_TOUCH_I2C_SCL ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_TOUCH_INT_n   ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTL2_VSD           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N           ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK           ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK            ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2           ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT            ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2           ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_TOUCH_I2C_SDA ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; CLOCK_50           ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]             ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                 ;                   ;         ;
; AUD_ADCDAT                                                                                                                                               ;                   ;         ;
; CLOCK2_50                                                                                                                                                ;                   ;         ;
; CLOCK3_50                                                                                                                                                ;                   ;         ;
; CLOCK4_50                                                                                                                                                ;                   ;         ;
; IRDA_RXD                                                                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                                                                   ;                   ;         ;
; KEY[2]                                                                                                                                                   ;                   ;         ;
; KEY[3]                                                                                                                                                   ;                   ;         ;
; SW[0]                                                                                                                                                    ;                   ;         ;
; SW[1]                                                                                                                                                    ;                   ;         ;
; SW[2]                                                                                                                                                    ;                   ;         ;
; SW[3]                                                                                                                                                    ;                   ;         ;
; SW[4]                                                                                                                                                    ;                   ;         ;
; SW[5]                                                                                                                                                    ;                   ;         ;
; SW[6]                                                                                                                                                    ;                   ;         ;
; SW[7]                                                                                                                                                    ;                   ;         ;
; SW[8]                                                                                                                                                    ;                   ;         ;
; SW[9]                                                                                                                                                    ;                   ;         ;
; TD_CLK27                                                                                                                                                 ;                   ;         ;
; TD_DATA[0]                                                                                                                                               ;                   ;         ;
; TD_DATA[1]                                                                                                                                               ;                   ;         ;
; TD_DATA[2]                                                                                                                                               ;                   ;         ;
; TD_DATA[3]                                                                                                                                               ;                   ;         ;
; TD_DATA[4]                                                                                                                                               ;                   ;         ;
; TD_DATA[5]                                                                                                                                               ;                   ;         ;
; TD_DATA[6]                                                                                                                                               ;                   ;         ;
; TD_DATA[7]                                                                                                                                               ;                   ;         ;
; TD_HS                                                                                                                                                    ;                   ;         ;
; TD_VS                                                                                                                                                    ;                   ;         ;
; MTL2_TOUCH_INT_n                                                                                                                                         ;                   ;         ;
; ADC_CS_N                                                                                                                                                 ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                              ;                   ;         ;
; AUD_BCLK                                                                                                                                                 ;                   ;         ;
; AUD_DACLRCK                                                                                                                                              ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                            ;                   ;         ;
; GPIO_0[0]                                                                                                                                                ;                   ;         ;
; GPIO_0[1]                                                                                                                                                ;                   ;         ;
; GPIO_0[2]                                                                                                                                                ;                   ;         ;
; GPIO_0[3]                                                                                                                                                ;                   ;         ;
; GPIO_0[4]                                                                                                                                                ;                   ;         ;
; GPIO_0[5]                                                                                                                                                ;                   ;         ;
; GPIO_0[6]                                                                                                                                                ;                   ;         ;
; GPIO_0[7]                                                                                                                                                ;                   ;         ;
; GPIO_0[8]                                                                                                                                                ;                   ;         ;
; GPIO_0[9]                                                                                                                                                ;                   ;         ;
; GPIO_0[10]                                                                                                                                               ;                   ;         ;
; GPIO_0[11]                                                                                                                                               ;                   ;         ;
; GPIO_0[12]                                                                                                                                               ;                   ;         ;
; GPIO_0[13]                                                                                                                                               ;                   ;         ;
; GPIO_0[14]                                                                                                                                               ;                   ;         ;
; GPIO_0[15]                                                                                                                                               ;                   ;         ;
; GPIO_0[16]                                                                                                                                               ;                   ;         ;
; GPIO_0[17]                                                                                                                                               ;                   ;         ;
; GPIO_0[18]                                                                                                                                               ;                   ;         ;
; GPIO_0[19]                                                                                                                                               ;                   ;         ;
; GPIO_0[20]                                                                                                                                               ;                   ;         ;
; GPIO_0[21]                                                                                                                                               ;                   ;         ;
; GPIO_0[22]                                                                                                                                               ;                   ;         ;
; GPIO_0[23]                                                                                                                                               ;                   ;         ;
; GPIO_0[24]                                                                                                                                               ;                   ;         ;
; GPIO_0[25]                                                                                                                                               ;                   ;         ;
; GPIO_0[26]                                                                                                                                               ;                   ;         ;
; GPIO_0[27]                                                                                                                                               ;                   ;         ;
; GPIO_0[28]                                                                                                                                               ;                   ;         ;
; GPIO_0[29]                                                                                                                                               ;                   ;         ;
; GPIO_0[30]                                                                                                                                               ;                   ;         ;
; GPIO_0[31]                                                                                                                                               ;                   ;         ;
; GPIO_0[32]                                                                                                                                               ;                   ;         ;
; GPIO_0[33]                                                                                                                                               ;                   ;         ;
; GPIO_0[34]                                                                                                                                               ;                   ;         ;
; GPIO_0[35]                                                                                                                                               ;                   ;         ;
; PS2_CLK                                                                                                                                                  ;                   ;         ;
; PS2_CLK2                                                                                                                                                 ;                   ;         ;
; PS2_DAT                                                                                                                                                  ;                   ;         ;
; PS2_DAT2                                                                                                                                                 ;                   ;         ;
; MTL2_TOUCH_I2C_SDA                                                                                                                                       ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[0]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[1]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[2]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[3]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[4]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[5]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[6]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[7]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[8]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[9]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[10]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[11]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[12]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[13]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[14]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec0:u0|nios_system_tec0_sdram:sdram|za_data[15]                                                                                      ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                 ;                   ;         ;
; KEY[0]                                                                                                                                                   ;                   ;         ;
;      - nios_system_tec0:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 0       ;
;      - nios_system_tec0:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 0       ;
;      - nios_system_tec0:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 0       ;
;      - nios_system_tec0:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 0                 ; 0       ;
;      - nios_system_tec0:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 0       ;
;      - nios_system_tec0:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 0       ;
;      - nios_system_tec0:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 0       ;
;      - nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                               ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                 ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                                                                                                                                                                                                                               ; PIN_AA14                   ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3              ; 184     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3              ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                     ; LABCELL_X19_Y12_N36        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~2                                                                                                                                                                                                                                         ; LABCELL_X22_Y13_N48        ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                                                            ; FF_X23_Y9_N35              ; 25      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                         ; LABCELL_X24_Y15_N3         ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]~0                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y14_N54       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                            ; FF_X18_Y5_N41              ; 2412    ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                    ; FF_X28_Y18_N44             ; 222     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                    ; FF_X28_Y18_N50             ; 1018    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                        ; FF_X18_Y12_N44             ; 97      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y8_N42        ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y11_N48        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y11_N21        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                 ; FF_X27_Y9_N26              ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                        ; FF_X24_Y8_N52              ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y10_N9         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_inst_result[11]~0                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y14_N12        ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                ; FF_X37_Y13_N8              ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall_nxt~3                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y10_N24        ; 989     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y11_N18        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y10_N6         ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y13_N54        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y9_N3         ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y9_N27        ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                    ; FF_X39_Y9_N50              ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y10_N54        ; 54      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                ; FF_X42_Y9_N38              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_src2[7]~0                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y11_N33        ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y11_N27       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y7_N3          ; 50      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_ctrl_src2_choose_imm~1                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y9_N0         ; 49      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y10_N42        ; 233     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y9_N6         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y11_N54       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                   ; FF_X39_Y11_N47             ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y10_N36        ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y8_N48         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                ; LABCELL_X23_Y14_N48        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|d_writedata[6]~0                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y10_N36        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y10_N6        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y10_N27       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y10_N33        ; 4       ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                         ; FF_X42_Y10_N1              ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y6_N57        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y6_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y6_N9          ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y6_N6         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                       ; FF_X19_Y9_N26              ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X4_Y5_N55               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X16_Y6_N57         ; 17      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X4_Y4_N21          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; MLABCELL_X8_Y6_N42         ; 39      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X4_Y5_N50               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[16]~19                    ; MLABCELL_X3_Y2_N12         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[16]~21                    ; MLABCELL_X3_Y2_N42         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[36]~15                    ; LABCELL_X2_Y2_N0           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[8]~10                     ; MLABCELL_X6_Y4_N33         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[8]~9                      ; MLABCELL_X6_Y4_N30         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_tec0_cpu_cpu_debug_slave_phy|virtual_state_uir                                  ; LABCELL_X1_Y3_N24          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_avalon_reg:the_nios_system_tec0_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                          ; LABCELL_X18_Y6_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break|break_readreg[18]~0                                                                                                        ; LABCELL_X4_Y4_N9           ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break|break_readreg[18]~1                                                                                                        ; LABCELL_X7_Y2_N24          ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                     ; MLABCELL_X8_Y6_N12         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[26]~9                                                                                                                    ; MLABCELL_X8_Y6_N15         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|MonDReg[30]~0                                                                                                                    ; LABCELL_X12_Y6_N15         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                 ; MLABCELL_X15_Y5_N48        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                   ; LABCELL_X13_Y6_N0          ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                      ; LABCELL_X13_Y11_N18        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                ; MLABCELL_X3_Y5_N9          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                              ; MLABCELL_X3_Y5_N54         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                      ; MLABCELL_X3_Y5_N21         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y9_N0          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                     ; FF_X19_Y11_N5              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y11_N21        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                        ; LABCELL_X12_Y5_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                        ; LABCELL_X13_Y7_N51         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y11_N6         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                      ; FF_X18_Y9_N23              ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y5_N27         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_key:key|always1~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y15_N57        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_led:led|always0~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y16_N42        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[79]~2                                                                                                                                                                                                                    ; LABCELL_X17_Y13_N6         ; 108     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|write~0                                                                                                                                                                                                                           ; LABCELL_X17_Y13_N9         ; 110     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                      ; LABCELL_X18_Y10_N12        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                          ; LABCELL_X18_Y8_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                       ; LABCELL_X19_Y7_N45         ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X18_Y8_N15         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                     ; MLABCELL_X21_Y8_N6         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                     ; MLABCELL_X21_Y8_N57        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                     ; MLABCELL_X21_Y8_N45        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                     ; LABCELL_X22_Y7_N39         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                     ; LABCELL_X22_Y7_N27         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                     ; LABCELL_X18_Y8_N24         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; FF_X22_Y8_N14              ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~5                                                                                                                                                                                                                                 ; LABCELL_X22_Y8_N54         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                   ; FF_X22_Y8_N17              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                   ; FF_X22_Y8_N38              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                   ; FF_X22_Y8_N41              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                   ; FF_X22_Y8_N44              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                   ; FF_X22_Y8_N20              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                             ; LABCELL_X18_Y8_N39         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                           ; LABCELL_X18_Y8_N54         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                        ; LABCELL_X24_Y10_N21        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                 ; LABCELL_X23_Y9_N48         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]~0                                                                                                                                                                                                                        ; LABCELL_X22_Y7_N9          ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                              ; FF_X22_Y8_N2               ; 84      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                           ; LABCELL_X18_Y12_N51        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|save_dest_id~0                                                                                                                                                                                                                   ; LABCELL_X29_Y15_N3         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y14_N45        ; 81      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always10~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y21_N33       ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always12~0                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y14_N48        ; 91      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always13~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y16_N51       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always15~0                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y18_N12        ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always16~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y21_N15       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always18~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y21_N18       ; 82      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always19~0                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y18_N45        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always1~0                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y14_N54        ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always21~0                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y14_N36        ; 80      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always22~0                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y21_N48        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always3~0                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y16_N42       ; 80      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always4~0                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y16_N15        ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always6~0                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y15_N36       ; 75      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always7~0                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y14_N45        ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|always9~0                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y16_N45       ; 82      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|global_reset~0                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y14_N18        ; 993     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 3866    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 326     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y3_N18         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y4_N42        ; 50      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_addr[3]~2                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y4_N48         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                   ; FF_X28_Y4_N17              ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                         ; FF_X28_Y4_N16              ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                   ; FF_X30_Y4_N52              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|always0~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y17_N6         ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|always0~1                                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y17_N6        ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|control_wr_strobe~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y17_N45       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|period_h_wr_strobe~0                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y17_N15        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|period_l_wr_strobe~2                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y17_N39       ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y17_N39        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                             ; FF_X6_Y3_N50               ; 65      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                ; LABCELL_X2_Y4_N9           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                  ; LABCELL_X1_Y3_N51          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                     ; LABCELL_X2_Y3_N18          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                     ; MLABCELL_X3_Y3_N39         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                       ; MLABCELL_X6_Y3_N57         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                        ; LABCELL_X2_Y4_N51          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                          ; LABCELL_X4_Y3_N45          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                ; LABCELL_X4_Y3_N54          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                              ; LABCELL_X4_Y3_N30          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                ; LABCELL_X2_Y4_N45          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1           ; LABCELL_X2_Y5_N21          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; FF_X1_Y4_N17               ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; FF_X1_Y3_N35               ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; FF_X1_Y3_N23               ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; FF_X1_Y3_N44               ; 54      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                           ; LABCELL_X4_Y3_N24          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; FF_X2_Y4_N32               ; 40      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                               ; LABCELL_X2_Y4_N36          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                  ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 3866    ; Global Clock         ; GCLK3            ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]   ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 1       ; Global Clock         ; GCLK0            ; --                        ;
; nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]   ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 326     ; Global Clock         ; GCLK1            ; --                        ;
+---------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system_tec0:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; 2413    ;
; nios_system_tec0:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1018    ;
; nios_system_tec0:u0|nios_system_tec0_performance_counter_0:performance_counter_0|global_reset~0                                                   ; 993     ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|A_mem_stall_nxt~3                                                       ; 989     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 24           ; 16           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 384   ; 16                          ; 23                          ; 16                          ; 23                          ; 368                 ; 1           ; 0     ; None ; M10K_X26_Y15_N0                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; nios_system_tec0:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_a6j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; yes                     ; 1280  ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0     ; None ; M10K_X26_Y13_N0                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_bht_module:nios_system_tec0_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None ; M10K_X38_Y9_N0                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_data_module:nios_system_tec0_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None ; M10K_X26_Y9_N0, M10K_X26_Y11_N0                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_tag_module:nios_system_tec0_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216  ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1           ; 0     ; None ; M10K_X26_Y12_N0                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_dc_victim_module:nios_system_tec0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None ; M10K_X26_Y10_N0                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_ic_data_module:nios_system_tec0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X41_Y10_N0, M10K_X38_Y10_N0, M10K_X38_Y8_N0, M10K_X41_Y9_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_ic_tag_module:nios_system_tec0_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072  ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0     ; None ; M10K_X38_Y7_N0                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|nios_system_tec0_cpu_cpu_ociram_sp_ram_module:nios_system_tec0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None ; M10K_X14_Y6_N0                                                   ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_register_bank_a_module:nios_system_tec0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y12_N0                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_register_bank_b_module:nios_system_tec0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y11_N0                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_r:the_nios_system_tec0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X14_Y11_N0                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|nios_system_tec0_jtag_uart_scfifo_w:the_nios_system_tec0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X14_Y7_N0                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios_system_tec0:u0|nios_system_tec0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None ; M10K_X14_Y4_N0                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                   ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_mult_cell:the_nios_system_tec0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y12_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 10,031 / 289,320 ( 3 % )  ;
; C12 interconnects                           ; 69 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 3,355 / 119,108 ( 3 % )   ;
; C4 interconnects                            ; 1,682 / 56,300 ( 3 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,161 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,377 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 190 / 12,676 ( 1 % )      ;
; R14/C12 interconnect drivers                ; 229 / 20,720 ( 1 % )      ;
; R3 interconnects                            ; 4,095 / 130,992 ( 3 % )   ;
; R6 interconnects                            ; 5,740 / 266,960 ( 2 % )   ;
; Spine clocks                                ; 8 / 360 ( 2 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 235          ; 37           ; 235          ; 0            ; 0            ; 239       ; 235          ; 0            ; 239       ; 239       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 46           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 202          ; 4            ; 239          ; 239          ; 0         ; 4            ; 239          ; 0         ; 0         ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 193          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FAN_CTRL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_DCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_HSD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_TOUCH_I2C_SCL  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_TOUCH_INT_n    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_VSD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_TOUCH_I2C_SDA  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x1            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                     ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; Source Clock(s)                                               ; Destination Clock(s)                                          ; Delay Added in ns ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 558.6             ;
; altera_reserved_tck                                           ; altera_reserved_tck                                           ; 264.9             ;
; u0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 39.7              ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.584             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.568             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.107             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.055             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; 1.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.903             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.897             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.892             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.855             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.801             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.801             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; 1.692             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; 1.679             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.665             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.591             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                          ; 1.337             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; 1.065             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.037             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                  ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                ; 1.018             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[7]        ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[6]        ; 1.016             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.013             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[22]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[21]       ; 1.012             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; 1.008             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.007             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[20]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[19]       ; 1.007             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                ; 0.997             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[23]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[22]       ; 0.997             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[34]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[33]       ; 0.995             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[21]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[20]       ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.986             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|DRsize.010   ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[15]       ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 0.984             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.971             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 0.960             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[37]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[36]       ; 0.956             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|DRsize.000   ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[0]        ; 0.951             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.950             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[35]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[34]       ; 0.948             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                     ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; 0.947             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[30]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[29]       ; 0.946             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[28]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[27]       ; 0.945             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[26]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[25]       ; 0.945             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[18]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[17]       ; 0.940             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[24]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[23]       ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.940             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; 0.940             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[17]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[16]       ; 0.939             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.934             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                  ; 0.932             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[19]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[18]       ; 0.931             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[29]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[28]       ; 0.931             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.930             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[2]        ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[1]        ; 0.930             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 0.929             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[4]        ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[3]        ; 0.928             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[6]        ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[5]        ; 0.928             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[9]        ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[8]        ; 0.928             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[31]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[30]       ; 0.928             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                  ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; 0.925             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 0.925             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.925             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[25]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[24]       ; 0.924             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[27]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[26]       ; 0.924             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.921             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.921             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 0.920             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[5]        ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[4]        ; 0.918             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[3]        ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[2]        ; 0.913             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 0.913             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; 0.911             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[13]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[12]       ; 0.909             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[11]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[10]       ; 0.909             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 0.909             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.908             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[14]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[13]       ; 0.901             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[12]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[11]       ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.896             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[10]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[9]        ; 0.894             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 0.887             ;
; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[15]       ; nios_system_tec0:u0|nios_system_tec0_cpu:cpu|nios_system_tec0_cpu_cpu:cpu|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|sr[14]       ; 0.887             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.886             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                        ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; 0.877             ;
; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                 ; nios_system_tec0:u0|nios_system_tec0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec0_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; 0.869             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.858             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]       ; 0.832             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                 ; 0.831             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]       ; 0.820             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "tecnica0"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Critical Warning (11114): Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3751 fanout uses global clock CLKCTRL_G3
    Info (11162): nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G0
    Info (11162): nios_system_tec0:u0|nios_system_tec0_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 366 fanout uses global clock CLKCTRL_G1
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'tecnica0.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'nios_system_tec0/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system_tec0/synthesis/submodules/nios_system_tec0_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'nios_system_tec0/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):    3.333 u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    6.666 u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 u0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 69 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 50 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 560 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 481 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:15
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:35
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:18
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:36
Info (11888): Total time spent on timing analysis during the Fitter is 18.88 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:20
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 46 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ADC_CS_N has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 40
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 47
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 48
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 50
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 83
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 86
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 173
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 174
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 175
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 176
    Info (169065): Pin MTL2_TOUCH_I2C_SDA has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.v Line: 219
Info (144001): Generated suppressed messages file C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica0.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 7173 megabytes
    Info: Processing ended: Mon Apr 04 13:00:36 2022
    Info: Elapsed time: 00:02:49
    Info: Total CPU time (on all processors): 00:06:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica0.fit.smsg.


