Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Nov 17 18:34:15 2018
| Host         : fabian running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file microblaze_arm_wrapper_control_sets_placed.rpt
| Design       : microblaze_arm_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   277 |
| Unused register locations in slices containing registers |   622 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           19 |
|      4 |            4 |
|      6 |            7 |
|      8 |           34 |
|     10 |           15 |
|     12 |           24 |
|     14 |           12 |
|    16+ |          162 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1398 |          242 |
| No           | No                    | Yes                    |              58 |            9 |
| No           | Yes                   | No                     |            1382 |          338 |
| Yes          | No                    | No                     |            3888 |          499 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            4958 |          780 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                                            Enable Signal                                                                                                            |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                             | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                    |                                                                                                                                                                         |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                           |                                                                                                                                                                         |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                           |                                                                                                                                                                         |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                         |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                 |                                                                                                                                                                         |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                        | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                         |                                                                                                                                                                         |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                    |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                           |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                          |                1 |              2 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                     |                1 |              2 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                    |                1 |              2 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                    |                1 |              2 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                    |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                  |                1 |              2 |
| ~microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                     | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                              |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                  |                1 |              2 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                              | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                          |                1 |              2 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                        |                1 |              4 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                           |                                                                                                                                                                         |                1 |              4 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                         |                1 |              4 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                           | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                            |                1 |              4 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                        |                2 |              6 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                       |                3 |              6 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                       |                2 |              6 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                        |                3 |              6 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                     |                                                                                                                                                                         |                1 |              6 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                            |                                                                                                                                                                         |                1 |              6 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                2 |              6 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                       |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                   |                                                                                                                                                                         |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                       | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                     |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                       | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                               | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                          | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                   | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                1 |              8 |
| ~microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                     | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]              | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0] |                2 |              8 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           |                                                                                                                                                                         |                2 |              8 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                       | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/new_tag_bits[0]                                                                                                       | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                               |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                               | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                 | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                  |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0              | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                3 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                          | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                            | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1_n_0                                |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                       | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                             | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                     |                                                                                                                                                                         |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                   |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                         |                2 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                     |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0   |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                          |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                        | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                        |                                                                                                                                                                         |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                3 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                        | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]           |                1 |              8 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                          | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                           |                4 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                       |                2 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                              | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                          | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |                1 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                4 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[0][0]                                                                            | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                           |                2 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                     |                                                                                                                                                                         |                2 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                      |                                                                                                                                                                         |                2 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                              | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                3 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                5 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                4 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                   |                                                                                                                                                                         |                2 |             10 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                     |                                                                                                                                                                         |                1 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                    | microblaze_arm_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                 |                1 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                          | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                3 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                3 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                           | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                       |                                                                                                                                                                         |                1 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                          |                3 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                          | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                    |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                3 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                          |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                  | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                   |                3 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                    | microblaze_arm_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                3 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                          | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                   |                4 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                            | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |             12 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                              |                                                                                                                                                                         |                3 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                 |                2 |             12 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                              |                                                                                                                                                                         |                2 |             12 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                               | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                2 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                4 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                4 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                4 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                4 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                     | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                2 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                              |                                                                                                                                                                         |                2 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                     |                                                                                                                                                                         |                2 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                    | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |                3 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                5 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                           |                3 |             14 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                5 |             14 |
|  microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                          |                                                                                                                                                                         |                1 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                         |                1 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][2]                                                                                             |                                                                                                                                                                         |                4 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                         |                1 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                                                          | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                   | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                5 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                   | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                3 |             16 |
| ~microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                         |                3 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                   | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                    |                3 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][3]                                                                                             |                                                                                                                                                                         |                4 |             16 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                   |                                                                                                                                                                         |                2 |             16 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                    |                                                                                                                                                                         |                7 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                3 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                              | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                           |                3 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                                       | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                4 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                         |                1 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                             | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                3 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                3 |             16 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                5 |             18 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                4 |             18 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][1]                                                                                             |                                                                                                                                                                         |                4 |             18 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][0]                                                                                             |                                                                                                                                                                         |                2 |             18 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                   |                5 |             18 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                         | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                           |                4 |             18 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                             | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                4 |             18 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                        | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                5 |             20 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                        | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                           |                6 |             20 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                           |                                                                                                                                                                         |                4 |             20 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                         |                3 |             22 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                         |                3 |             22 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                            |                5 |             22 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                5 |             22 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |                5 |             22 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                              | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                        |                5 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                              | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                        |                5 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                        |                5 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                        |                4 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                              | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                        |                4 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                          | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                       |                5 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                       |                3 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                   | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0                                                      | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                6 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                3 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                          |                6 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                        |                4 |             24 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                   | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                7 |             32 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                    |                7 |             34 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                          |                9 |             36 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                   | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                5 |             40 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                     | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                             |                6 |             46 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                           | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                        |                7 |             48 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                          | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                       |               10 |             48 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                           | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                        |                8 |             48 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                           |                                                                                                                                                                         |                7 |             48 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                          | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                       |               11 |             48 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                     | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                7 |             48 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                          | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                       |               10 |             48 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                               | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                9 |             48 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                8 |             50 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                8 |             50 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                        |                                                                                                                                                                         |                4 |             54 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                           |               14 |             54 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_7                                                                                          |                                                                                                                                                                         |               11 |             60 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                        | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               10 |             60 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               10 |             60 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                    | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               11 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Using_AXI.M_AXI_ARCACHE_reg[3]_0                                         | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                9 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                   |                                                                                                                                                                         |                5 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/Read_Req                                                                 | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               13 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                        | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |               13 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                         | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                6 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                       | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                4 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                      | microblaze_arm_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |               10 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | microblaze_arm_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |               32 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                           | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                          |                9 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                7 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                   | microblaze_arm_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                            |               11 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                  | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               10 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/if_pc_reg[0][0]                                                                            | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                9 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                   | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               14 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                         |                                                                                                                                                                         |                9 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                      | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                          |                9 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                           |                                                                                                                                                                         |                9 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[38][0]                                                                      |                                                                                                                                                                         |                9 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                         |                                                                                                                                                                         |                8 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[38][0]                                                                      |                                                                                                                                                                         |                8 |             64 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                        |                                                                                                                                                                         |               11 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                   | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                      |                7 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                             |               11 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                           |                                                                                                                                                                         |                8 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid |                                                                                                                                                                         |                4 |             64 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                         |                                                                                                                                                                         |               12 |             66 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                     |                                                                                                                                                                         |               14 |             66 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                     |                                                                                                                                                                         |               13 |             66 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                      |                                                                                                                                                                         |                7 |             72 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                     |                                                                                                                                                                         |               10 |             72 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                 |                                                                                                                                                                         |                5 |             72 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                           |                                                                                                                                                                         |               10 |             72 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                     |                                                                                                                                                                         |                8 |             74 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                      |                                                                                                                                                                         |                7 |             74 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                         |                                                                                                                                                                         |               11 |             74 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                               |                                                                                                                                                                         |                9 |             76 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                         |                8 |             76 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                    |                                                                                                                                                                         |                7 |             76 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                             |                                                                                                                                                                         |               10 |             76 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                |                                                                                                                                                                         |               10 |             80 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                    |                                                                                                                                                                         |               10 |             80 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                               |                                                                                                                                                                         |               11 |             80 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                         |               10 |             80 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                    |                                                                                                                                                                         |               10 |             82 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |               19 |             82 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                           |                                                                                                                                                                         |               10 |             82 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                |                                                                                                                                                                         |                9 |             82 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                            |                                                                                                                                                                         |                7 |             82 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                            |                                                                                                                                                                         |               13 |             82 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                         |               11 |             82 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                               |                                                                                                                                                                         |               10 |             82 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                           |                                                                                                                                                                         |               12 |             86 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                         |                                                                                                                                                                         |               12 |             86 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                        |                                                                                                                                                                         |                9 |             86 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                           |                                                                                                                                                                         |               10 |             90 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                     |                                                                                                                                                                         |               12 |             94 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                         |               13 |             94 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                              |                                                                                                                                                                         |               15 |             94 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                     |                                                                                                                                                                         |               15 |             94 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                          |               12 |            116 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                 | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               18 |            118 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                          |               14 |            122 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                       | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               11 |            124 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]              |                                                                                                                                                                         |                8 |            128 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               13 |            130 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                         |               10 |            132 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                       |                                                                                                                                                                         |               12 |            132 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |               35 |            134 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               14 |            142 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               13 |            142 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               14 |            144 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               14 |            144 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                         |               12 |            146 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               30 |            146 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                       |                                                                                                                                                                         |               15 |            146 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               17 |            148 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                      |                                                                                                                                                                         |               12 |            150 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                   |               15 |            156 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                         |               10 |            160 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                         |               10 |            160 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               16 |            164 |
|  microblaze_arm_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                     |                                                                                                                                                                         |               34 |            164 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                         |               11 |            176 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                         |               11 |            176 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                         |               11 |            176 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                           | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               36 |            188 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                         |               12 |            192 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                         |               12 |            192 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                         |               13 |            208 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                         |               13 |            208 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                         |               13 |            208 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[34]                                                                                                                                                  |                                                                                                                                                                         |               16 |            256 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                           | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               80 |            436 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     | microblaze_arm_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |              122 |            522 |
|  microblaze_arm_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                     |                                                                                                                                                                         |              216 |           1268 |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


