library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity gray is
	port
	(i: in unsigned(3 downto 0);
	output: out std_logic_vector(2 downto 0));
end gray;

architecture implementation of gray is
--signals here
begin
--logic here

end architecture;