vhdl xil_defaultlib  \
"../../../bd/mb_design/ip/mb_design_microblaze_0_0_1/sim/mb_design_microblaze_0_0.vhd" \
"../../../bd/mb_design/ip/mb_design_input_string_char_0/sim/mb_design_input_string_char_0.vhd" \
"../../../bd/mb_design/ip/mb_design_output_string_char_0/sim/mb_design_output_string_char_0.vhd" \
"../../../bd/mb_design/ip/mb_design_dlmb_v10_0_1/sim/mb_design_dlmb_v10_0.vhd" \
"../../../bd/mb_design/ip/mb_design_ilmb_v10_0_1/sim/mb_design_ilmb_v10_0.vhd" \
"../../../bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_0_1/sim/mb_design_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_0_1/sim/mb_design_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_design/ip/mb_design_mdm_1_0_1/sim/mb_design_mdm_1_0.vhd" \
"../../../bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0_1/sim/mb_design_rst_clk_wiz_1_100M_0.vhd" \

nosort
