/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  reg [9:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [20:0] celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [5:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(_00_ & celloutsig_0_8z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z & in_data[16]);
  assign celloutsig_0_64z = ~(celloutsig_0_52z & celloutsig_0_39z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z & in_data[135]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_3z);
  assign celloutsig_0_9z = ~(in_data[86] & celloutsig_0_7z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z & in_data[152]);
  assign celloutsig_1_12z = ~(celloutsig_1_11z[5] & celloutsig_1_4z);
  assign celloutsig_0_10z = ~(celloutsig_0_7z & celloutsig_0_3z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z & celloutsig_0_7z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[32]);
  assign celloutsig_0_16z = ~(celloutsig_0_6z[3] & celloutsig_0_10z);
  assign celloutsig_0_18z = ~(celloutsig_0_13z & celloutsig_0_17z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_3z & celloutsig_0_2z);
  assign celloutsig_0_23z = ~(celloutsig_0_6z[4] & in_data[73]);
  assign celloutsig_0_25z = ~(in_data[51] & celloutsig_0_12z);
  assign celloutsig_0_0z = ~((in_data[58] | in_data[41]) & in_data[72]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_0z) & in_data[94]);
  assign celloutsig_0_35z = ~((celloutsig_0_22z | celloutsig_0_6z[4]) & celloutsig_0_26z[0]);
  assign celloutsig_0_39z = ~((celloutsig_0_11z | _01_) & celloutsig_0_3z);
  assign celloutsig_0_41z = ~((celloutsig_0_22z | celloutsig_0_30z[12]) & celloutsig_0_35z);
  assign celloutsig_0_45z = ~((celloutsig_0_12z | celloutsig_0_22z) & celloutsig_0_29z);
  assign celloutsig_0_47z = ~((celloutsig_0_8z | celloutsig_0_30z[17]) & celloutsig_0_20z);
  assign celloutsig_0_52z = ~((celloutsig_0_12z | celloutsig_0_45z) & celloutsig_0_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_6z[4] | in_data[31]) & celloutsig_0_21z);
  assign celloutsig_0_81z = ~((celloutsig_0_64z | celloutsig_0_19z) & celloutsig_0_47z);
  assign celloutsig_1_0z = ~((in_data[140] | in_data[132]) & in_data[121]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[144]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[129]) & celloutsig_1_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_4z) & celloutsig_1_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_4z) & celloutsig_1_8z);
  assign celloutsig_1_10z = ~((celloutsig_1_4z | celloutsig_1_9z) & celloutsig_1_8z);
  assign celloutsig_1_18z = ~((celloutsig_1_15z[1] | celloutsig_1_13z[1]) & celloutsig_1_9z);
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_3z) & in_data[178]);
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_5z) & celloutsig_0_10z);
  assign celloutsig_0_13z = ~((celloutsig_0_7z | celloutsig_0_6z[1]) & celloutsig_0_21z);
  assign celloutsig_0_14z = ~((in_data[57] | in_data[26]) & celloutsig_0_5z);
  assign celloutsig_0_15z = ~((celloutsig_0_7z | celloutsig_0_13z) & celloutsig_0_11z);
  assign celloutsig_0_19z = ~((celloutsig_0_9z | celloutsig_0_10z) & celloutsig_0_13z);
  assign celloutsig_0_20z = ~((celloutsig_0_18z | celloutsig_0_17z[1]) & celloutsig_0_5z);
  assign celloutsig_0_22z = ~((celloutsig_0_8z | celloutsig_0_0z) & celloutsig_0_21z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_24z = ~((celloutsig_0_19z | celloutsig_0_0z) & celloutsig_0_8z);
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _03_ <= 10'h000;
    else _03_ <= { in_data[104:97], celloutsig_1_4z, celloutsig_1_5z };
  reg [4:0] _49_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _49_ <= 5'h00;
    else _49_ <= celloutsig_0_26z;
  assign { _02_[4:2], _01_, _00_ } = _49_;
  assign celloutsig_0_30z = { in_data[88:80], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, in_data[50:43], celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_42z = celloutsig_0_6z[3:1] % { 1'h1, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_50z = { celloutsig_0_17z[4], celloutsig_0_23z, celloutsig_0_14z } % { 1'h1, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_53z = { celloutsig_0_26z[4:3], celloutsig_0_41z } % { 1'h1, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_6z = { in_data[60:59], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_0z } % { 1'h1, in_data[46:43] };
  assign celloutsig_0_82z = { celloutsig_0_50z[0], celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_42z } % { 1'h1, celloutsig_0_53z[0], celloutsig_0_13z, celloutsig_0_53z };
  assign celloutsig_1_11z = { celloutsig_1_0z, _03_ } % { 1'h1, in_data[140:132], celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_17z = { celloutsig_0_6z[3:0], celloutsig_0_5z, celloutsig_0_21z } % { 1'h1, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_26z = in_data[38:34] % { 1'h1, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_21z };
  assign _02_[1:0] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
