(PCB modCH376S
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -141.24740 -59.67719 -12.19840 66.43820))
  (boundary (path signal 0.20320 -141.14580 -59.57559 -67.78860 -59.57559 -67.78860 66.33660
   -141.14580 66.33660 -141.14580 -59.57559))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction orthogonal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.38100 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "MYCONSIL-40_J1" (place J1 -137.54240 44.72620 front -90))
  (component "MYCONSIL-6_EX1" (place EX1 -137.50760 60.01620 front -90))
  (component "ARDUINO-SIL8_J_DATA" (place J_DATA -133.20000 -21.40000 front -90))
  (component "MYCONSIL-6_EX2" (place EX2 -133.41820 59.99080 front -90))
  (component "MYCONSIL-6_SP2" (place SP2 -133.24041 -41.68540 front -90))
  (component "ELEC-RAD10_C1" (place C1 -125.10000 1.00000 front -270))
  (component "CONN-DIL16_J2" (place J2 -113.20000 -17.80000 front 0))
  (component "CONN-SIL2_J3" (place J3 -131.00000 -8.70000 front 0))
  (component TO92/18_Q1 (place Q1 -114.44000 0.97000 front -90))
  (component RES40_R1 (place R1 -98.00000 -0.40000 front -180))
  (component RES40_R2 (place R2 -97.90000 3.10000 front -180))
 )
 (library
  (image "MYCONSIL-40_J1" (side front)
   (outline (rect TOP -1.37160 -2.00660 101.35160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.20000 0.00000)
   (pin PS0 (rotate 0) 7 17.74000 0.00000)
   (pin PS0 (rotate 0) 8 20.28000 0.00000)
   (pin PS0 (rotate 0) 9 22.82000 0.00000)
   (pin PS0 (rotate 0) 10 25.36000 0.00000)
   (pin PS0 (rotate 0) 11 27.90000 0.00000)
   (pin PS0 (rotate 0) 12 30.50000 0.00000)
   (pin PS0 (rotate 0) 13 33.04000 0.00000)
   (pin PS0 (rotate 0) 14 35.58000 0.00000)
   (pin PS0 (rotate 0) 15 38.12000 0.00000)
   (pin PS0 (rotate 0) 16 40.66000 0.00000)
   (pin PS0 (rotate 0) 17 43.20000 0.00000)
   (pin PS0 (rotate 0) 18 45.80000 0.00000)
   (pin PS0 (rotate 0) 19 48.34000 0.00000)
   (pin PS0 (rotate 0) 20 50.88000 0.00000)
   (pin PS0 (rotate 0) 21 53.42000 0.00000)
   (pin PS0 (rotate 0) 22 55.96000 0.00000)
   (pin PS0 (rotate 0) 23 58.50000 0.00000)
   (pin PS0 (rotate 0) 24 61.00000 0.00000)
   (pin PS0 (rotate 0) 25 63.54000 0.00000)
   (pin PS0 (rotate 0) 26 66.08000 0.00000)
   (pin PS0 (rotate 0) 27 68.62000 0.00000)
   (pin PS0 (rotate 0) 28 71.16000 0.00000)
   (pin PS0 (rotate 0) 29 73.70000 0.00000)
   (pin PS0 (rotate 0) 30 76.30000 0.00000)
   (pin PS0 (rotate 0) 31 78.84000 0.00000)
   (pin PS0 (rotate 0) 32 81.38000 0.00000)
   (pin PS0 (rotate 0) 33 83.92000 0.00000)
   (pin PS0 (rotate 0) 34 86.46000 0.00000)
   (pin PS0 (rotate 0) 35 89.00000 0.00000)
   (pin PS0 (rotate 0) 36 91.48000 0.00000)
   (pin PS0 (rotate 0) 37 94.02000 0.00000)
   (pin PS0 (rotate 0) 38 96.56000 0.00000)
   (pin PS0 (rotate 0) 39 99.10000 0.00000)
  )
  (image "MYCONSIL-6_EX1" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "ARDUINO-SIL8_J_DATA" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "MYCONSIL-6_EX2" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "MYCONSIL-6_SP2" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "ELEC-RAD10_C1" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-DIL16_J2" (side front)
   (outline (rect TOP -1.37160 -1.37160 19.15160 3.91160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 2.54000)
   (pin PS2 (rotate 0) 9 15.24000 2.54000)
   (pin PS2 (rotate 0) 10 12.70000 2.54000)
   (pin PS2 (rotate 0) 11 10.16000 2.54000)
   (pin PS2 (rotate 0) 12 7.62000 2.54000)
   (pin PS2 (rotate 0) 13 5.08000 2.54000)
   (pin PS2 (rotate 0) 14 2.54000 2.54000)
   (pin PS2 (rotate 0) 15 0.00000 2.54000)
  )
  (image "CONN-SIL2_J3" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image TO92/18_Q1 (side front)
   (outline (rect TOP -2.64160 -1.37160 2.64160 2.64160))
   (pin PS3 (rotate 0) 0 -1.27000 0.00000)
   (pin PS3 (rotate 0) 1 0.00000 1.27000)
   (pin PS3 (rotate 0) 2 1.27000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00084"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q1-1 R1-1)
  )
  (net "$INT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-21 J3-0)
  )
  (net "$INTOUT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-4 J3-1)
  )
  (net "$IORQ"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-25)
  )
  (net "$M1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-18)
  )
  (net "$MREQ"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-22)
  )
  (net "$RD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-24 J2-5)
  )
  (net "$RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-19 R1-0)
  )
  (net "$STCE"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-9)
  )
  (net "$WR"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-23 J2-10)
  )
  (net "A0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-15 J2-11)
  )
  (net "A1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-14)
  )
  (net "A10"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-5)
  )
  (net "A11"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-4)
  )
  (net "A12"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3)
  )
  (net "A13"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-2)
  )
  (net "A14"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1)
  )
  (net "A15"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0)
  )
  (net "A2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-13)
  )
  (net "A3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-12)
  )
  (net "A4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-11)
  )
  (net "A5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-10)
  )
  (net "A6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-9)
  )
  (net "A7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-8)
  )
  (net "A8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-7)
  )
  (net "A9"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-6)
  )
  (net "CLOCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-20)
  )
  (net "D0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-26 J_DATA-0 J2-0)
  )
  (net "D1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-27 J_DATA-1 J2-15)
  )
  (net "D2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-28 J_DATA-2 J2-1)
  )
  (net "D3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-29 J_DATA-3 J2-14)
  )
  (net "D4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-30 J_DATA-4 J2-2)
  )
  (net "D5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-31 J_DATA-5 J2-13)
  )
  (net "D6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-32 J_DATA-6 J2-3)
  )
  (net "D7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-33 J_DATA-7 J2-12)
  )
  (net "EXT1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-0 EX2-0)
  )
  (net "EXT2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-1 EX2-1)
  )
  (net "EXT3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-2 EX2-2)
  )
  (net "EXT4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-3 EX2-3)
  )
  (net "EXT5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-4 EX2-4)
  )
  (net "EXT6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-5 EX2-5)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-16 C1-1 J2-8 Q1-2)
  )
  (net "RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-6 Q1-0 R2-1)
  )
  (net "SP0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-34 SP2-0)
  )
  (net "SP1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-35 SP2-1)
  )
  (net "SP2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-36 SP2-2)
  )
  (net "SP3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-37 SP2-3)
  )
  (net "SP4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-38 SP2-4)
  )
  (net "SP5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-39 SP2-5)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-17 C1-0 J2-7 R2-0)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00084"
   "$INT"
   "$INTOUT"
   "$IORQ"
   "$M1"
   "$MREQ"
   "$RD"
   "$RESET"
   "$STCE"
   "$WR"
   "A0"
   "A1"
   "A10"
   "A11"
   "A12"
   "A13"
   "A14"
   "A15"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "A8"
   "A9"
   "CLOCK"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "EXT1"
   "EXT2"
   "EXT3"
   "EXT4"
   "EXT5"
   "EXT6"
   "RESET"
   "SP0"
   "SP1"
   "SP2"
   "SP3"
   "SP4"
   "SP5"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.50800)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
