INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Thomas/Desktop/yadp/PROJET_INFO.srcs/sources_1/new/micro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'micro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Thomas/Desktop/yadp/PROJET_INFO.srcs/sim_1/new/tb_micro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_micro'
