INFO: [VRFC 10-2263] Analyzing Verilog file "D:/opt/source/Vivado/HDLDesignUsingVivado/tutorial/tutorial.srcs/sources_1/imports/sources/tutorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/opt/source/Vivado/HDLDesignUsingVivado/tutorial/tutorial.srcs/sim_1/imports/tmp/tutorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/opt/source/Vivado/HDLDesignUsingVivado/tutorial/tutorial.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
