Info: Starting: Create simulation model
Info: qsys-generate C:\ECE496_FPGA\git_version\FPGA-Accelerated-SERDES-Simulation-System\FPGA_ocm\qsys\TX.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\ECE496_FPGA\git_version\FPGA-Accelerated-SERDES-Simulation-System\FPGA_ocm\qsys\TX\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/TX.qsys
Progress: Reading input file
Progress: Adding PAM_encoder_0 [PAM_encoder 1.0]
Progress: Parameterizing module PAM_encoder_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding gray_encoder_0 [gray_encoder 1.0]
Progress: Parameterizing module gray_encoder_0
Progress: Adding prbs_0 [prbs 1.0]
Progress: Parameterizing module prbs_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TX: Generating TX "TX" for SIM_VERILOG
Error: PAM_encoder_0: PAM_encoder does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 3 or more modules remaining
Info: TX: Done "TX" with 5 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\ECE496_FPGA\git_version\FPGA-Accelerated-SERDES-Simulation-System\FPGA_ocm\qsys\TX\TX.spd --output-directory=C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\ECE496_FPGA\git_version\FPGA-Accelerated-SERDES-Simulation-System\FPGA_ocm\qsys\TX\TX.spd --output-directory=C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\ECE496_FPGA\git_version\FPGA-Accelerated-SERDES-Simulation-System\FPGA_ocm\qsys\TX.qsys --block-symbol-file --output-directory=C:\ECE496_FPGA\git_version\FPGA-Accelerated-SERDES-Simulation-System\FPGA_ocm\qsys\TX --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/TX.qsys
Progress: Reading input file
Progress: Adding PAM_encoder_0 [PAM_encoder 1.0]
Progress: Parameterizing module PAM_encoder_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding gray_encoder_0 [gray_encoder 1.0]
Progress: Parameterizing module gray_encoder_0
Progress: Adding prbs_0 [prbs 1.0]
Progress: Parameterizing module prbs_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\ECE496_FPGA\git_version\FPGA-Accelerated-SERDES-Simulation-System\FPGA_ocm\qsys\TX.qsys --synthesis=VERILOG --output-directory=C:\ECE496_FPGA\git_version\FPGA-Accelerated-SERDES-Simulation-System\FPGA_ocm\qsys\TX\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/TX.qsys
Progress: Reading input file
Progress: Adding PAM_encoder_0 [PAM_encoder 1.0]
Progress: Parameterizing module PAM_encoder_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding gray_encoder_0 [gray_encoder 1.0]
Progress: Parameterizing module gray_encoder_0
Progress: Adding prbs_0 [prbs 1.0]
Progress: Parameterizing module prbs_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TX: Generating TX "TX" for QUARTUS_SYNTH
Info: PAM_encoder_0: "TX" instantiated PAM_encoder "PAM_encoder_0"
Info: gray_encoder_0: "TX" instantiated gray_encoder "gray_encoder_0"
Info: prbs_0: "TX" instantiated prbs "prbs_0"
Info: rst_controller: "TX" instantiated altera_reset_controller "rst_controller"
Info: TX: Done "TX" with 5 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
