Classic Timing Analyzer report for johns
Tue Oct 21 11:19:35 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clkn'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.958 ns                                       ; E       ; Qreg[0] ; --         ; Clkn     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.948 ns                                       ; Qreg[1] ; W[2]    ; Clkn       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.728 ns                                      ; E       ; Qreg[0] ; --         ; Clkn     ; 0            ;
; Clock Setup: 'Clkn'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Qreg[0] ; Qreg[1] ; Clkn       ; Clkn     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clkn            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clkn'                                                                                                                                                                    ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Qreg[0] ; Qreg[1] ; Clkn       ; Clkn     ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Qreg[2] ; Qreg[0] ; Clkn       ; Clkn     ; None                        ; None                      ; 0.693 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Qreg[1] ; Qreg[2] ; Clkn       ; Clkn     ; None                        ; None                      ; 0.691 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 3.958 ns   ; E    ; Qreg[2] ; Clkn     ;
; N/A   ; None         ; 3.958 ns   ; E    ; Qreg[1] ; Clkn     ;
; N/A   ; None         ; 3.958 ns   ; E    ; Qreg[0] ; Clkn     ;
+-------+--------------+------------+------+---------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+---------+------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To   ; From Clock ;
+-------+--------------+------------+---------+------+------------+
; N/A   ; None         ; 8.948 ns   ; Qreg[1] ; W[2] ; Clkn       ;
; N/A   ; None         ; 8.630 ns   ; Qreg[2] ; W[3] ; Clkn       ;
; N/A   ; None         ; 8.484 ns   ; Qreg[0] ; W[2] ; Clkn       ;
; N/A   ; None         ; 8.363 ns   ; Qreg[0] ; W[3] ; Clkn       ;
; N/A   ; None         ; 8.342 ns   ; Qreg[2] ; W[2] ; Clkn       ;
; N/A   ; None         ; 8.223 ns   ; Qreg[0] ; W[1] ; Clkn       ;
; N/A   ; None         ; 8.205 ns   ; Qreg[1] ; W[3] ; Clkn       ;
; N/A   ; None         ; 8.066 ns   ; Qreg[2] ; W[1] ; Clkn       ;
; N/A   ; None         ; 7.805 ns   ; Qreg[2] ; Q[2] ; Clkn       ;
; N/A   ; None         ; 7.805 ns   ; Qreg[2] ; W[0] ; Clkn       ;
; N/A   ; None         ; 7.647 ns   ; Qreg[1] ; Q[1] ; Clkn       ;
; N/A   ; None         ; 7.626 ns   ; Qreg[0] ; Q[0] ; Clkn       ;
+-------+--------------+------------+---------+------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -3.728 ns ; E    ; Qreg[2] ; Clkn     ;
; N/A           ; None        ; -3.728 ns ; E    ; Qreg[1] ; Clkn     ;
; N/A           ; None        ; -3.728 ns ; E    ; Qreg[0] ; Clkn     ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Oct 21 11:19:35 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off johns -c johns --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clkn" is an undefined clock
Info: Clock "Clkn" Internal fmax is restricted to 450.05 MHz between source register "Qreg[0]" and destination register "Qreg[1]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.869 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N19; Fanout = 5; REG Node = 'Qreg[0]'
            Info: 2: + IC(0.503 ns) + CELL(0.366 ns) = 0.869 ns; Loc. = LCFF_X28_Y12_N5; Fanout = 4; REG Node = 'Qreg[1]'
            Info: Total cell delay = 0.366 ns ( 42.12 % )
            Info: Total interconnect delay = 0.503 ns ( 57.88 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clkn" to destination register is 2.977 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 3; CLK Node = 'Clkn'
                Info: 2: + IC(1.588 ns) + CELL(0.537 ns) = 2.977 ns; Loc. = LCFF_X28_Y12_N5; Fanout = 4; REG Node = 'Qreg[1]'
                Info: Total cell delay = 1.389 ns ( 46.66 % )
                Info: Total interconnect delay = 1.588 ns ( 53.34 % )
            Info: - Longest clock path from clock "Clkn" to source register is 2.977 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 3; CLK Node = 'Clkn'
                Info: 2: + IC(1.588 ns) + CELL(0.537 ns) = 2.977 ns; Loc. = LCFF_X28_Y12_N19; Fanout = 5; REG Node = 'Qreg[0]'
                Info: Total cell delay = 1.389 ns ( 46.66 % )
                Info: Total interconnect delay = 1.588 ns ( 53.34 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "Qreg[2]" (data pin = "E", clock pin = "Clkn") is 3.958 ns
    Info: + Longest pin to register delay is 6.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 3; PIN Node = 'E'
        Info: 2: + IC(5.479 ns) + CELL(0.660 ns) = 6.971 ns; Loc. = LCFF_X28_Y12_N9; Fanout = 6; REG Node = 'Qreg[2]'
        Info: Total cell delay = 1.492 ns ( 21.40 % )
        Info: Total interconnect delay = 5.479 ns ( 78.60 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clkn" to destination register is 2.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 3; CLK Node = 'Clkn'
        Info: 2: + IC(1.588 ns) + CELL(0.537 ns) = 2.977 ns; Loc. = LCFF_X28_Y12_N9; Fanout = 6; REG Node = 'Qreg[2]'
        Info: Total cell delay = 1.389 ns ( 46.66 % )
        Info: Total interconnect delay = 1.588 ns ( 53.34 % )
Info: tco from clock "Clkn" to destination pin "W[2]" through register "Qreg[1]" is 8.948 ns
    Info: + Longest clock path from clock "Clkn" to source register is 2.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 3; CLK Node = 'Clkn'
        Info: 2: + IC(1.588 ns) + CELL(0.537 ns) = 2.977 ns; Loc. = LCFF_X28_Y12_N5; Fanout = 4; REG Node = 'Qreg[1]'
        Info: Total cell delay = 1.389 ns ( 46.66 % )
        Info: Total interconnect delay = 1.588 ns ( 53.34 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y12_N5; Fanout = 4; REG Node = 'Qreg[1]'
        Info: 2: + IC(0.778 ns) + CELL(0.437 ns) = 1.215 ns; Loc. = LCCOMB_X28_Y12_N22; Fanout = 1; COMB Node = 'Mux1~1'
        Info: 3: + IC(1.718 ns) + CELL(2.788 ns) = 5.721 ns; Loc. = PIN_AD15; Fanout = 0; PIN Node = 'W[2]'
        Info: Total cell delay = 3.225 ns ( 56.37 % )
        Info: Total interconnect delay = 2.496 ns ( 43.63 % )
Info: th for register "Qreg[2]" (data pin = "E", clock pin = "Clkn") is -3.728 ns
    Info: + Longest clock path from clock "Clkn" to destination register is 2.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 3; CLK Node = 'Clkn'
        Info: 2: + IC(1.588 ns) + CELL(0.537 ns) = 2.977 ns; Loc. = LCFF_X28_Y12_N9; Fanout = 6; REG Node = 'Qreg[2]'
        Info: Total cell delay = 1.389 ns ( 46.66 % )
        Info: Total interconnect delay = 1.588 ns ( 53.34 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 3; PIN Node = 'E'
        Info: 2: + IC(5.479 ns) + CELL(0.660 ns) = 6.971 ns; Loc. = LCFF_X28_Y12_N9; Fanout = 6; REG Node = 'Qreg[2]'
        Info: Total cell delay = 1.492 ns ( 21.40 % )
        Info: Total interconnect delay = 5.479 ns ( 78.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Tue Oct 21 11:19:35 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


