# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2_Q2.gen/sources_1/ip/BlockRAM0_r/sim/BlockRAM0_r.v" \
"../../../../Lab2_Q2.gen/sources_1/ip/BlockRAM0_w/sim/BlockRAM0_w.v" \
"../../../../Lab2_Q2.gen/sources_1/ip/RAM0/sim/RAM0.v" \
"../../../../Lab2_Q2.srcs/sim_1/new/Mem_m.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
