design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/halfadder,halfadder,RUN_2025.06.18_18.46.26,flow completed,0h0m57s0ms,0h0m36s0ms,148504.6024095561,0.0047136586250000004,1485.046024095561,-1,2.77008,482.89,3,0,0,0,0,0,0,0,0,0,0,0,121,28,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,346.0,0.0,1.38,0.24,0.35,0.0,0.0,10,10,10,10,0,0,0,2,1,0,0,0,0,1,0,0,2,2,2,218,31,0,37,7,293,2710.0991999999997,6.79e-07,1.52e-06,3.4e-08,8.16e-07,1.92e-06,2.37e-10,9.05e-07,2.27e-06,2.5e-10,0.41000000000000014,10.0,100.0,10.0,1,1,12.920,13.110,0.3,1,10,0.5,0,sky130_fd_sc_hd,AREA 0
