<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Rate_transition_buffer_removal_11iu8j35d4" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Rate_transition_buffer_removal_11iu8j35d4.xml" xtrc="topic:1;2:135">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Rate_transition_buffer_removal_11iu8j35d4.xml" xtrc="title:1;3:10">Rate transition buffer removal</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Rate_transition_buffer_removal_11iu8j35d4.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Rate_transition_buffer_removal_11iu8j35d4.xml" xtrc="p:1;6:8">Note that the additional rate transition buffer is always allocated for
    error free transitions in rate. This comes at the cost of latency, and
    serves no purpose if error free transitions in rate are not a
    requirement.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Rate_transition_buffer_removal_11iu8j35d4.xml" xtrc="p:2;11:8">A system configuration without the rate transition buffer allocated may
    encounter traffic errors during the rate transition until internal PLLs
    settle. This might be an acceptable tradeoff for certain applications. For
    example, if a datapath requires an ultra-low bandwidth PLL to meet jitter
    specifications, the buffer sizing required to perform rate transitions
    without error might impact latency so substantially that traffic
    corruption several seconds after initial bring-up is acceptable, assuming
    that there are no run-time rate transition performance requirements.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Rate_transition_buffer_removal_11iu8j35d4.xml" xtrc="p:3;20:32"><i otherprops="highlight" class="+ topic/ph hi-d/i " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Rate_transition_buffer_removal_11iu8j35d4.xml" xtrc="i:1;20:58">[DE - TDB] Should
    these optimizations be made possible via the SDK if desired?</i></p>
  </body>
</topic>