<profile>

<section name = "Vivado HLS Report for 'get_centroid_sh_Bloc'" level="0">
<item name = "Date">Wed Mar 18 11:36:19 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">WeedD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 8.456 ns, 6.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 35, 50.000 ns, 1.750 us, 1, 35, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 788, 476, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 264, -</column>
<column name="Register">-, -, 238, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="ip_accel_app_udivHfu_U434">ip_accel_app_udivHfu, 0, 0, 394, 238, 0</column>
<column name="ip_accel_app_udivIfE_U435">ip_accel_app_udivIfE, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln134_fu_166_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln135_fu_187_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln133_fu_125_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">165, 37, 1, 37</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_c3_i_i_phi_fu_110_p4">9, 2, 48, 96</column>
<column name="ap_phi_mux_storemerge_i_i_phi_fu_119_p4">9, 2, 32, 64</column>
<column name="c">9, 2, 48, 96</column>
<column name="c3_i_i_reg_107">9, 2, 48, 96</column>
<column name="c_read_blk_n">9, 2, 1, 2</column>
<column name="h_offset_blk_n">9, 2, 1, 2</column>
<column name="possible_c_x_blk_n">9, 2, 1, 2</column>
<column name="possible_c_y_blk_n">9, 2, 1, 2</column>
<column name="storemerge_i_i_reg_116">9, 2, 32, 64</column>
<column name="v_offset_read_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">36, 0, 36, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c3_i_i_reg_107">48, 0, 48, 0</column>
<column name="c_preg">48, 0, 48, 0</column>
<column name="c_read_2_reg_223">48, 0, 48, 0</column>
<column name="h_offset_read_reg_233">16, 0, 16, 0</column>
<column name="icmp_ln133_reg_243">1, 0, 1, 0</column>
<column name="storemerge_i_i_reg_116">32, 0, 32, 0</column>
<column name="v_offset_read_2_reg_228">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, get_centroid_sh_Bloc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, get_centroid_sh_Bloc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, get_centroid_sh_Bloc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, get_centroid_sh_Bloc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, get_centroid_sh_Bloc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, get_centroid_sh_Bloc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, get_centroid_sh_Bloc, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="possible_c_x_dout">in, 8, ap_fifo, possible_c_x, pointer</column>
<column name="possible_c_x_empty_n">in, 1, ap_fifo, possible_c_x, pointer</column>
<column name="possible_c_x_read">out, 1, ap_fifo, possible_c_x, pointer</column>
<column name="c_read_dout">in, 48, ap_fifo, c_read, pointer</column>
<column name="c_read_empty_n">in, 1, ap_fifo, c_read, pointer</column>
<column name="c_read_read">out, 1, ap_fifo, c_read, pointer</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="v_offset_read_dout">in, 8, ap_fifo, v_offset_read, pointer</column>
<column name="v_offset_read_empty_n">in, 1, ap_fifo, v_offset_read, pointer</column>
<column name="v_offset_read_read">out, 1, ap_fifo, v_offset_read, pointer</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="h_offset_dout">in, 16, ap_fifo, h_offset, pointer</column>
<column name="h_offset_empty_n">in, 1, ap_fifo, h_offset, pointer</column>
<column name="h_offset_read">out, 1, ap_fifo, h_offset, pointer</column>
<column name="possible_c_y_dout">in, 32, ap_fifo, possible_c_y, pointer</column>
<column name="possible_c_y_empty_n">in, 1, ap_fifo, possible_c_y, pointer</column>
<column name="possible_c_y_read">out, 1, ap_fifo, possible_c_y, pointer</column>
<column name="c">out, 48, ap_vld, c, pointer</column>
<column name="c_ap_vld">out, 1, ap_vld, c, pointer</column>
</table>
</item>
</section>
</profile>
