Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Nov 22 16:25:50 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 inst_mem/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            data_mem/BRAM_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 2.541ns (22.259%)  route 8.874ns (77.741%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1101, unplaced)      0.584     2.920    inst_mem/CLK
                         RAMB18E1                                     r  inst_mem/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     3.802 f  inst_mem/BRAM_reg/DOADO[2]
                         net (fo=25, unplaced)        0.800     4.602    inst_mem/inst_fetched[2]
                         LUT4 (Prop_lut4_I3_O)        0.124     4.726 f  inst_mem/iType_out_reg[1]_i_2/O
                         net (fo=8, unplaced)         0.487     5.213    inst_mem/iType_out_reg[1]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.337 r  inst_mem/BRAM_reg_1_i_73/O
                         net (fo=256, unplaced)       0.572     5.909    registers/rs2[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     6.033 r  registers/registers[31][25]_i_25/O
                         net (fo=1, unplaced)         0.000     6.033    registers/registers[31][25]_i_25_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.278 r  registers/registers_reg[31][25]_i_15/O
                         net (fo=1, unplaced)         0.905     7.183    registers/registers_reg[31][25]_i_15_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     7.481 r  registers/registers[31][25]_i_5/O
                         net (fo=2, unplaced)         0.460     7.941    inst_mem/rval2[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     8.065 r  inst_mem/bool_out0_carry__2_i_17/O
                         net (fo=12, unplaced)        1.159     9.224    inst_mem/BRAM_reg_29[12]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  inst_mem/registers[31][31]_i_25/O
                         net (fo=6, unplaced)         1.143    10.491    decoder/registers[31][12]_i_11_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.615 r  decoder/registers[31][25]_i_12/O
                         net (fo=39, unplaced)        1.187    11.802    decoder/registers[31][25]_i_12_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    11.926 r  decoder/registers[31][4]_i_8/O
                         net (fo=1, unplaced)         0.449    12.375    decoder/registers[31][4]_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    12.499 r  decoder/registers[31][4]_i_2/O
                         net (fo=2, unplaced)         0.913    13.412    decoder/registers[31][4]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  decoder/BRAM_reg_0_i_8/O
                         net (fo=2, unplaced)         0.800    14.335    data_mem/dina[4]
                         RAMB36E1                                     r  data_mem/BRAM_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1101, unplaced)      0.439    12.660    data_mem/CLK
                         RAMB36E1                                     r  data_mem/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    12.499    data_mem/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                 -1.837    




