#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Apr 16 16:02:27 2022
# Process ID: 31731
# Current directory: /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1
# Command line: vivado -log wave_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wave_gen.tcl
# Log file: /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/wave_gen.vds
# Journal file: /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/vivado.jou
# Running On: chris-IdeaPad-5-Pro-14ACN6, OS: Linux, CPU Frequency: 1600.000 MHz, CPU Physical cores: 12, Host memory: 14507 MB
#-----------------------------------------------------------
source wave_gen.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/xilinxtrng_ip_repo/uart_tx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chris/Vivado/2021.2/data/ip'.
Command: synth_design -top wave_gen -part xcku035-fbva900-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Device 21-403] Loading part xcku035-fbva900-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31765
WARNING: [Synth 8-2507] parameter declaration becomes local in cmd_parse with formal parameter declaration list [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/cmd_parse.v:95]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.887 ; gain = 35.762 ; free physical = 4880 ; free virtual = 8062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wave_gen' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/wave_gen.v:32]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71221]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (2#1) [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71221]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/clk_gen.v:33]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/clk_div.v:30]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (3#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/clk_div.v:30]
INFO: [Synth 8-6157] synthesizing module 'clk_core' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-31731-chris-IdeaPad-5-Pro-14ACN6/realtime/clk_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_core' (4#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-31731-chris-IdeaPad-5-Pro-14ACN6/realtime/clk_core_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFHCE' [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1329]
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BUFHCE' (6#1) [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (7#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/clk_gen.v:33]
INFO: [Synth 8-6157] synthesizing module 'rst_gen' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/rst_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'reset_bridge' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/reset_bridge.v:35]
INFO: [Synth 8-6155] done synthesizing module 'reset_bridge' (8#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/reset_bridge.v:35]
INFO: [Synth 8-6155] done synthesizing module 'rst_gen' (9#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/rst_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'meta_harden' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/meta_harden.v:27]
INFO: [Synth 8-6155] done synthesizing module 'meta_harden' (10#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/meta_harden.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen' (11#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctl' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctl' (12#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (13#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/uart_rx.v:37]
INFO: [Synth 8-6157] synthesizing module 'cmd_parse' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/cmd_parse.v:37]
	Parameter NSAMP_WID bound to: 10 - type: integer 
	Parameter PW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/cmd_parse.v:365]
INFO: [Synth 8-6155] done synthesizing module 'cmd_parse' (14#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/cmd_parse.v:37]
INFO: [Synth 8-6157] synthesizing module 'samp_ram' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/samp_ram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'samp_ram' (15#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/samp_ram.v:25]
INFO: [Synth 8-6157] synthesizing module 'resp_gen' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/resp_gen.v:41]
INFO: [Synth 8-6157] synthesizing module 'to_bcd' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/to_bcd.v:33]
INFO: [Synth 8-6155] done synthesizing module 'to_bcd' (16#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/to_bcd.v:33]
INFO: [Synth 8-6155] done synthesizing module 'resp_gen' (17#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/resp_gen.v:41]
INFO: [Synth 8-6157] synthesizing module 'char_fifo' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-31731-chris-IdeaPad-5-Pro-14ACN6/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'char_fifo' (18#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-31731-chris-IdeaPad-5-Pro-14ACN6/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-31731-chris-IdeaPad-5-Pro-14ACN6/realtime/uart_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_0' (19#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-31731-chris-IdeaPad-5-Pro-14ACN6/realtime/uart_tx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lb_ctl' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/lb_ctl.v:32]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/debouncer.v:26]
	Parameter FILTER bound to: 200000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (20#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/debouncer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lb_ctl' (21#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/lb_ctl.v:32]
INFO: [Synth 8-6157] synthesizing module 'clkx_bus' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/clkx_bus.v:34]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkx_bus' (22#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/clkx_bus.v:34]
INFO: [Synth 8-6157] synthesizing module 'clkx_bus__parameterized0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/clkx_bus.v:34]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkx_bus__parameterized0' (22#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/clkx_bus.v:34]
INFO: [Synth 8-6157] synthesizing module 'samp_gen' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/samp_gen.v:43]
	Parameter NSAMP_WID bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'samp_gen' (23#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/samp_gen.v:43]
INFO: [Synth 8-6157] synthesizing module 'dac_spi' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/dac_spi.v:32]
INFO: [Synth 8-6157] synthesizing module 'out_ddr_flop' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/out_ddr_flop.v:28]
INFO: [Synth 8-6157] synthesizing module 'ODDRE1' [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800]
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ODDRE1' (24#1) [/home/chris/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800]
INFO: [Synth 8-6155] done synthesizing module 'out_ddr_flop' (25#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/out_ddr_flop.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dac_spi' (26#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/dac_spi.v:32]
INFO: [Synth 8-6155] done synthesizing module 'wave_gen' (27#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/support/wave_gen.v:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2838.824 ; gain = 88.699 ; free physical = 4092 ; free virtual = 7275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.637 ; gain = 106.512 ; free physical = 5017 ; free virtual = 8200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.637 ; gain = 106.512 ; free physical = 5016 ; free virtual = 8199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.574 ; gain = 0.000 ; free physical = 4980 ; free virtual = 8162
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/uart_tx_0/uart_tx_0/uart_tx_0_in_context.xdc] for cell 'uart_tx_i0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/uart_tx_0/uart_tx_0/uart_tx_0_in_context.xdc] for cell 'uart_tx_i0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:7]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:22]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'uart_tx_i0/uart_tx_ctl_i0/*'. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'uart_tx_i0/uart_tx_ctl_i0/*'. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:28]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:29]
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/wave_gen_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wave_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wave_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_pins.xdc]
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wave_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wave_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.355 ; gain = 0.000 ; free physical = 4955 ; free virtual = 8142
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  BUFHCE => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  ODDRE1 => OSERDESE3: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.355 ; gain = 0.000 ; free physical = 4955 ; free virtual = 8142
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'char_fifo_i0' at clock pin 'rd_clk' is different from the actual clock period '5.161', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3031.355 ; gain = 281.230 ; free physical = 5007 ; free virtual = 8194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-fbva900-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3031.355 ; gain = 281.230 ; free physical = 5007 ; free virtual = 8194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_n. (constraint file  /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_n. (constraint file  /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_p. (constraint file  /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_p. (constraint file  /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for uart_tx_i0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen_i0/clk_core_i0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for char_fifo_i0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3031.355 ; gain = 281.230 ; free physical = 5007 ; free virtual = 8194
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_parse'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                CMD_WAIT |                              001 |                              001
                 GET_ARG |                              010 |                              010
                READ_RAM |                              011 |                              011
               READ_RAM2 |                              100 |                              100
               SEND_RESP |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_parse'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "samp_ram:/mem_array_reg"
INFO: [Synth 8-3971] The signal "samp_ram:/mem_array_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3031.355 ; gain = 281.230 ; free physical = 4998 ; free virtual = 8185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 10    
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 61    
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	   7 Input    8 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 54    
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 29    
	   7 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element samp_ram_i0/mem_array_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "wave_gen/samp_ram_i0/mem_array_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.355 ; gain = 281.230 ; free physical = 4977 ; free virtual = 8170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|wave_gen    | samp_ram_i0/mem_array_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line 17 of /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc. [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc:17]
Clock spi_clk not yet defined at line 18 of file /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc
Clock spi_clk not yet defined at line 19 of file /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/support/wave_gen_timing.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3031.355 ; gain = 281.230 ; free physical = 4757 ; free virtual = 7950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4714 ; free virtual = 7907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|wave_gen    | samp_ram_i0/mem_array_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance samp_ram_i0/mem_array_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4716 ; free virtual = 7909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4716 ; free virtual = 7909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4716 ; free virtual = 7909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4716 ; free virtual = 7909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4716 ; free virtual = 7909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4716 ; free virtual = 7909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4716 ; free virtual = 7909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |char_fifo     |         1|
|2     |uart_tx_0     |         1|
|3     |clk_core      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |char_fifo |     1|
|2     |clk_core  |     1|
|3     |uart_tx   |     1|
|4     |BUFG      |     1|
|5     |BUFHCE    |     1|
|6     |CARRY8    |     7|
|7     |LUT1      |    20|
|8     |LUT2      |    96|
|9     |LUT3      |   176|
|10    |LUT4      |    94|
|11    |LUT5      |   119|
|12    |LUT6      |   289|
|13    |ODDRE1    |     1|
|14    |RAMB18E2  |     1|
|15    |FDPE      |     6|
|16    |FDRE      |   397|
|17    |FDSE      |    22|
|18    |IBUF      |     3|
|19    |OBUF      |    13|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.215 ; gain = 383.090 ; free physical = 4716 ; free virtual = 7909
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.215 ; gain = 208.371 ; free physical = 4738 ; free virtual = 7931
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3133.223 ; gain = 383.090 ; free physical = 4738 ; free virtual = 7931
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.223 ; gain = 0.000 ; free physical = 4827 ; free virtual = 8020
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.168 ; gain = 0.000 ; free physical = 4778 ; free virtual = 7971
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  BUFHCE => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  ODDRE1 => OSERDESE3: 1 instance 

Synth Design complete, checksum: 43cb3299
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 3171.168 ; gain = 421.125 ; free physical = 4999 ; free virtual = 8192
INFO: [Common 17-1381] The checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part2/Custom_IP/lab/KCU105/verilog/wave_gen.runs/synth_1/wave_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wave_gen_utilization_synth.rpt -pb wave_gen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 16:03:32 2022...
