-- VHDL for IBM SMS ALD group BranchConditions
-- Title: BranchConditions
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/11/2020 1:16:33 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity BranchConditions is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_DIV_OVERFLOW: in STD_LOGIC;
		PS_W_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_HIGH: in STD_LOGIC;
		MS_LOW: in STD_LOGIC;
		PS_SLASH_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_COND_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		PS_S_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_EQUAL: in STD_LOGIC;
		PS_T_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_LOW: in STD_LOGIC;
		MS_1401_MODE: in STD_LOGIC;
		PS_U_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_HIGH: in STD_LOGIC;
		PS_ZR_BAL_LATCH: in STD_LOGIC;
		PS_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		PS_OVERFLOW: in STD_LOGIC;
		PS_Z_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_BLANK_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_STAR_INTR: in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_JRJ: in STD_LOGIC;
		PS_E_CH_NOT_READY: in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1: in STD_LOGIC;
		PS_E_CH_BUSY: in STD_LOGIC;
		PS_E_CH_CHECK: in STD_LOGIC;
		PS_E_CH_CONDITION: in STD_LOGIC;
		MS_GROUP_MARK_OP_MODIFIER: in STD_LOGIC;
		PS_E_CH_WRONG_LENGTH_RECORD: in STD_LOGIC;
		PS_STOP_DOT_BRANCH_OP_CODE: in STD_LOGIC;
		PS_E_CH_NO_TRANSFER_LATCH: in STD_LOGIC;
		PS_B_CYCLE: in STD_LOGIC;
		PS_1ST_SCAN: in STD_LOGIC;
		PS_B_CH_WM_BIT_1: in STD_LOGIC;
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE: in STD_LOGIC;
		PS_CMP_ZONE_EQUAL: in STD_LOGIC;
		PS_CMP_EQUAL: in STD_LOGIC;
		PS_CHAR_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		PS_BIT_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		PS_CLEAR_OP_CODE: in STD_LOGIC;
		PS_BRANCH_TO_A_COND_STAR_1412_19: in STD_LOGIC;
		PS_SET_NO_SCAN_CTRL_STAR_1412_19: in STD_LOGIC;
		PS_NOT_EVEN_HUNDREDS_ADDR: in STD_LOGIC;
		MS_BRANCH_TO_A_AR_LATCH: in STD_LOGIC;
		MS_1401_BRANCH_LATCH: in STD_LOGIC;
		MS_1401_TAKE_I_TO_B_CYCLE: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_1412_19: in STD_LOGIC;
		PS_EVEN_HUNDREDS_ADDR: in STD_LOGIC;
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_OP_MOD_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_HIGH_OR_LOW: out STD_LOGIC;
		PS_I_O_INTLK_RESET_CONDITION: out STD_LOGIC;
		MS_J_TYPE_BRANCH_COND: out STD_LOGIC;
		PS_B_OR_W_OR_V_BRANCH_CND: out STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS: out STD_LOGIC;
		PS_SET_NO_SCAN_CTRL_STAR_BR_OPS: out STD_LOGIC;
		MS_CLEAR_OP_TAKE_1ST_SCAN: out STD_LOGIC;
		PS_BRANCH_TO_A_CONDITIONS: out STD_LOGIC);
end BranchConditions;


ARCHITECTURE structural of BranchConditions is

	 signal PS_2ND_CND_A_BRANCH: STD_LOGIC;
	 signal MS_2ND_CND_A_BRANCH_GATED: STD_LOGIC;
	 signal MS_W_TYPE_BRANCH_COND: STD_LOGIC;

BEGIN

Page_12_60_01_1: ENTITY ALD_12_60_01_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_DIV_OVERFLOW =>
		PS_DIV_OVERFLOW,
	PS_W_SYMBOL_OP_MODIFIER =>
		PS_W_SYMBOL_OP_MODIFIER,
	MS_HIGH =>
		MS_HIGH,
	MS_LOW =>
		MS_LOW,
	PS_SLASH_SYMBOL_OP_MODIFIER =>
		PS_SLASH_SYMBOL_OP_MODIFIER,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE,
	PS_S_SYMBOL_OP_MODIFIER =>
		PS_S_SYMBOL_OP_MODIFIER,
	PS_EQUAL =>
		PS_EQUAL,
	PS_T_SYMBOL_OP_MODIFIER =>
		PS_T_SYMBOL_OP_MODIFIER,
	PS_LOW =>
		PS_LOW,
	MS_1401_MODE =>
		MS_1401_MODE,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER,
	PS_HIGH =>
		PS_HIGH,
	PS_ZR_BAL_LATCH =>
		PS_ZR_BAL_LATCH,
	PS_V_SYMBOL_OP_MODIFIER =>
		PS_V_SYMBOL_OP_MODIFIER,
	PS_HIGH_OR_LOW =>
		PS_HIGH_OR_LOW,
	PS_2ND_CND_A_BRANCH =>
		PS_2ND_CND_A_BRANCH
	);

Page_12_60_02_1: ENTITY ALD_12_60_02_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OVERFLOW =>
		PS_OVERFLOW,
	PS_Z_SYMBOL_OP_MODIFIER =>
		PS_Z_SYMBOL_OP_MODIFIER,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE,
	PS_2ND_CND_A_BRANCH =>
		PS_2ND_CND_A_BRANCH,
	PS_BLANK_SYMBOL_OP_MODIFIER =>
		PS_BLANK_SYMBOL_OP_MODIFIER,
	PS_2ND_CND_A_BRANCH_STAR_INTR =>
		PS_2ND_CND_A_BRANCH_STAR_INTR,
	PS_2ND_CND_A_BRANCH_JRJ =>
		PS_2ND_CND_A_BRANCH_JRJ,
	PS_OP_MOD_REG_1_BIT =>
		PS_OP_MOD_REG_BUS(0),
	PS_E_CH_NOT_READY =>
		PS_E_CH_NOT_READY,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	PS_OP_MOD_REG_2_BIT =>
		PS_OP_MOD_REG_BUS(1),
	PS_E_CH_BUSY =>
		PS_E_CH_BUSY,
	PS_OP_MOD_REG_4_BIT =>
		PS_OP_MOD_REG_BUS(2),
	PS_E_CH_CHECK =>
		PS_E_CH_CHECK,
	PS_OP_MOD_REG_8_BIT =>
		PS_OP_MOD_REG_BUS(3),
	PS_E_CH_CONDITION =>
		PS_E_CH_CONDITION,
	MS_GROUP_MARK_OP_MODIFIER =>
		MS_GROUP_MARK_OP_MODIFIER,
	PS_OP_MOD_REG_B_BIT =>
		PS_OP_MOD_REG_BUS(5),
	PS_E_CH_WRONG_LENGTH_RECORD =>
		PS_E_CH_WRONG_LENGTH_RECORD,
	PS_I_RING_6_TIME =>
		PS_I_RING_HDL_BUS(6),
	PS_STOP_DOT_BRANCH_OP_CODE =>
		PS_STOP_DOT_BRANCH_OP_CODE,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_OP_MOD_REG_A_BIT =>
		PS_OP_MOD_REG_BUS(4),
	PS_E_CH_NO_TRANSFER_LATCH =>
		PS_E_CH_NO_TRANSFER_LATCH,
	PS_I_O_INTLK_RESET_CONDITION =>
		PS_I_O_INTLK_RESET_CONDITION,
	MS_J_TYPE_BRANCH_COND =>
		MS_J_TYPE_BRANCH_COND,
	MS_2ND_CND_A_BRANCH_GATED =>
		MS_2ND_CND_A_BRANCH_GATED
	);

Page_12_60_03_1: ENTITY ALD_12_60_03_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_1_BIT =>
		PS_OP_MOD_REG_BUS(0),
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE,
	PS_OP_MOD_REG_2_BIT =>
		PS_OP_MOD_REG_BUS(1),
	PS_CMP_ZONE_EQUAL =>
		PS_CMP_ZONE_EQUAL,
	PS_CMP_EQUAL =>
		PS_CMP_EQUAL,
	PS_CHAR_TEST_BRANCH_OP_CODE =>
		PS_CHAR_TEST_BRANCH_OP_CODE,
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_A_CH_B_BIT =>
		PS_A_CH_BUS(5),
	PS_BIT_TEST_BRANCH_OP_CODE =>
		PS_BIT_TEST_BRANCH_OP_CODE,
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	PS_A_CH_A_BIT =>
		PS_A_CH_BUS(4),
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_A_CH_8_BIT =>
		PS_A_CH_BUS(3),
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_A_CH_4_BIT =>
		PS_A_CH_BUS(2),
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_B_CH_2_BIT =>
		PS_B_CH_BUS(1),
	PS_A_CH_2_BIT =>
		PS_A_CH_BUS(1),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_A_CH_1_BIT =>
		PS_A_CH_BUS(0),
	PS_B_OR_W_OR_V_BRANCH_CND =>
		PS_B_OR_W_OR_V_BRANCH_CND,
	MS_W_TYPE_BRANCH_COND =>
		MS_W_TYPE_BRANCH_COND
	);

Page_12_60_04_1: ENTITY ALD_12_60_04_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_11_TIME =>
		PS_I_RING_HDL_BUS(11),
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_BRANCH_TO_A_COND_STAR_1412_19 =>
		PS_BRANCH_TO_A_COND_STAR_1412_19,
	PS_SET_NO_SCAN_CTRL_STAR_1412_19 =>
		PS_SET_NO_SCAN_CTRL_STAR_1412_19,
	MS_2ND_CND_A_BRANCH_GATED =>
		MS_2ND_CND_A_BRANCH_GATED,
	MS_W_TYPE_BRANCH_COND =>
		MS_W_TYPE_BRANCH_COND,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_NOT_EVEN_HUNDREDS_ADDR =>
		PS_NOT_EVEN_HUNDREDS_ADDR,
	MS_BRANCH_TO_A_AR_LATCH =>
		MS_BRANCH_TO_A_AR_LATCH,
	MS_1401_BRANCH_LATCH =>
		MS_1401_BRANCH_LATCH,
	MS_1401_TAKE_I_TO_B_CYCLE =>
		MS_1401_TAKE_I_TO_B_CYCLE,
	PS_SET_B_CYCLE_CTRL_STAR_1412_19 =>
		PS_SET_B_CYCLE_CTRL_STAR_1412_19,
	PS_EVEN_HUNDREDS_ADDR =>
		PS_EVEN_HUNDREDS_ADDR,
	PS_BRANCH_TO_A_CONDITIONS =>
		PS_BRANCH_TO_A_CONDITIONS,
	PS_SET_NO_SCAN_CTRL_STAR_BR_OPS =>
		PS_SET_NO_SCAN_CTRL_STAR_BR_OPS,
	MS_CLEAR_OP_TAKE_1ST_SCAN =>
		MS_CLEAR_OP_TAKE_1ST_SCAN,
	PS_SET_B_CYCLE_CTRL_STAR_BR_OPS =>
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS
	);


END;
