<stg><name>smallfelem_mul</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %small2_addr = getelementptr [1000 x i32]* %small2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="small2_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %small1_addr = getelementptr [1000 x i32]* %small1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="small1_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
:7  %small1_load = load i32* %small1_addr, align 4

]]></Node>
<StgValue><ssdm name="small1_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="10">
<![CDATA[
:8  %small2_load = load i32* %small2_addr, align 4

]]></Node>
<StgValue><ssdm name="small2_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %small2_addr_1 = getelementptr [1000 x i32]* %small2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="small2_addr_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:15  %small2_load_1 = load i32* %small2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="small2_load_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %small1_addr_1 = getelementptr [1000 x i32]* %small1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="small1_addr_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
:21  %small1_load_1 = load i32* %small1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="small1_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
:7  %small1_load = load i32* %small1_addr, align 4

]]></Node>
<StgValue><ssdm name="small1_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="10">
<![CDATA[
:8  %small2_load = load i32* %small2_addr, align 4

]]></Node>
<StgValue><ssdm name="small2_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:15  %small2_load_1 = load i32* %small2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="small2_load_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
:21  %small1_load_1 = load i32* %small1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="small1_load_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %small2_addr_2 = getelementptr [1000 x i32]* %small2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="small2_addr_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
:29  %small2_load_2 = load i32* %small2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="small2_load_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %small1_addr_2 = getelementptr [1000 x i32]* %small1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="small1_addr_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
:38  %small1_load_2 = load i32* %small1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="small1_load_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %small2_addr_3 = getelementptr [1000 x i32]* %small2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="small2_addr_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="10">
<![CDATA[
:49  %small2_load_3 = load i32* %small2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="small2_load_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %small1_addr_3 = getelementptr [1000 x i32]* %small1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="small1_addr_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
:61  %small1_load_3 = load i32* %small1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="small1_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %a = mul nsw i32 %small1_load, %small2_load

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_1 = mul nsw i32 %small1_load, %small2_load_1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:18  %select_ln34 = select i1 %tmp_1, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %a_2 = mul nsw i32 %small1_load_1, %small2_load

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:24  %select_ln40 = select i1 %tmp_2, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
:29  %small2_load_2 = load i32* %small2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="small2_load_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
:38  %small1_load_2 = load i32* %small1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="small1_load_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:43  %add_ln59_2 = add i2 %select_ln34, %select_ln40

]]></Node>
<StgValue><ssdm name="add_ln59_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="10">
<![CDATA[
:49  %small2_load_3 = load i32* %small2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="small2_load_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
:61  %small1_load_3 = load i32* %small1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="small1_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %out_addr = getelementptr [1000 x i32]* %out_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %high = select i1 %tmp, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:12  store i32 %a, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %out_addr_1 = getelementptr [1000 x i32]* %out_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %add_ln41_1 = add i32 %a_1, %high

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %add_ln41 = add nsw i32 %add_ln41_1, %a_2

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:27  store i32 %add_ln41, i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %a_3 = mul nsw i32 %small1_load, %small2_load_2

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %high_1 = select i1 %tmp_3, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="high_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %a_4 = mul nsw i32 %small1_load_1, %small2_load_1

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:36  %select_ln52 = select i1 %tmp_4, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %a_5 = mul nsw i32 %small1_load_2, %small2_load

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:41  %select_ln58 = select i1 %tmp_5, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="2">
<![CDATA[
:44  %sext_ln59 = sext i2 %add_ln59_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %add_ln59_3 = add i32 %sext_ln59, %a_5

]]></Node>
<StgValue><ssdm name="add_ln59_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %a_6 = mul nsw i32 %small1_load, %small2_load_3

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:52  %select_ln64 = select i1 %tmp_6, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %a_7 = mul nsw i32 %small1_load_1, %small2_load_2

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:56  %select_ln70 = select i1 %tmp_7, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %a_8 = mul nsw i32 %small1_load_2, %small2_load_1

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:59  %select_ln76 = select i1 %tmp_8, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %a_9 = mul nsw i32 %small1_load_3, %small2_load

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:64  %select_ln82 = select i1 %tmp_9, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %add_ln83_1 = add i32 %a_7, %a_8

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:68  %add_ln83_4 = add i2 %select_ln52, %select_ln58

]]></Node>
<StgValue><ssdm name="add_ln83_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %a_10 = mul nsw i32 %small1_load_1, %small2_load_3

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:75  %select_ln88 = select i1 %tmp_10, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %a_11 = mul nsw i32 %small1_load_2, %small2_load_2

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:79  %select_ln94 = select i1 %tmp_11, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %a_12 = mul nsw i32 %small1_load_3, %small2_load_1

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:81  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:82  %select_ln100 = select i1 %tmp_12, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %add_ln101_1 = add i32 %a_11, %a_12

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:85  %add_ln101_3 = add i2 %select_ln64, %select_ln70

]]></Node>
<StgValue><ssdm name="add_ln101_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="2">
<![CDATA[
:86  %sext_ln101 = sext i2 %add_ln101_3 to i3

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:87  %add_ln101_4 = add i2 %select_ln76, %select_ln82

]]></Node>
<StgValue><ssdm name="add_ln101_4"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="2">
<![CDATA[
:88  %sext_ln101_1 = sext i2 %add_ln101_4 to i3

]]></Node>
<StgValue><ssdm name="sext_ln101_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:89  %add_ln101_5 = add i3 %sext_ln101_1, %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln101_5"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %a_13 = mul nsw i32 %small1_load_2, %small2_load_3

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:95  %select_ln106 = select i1 %tmp_13, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %a_14 = mul nsw i32 %small1_load_3, %small2_load_2

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:98  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:99  %select_ln112 = select i1 %tmp_14, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:101  %add_ln113_2 = add i2 %select_ln94, %select_ln100

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="2">
<![CDATA[
:102  %sext_ln113 = sext i2 %add_ln113_2 to i3

]]></Node>
<StgValue><ssdm name="sext_ln113"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:103  %add_ln113_3 = add i3 %sext_ln113, %select_ln88

]]></Node>
<StgValue><ssdm name="add_ln113_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %a_15 = mul nsw i32 %small1_load_3, %small2_load_3

]]></Node>
<StgValue><ssdm name="a_15"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:108  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:110  %add_ln119_1 = add i2 %select_ln106, %select_ln112

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %out_addr_2 = getelementptr [1000 x i32]* %out_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %out_addr_3 = getelementptr [1000 x i32]* %out_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="out_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %add_ln59_1 = add i32 %a_3, %a_4

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %add_ln59 = add nsw i32 %add_ln59_3, %add_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:47  store i32 %add_ln59, i32* %out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %add_ln83_2 = add i32 %add_ln83_1, %a_6

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %add_ln83_3 = add i32 %a_9, %high_1

]]></Node>
<StgValue><ssdm name="add_ln83_3"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2">
<![CDATA[
:69  %sext_ln83 = sext i2 %add_ln83_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln83"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %add_ln83_5 = add i32 %sext_ln83, %add_ln83_3

]]></Node>
<StgValue><ssdm name="add_ln83_5"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %add_ln83 = add nsw i32 %add_ln83_5, %add_ln83_2

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:72  store i32 %add_ln83, i32* %out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %add_ln101_2 = add i32 %add_ln101_1, %a_10

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="3">
<![CDATA[
:90  %sext_ln101_2 = sext i3 %add_ln101_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln101_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %add_ln101 = add nsw i32 %sext_ln101_2, %add_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %add_ln113_1 = add i32 %a_13, %a_14

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="3">
<![CDATA[
:104  %sext_ln113_1 = sext i3 %add_ln113_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln113_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %add_ln113 = add nsw i32 %sext_ln113_1, %add_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
:111  %sext_ln119 = sext i2 %add_ln119_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %add_ln119 = add nsw i32 %sext_ln119, %a_15

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %out_addr_4 = getelementptr [1000 x i32]* %out_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="out_addr_4"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %out_addr_5 = getelementptr [1000 x i32]* %out_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="out_addr_5"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:92  store i32 %add_ln101, i32* %out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:106  store i32 %add_ln113, i32* %out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %out_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %small1) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %small2) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @smallfelem_mul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %out_addr_6 = getelementptr [1000 x i32]* %out_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="out_addr_6"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:109  %high_2 = select i1 %tmp_15, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="high_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:113  store i32 %add_ln119, i32* %out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %out_addr_7 = getelementptr [1000 x i32]* %out_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="out_addr_7"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:115  store i32 %high_2, i32* %out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
:116  ret void

]]></Node>
<StgValue><ssdm name="ret_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
