<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>libcox/xhw_sysctl.h File Reference</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_89c3d25e772b6d2dad54d628300edb58.html">libcox</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xhw_sysctl.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros used when accessing the system control hardware.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="xhw__types_8h_source.html">xhw_types.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__ints_8h_source.html">xhw_ints.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xcore_8h_source.html">xcore.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__nvic_8h_source.html">xhw_nvic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xdebug_8h_source.html">xdebug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>&quot;</code><br/>
</div>
<p><a href="xhw__sysctl_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:afce5a78b19a47bf4b287e4fdfd4e2fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhw__sysctl_8h.html#afce5a78b19a47bf4b287e4fdfd4e2fc5">LPC_176x</a></td></tr>
<tr class="separator:afce5a78b19a47bf4b287e4fdfd4e2fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04124548670aa00dd6c9ba87e267330f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga04124548670aa00dd6c9ba87e267330f">FLASHCFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x000)</td></tr>
<tr class="memdesc:ga04124548670aa00dd6c9ba87e267330f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Accelerator Configuration Register Controls flash access timing.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga04124548670aa00dd6c9ba87e267330f">More...</a><br/></td></tr>
<tr class="separator:ga04124548670aa00dd6c9ba87e267330f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb7274e66236ffb2b516e3849c1d968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x080)</td></tr>
<tr class="memdesc:ga1eb7274e66236ffb2b516e3849c1d968"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Control.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">More...</a><br/></td></tr>
<tr class="separator:ga1eb7274e66236ffb2b516e3849c1d968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d412b520702ab516ad82820d43d6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga47d412b520702ab516ad82820d43d6ec">PLL0CFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x084)</td></tr>
<tr class="memdesc:ga47d412b520702ab516ad82820d43d6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Configuration.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga47d412b520702ab516ad82820d43d6ec">More...</a><br/></td></tr>
<tr class="separator:ga47d412b520702ab516ad82820d43d6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4483dee1e91228aa42e5c792d1dd719a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x088)</td></tr>
<tr class="memdesc:ga4483dee1e91228aa42e5c792d1dd719a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Status.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">More...</a><br/></td></tr>
<tr class="separator:ga4483dee1e91228aa42e5c792d1dd719a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85380973b4893079c1e9cb005dec2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x08C)</td></tr>
<tr class="memdesc:gaf85380973b4893079c1e9cb005dec2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Feed.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">More...</a><br/></td></tr>
<tr class="separator:gaf85380973b4893079c1e9cb005dec2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde1520c46a3270d97bc9e447a09a547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacde1520c46a3270d97bc9e447a09a547">PLL1CON</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A0)</td></tr>
<tr class="memdesc:gacde1520c46a3270d97bc9e447a09a547"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Control.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacde1520c46a3270d97bc9e447a09a547">More...</a><br/></td></tr>
<tr class="separator:gacde1520c46a3270d97bc9e447a09a547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14eeb1429056416320e62d6f923cee2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga14eeb1429056416320e62d6f923cee2a">PLL1CFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A4)</td></tr>
<tr class="memdesc:ga14eeb1429056416320e62d6f923cee2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Configuration.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga14eeb1429056416320e62d6f923cee2a">More...</a><br/></td></tr>
<tr class="separator:ga14eeb1429056416320e62d6f923cee2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e58bd1107643b2d703bd7f629da442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga78e58bd1107643b2d703bd7f629da442">PLL1STAT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A8)</td></tr>
<tr class="memdesc:ga78e58bd1107643b2d703bd7f629da442"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Status.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga78e58bd1107643b2d703bd7f629da442">More...</a><br/></td></tr>
<tr class="separator:ga78e58bd1107643b2d703bd7f629da442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d1355380063fb86591ced9c1986c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga83d1355380063fb86591ced9c1986c1e">PLL1FEED</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0AC)</td></tr>
<tr class="memdesc:ga83d1355380063fb86591ced9c1986c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Feed.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga83d1355380063fb86591ced9c1986c1e">More...</a><br/></td></tr>
<tr class="separator:ga83d1355380063fb86591ced9c1986c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1322d5f790b9bea8376c697a5c9ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0C0)</td></tr>
<tr class="memdesc:gabb1322d5f790b9bea8376c697a5c9ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">More...</a><br/></td></tr>
<tr class="separator:gabb1322d5f790b9bea8376c697a5c9ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7c245b2477a5abdec386b73bda1d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaca7c245b2477a5abdec386b73bda1d15">PCONP</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0C4)</td></tr>
<tr class="memdesc:gaca7c245b2477a5abdec386b73bda1d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control for Peripherals.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaca7c245b2477a5abdec386b73bda1d15">More...</a><br/></td></tr>
<tr class="separator:gaca7c245b2477a5abdec386b73bda1d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d49b33c9cb1593e2cba949742c58106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga3d49b33c9cb1593e2cba949742c58106">EMCCLKSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x100)</td></tr>
<tr class="memdesc:ga3d49b33c9cb1593e2cba949742c58106"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Memory Controller Clock Selection.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga3d49b33c9cb1593e2cba949742c58106">More...</a><br/></td></tr>
<tr class="separator:ga3d49b33c9cb1593e2cba949742c58106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8a2a7239bf63337907dc502353af1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaee8a2a7239bf63337907dc502353af1e">CCLKCFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x104)</td></tr>
<tr class="memdesc:gaee8a2a7239bf63337907dc502353af1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Clock Selection.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaee8a2a7239bf63337907dc502353af1e">More...</a><br/></td></tr>
<tr class="separator:gaee8a2a7239bf63337907dc502353af1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cbbab080940de18cfb9fb8309ba224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga10cbbab080940de18cfb9fb8309ba224">CCLKSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x104)</td></tr>
<tr class="memdesc:ga10cbbab080940de18cfb9fb8309ba224"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Clock Selection.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga10cbbab080940de18cfb9fb8309ba224">More...</a><br/></td></tr>
<tr class="separator:ga10cbbab080940de18cfb9fb8309ba224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4499c94daa261f5eed0a6e056961c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8c4499c94daa261f5eed0a6e056961c2">USBCLKCFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x108)</td></tr>
<tr class="memdesc:ga8c4499c94daa261f5eed0a6e056961c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Clock Configure register.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8c4499c94daa261f5eed0a6e056961c2">More...</a><br/></td></tr>
<tr class="separator:ga8c4499c94daa261f5eed0a6e056961c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18eab6dd489f80a89116833d4414dc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga18eab6dd489f80a89116833d4414dc48">CLKSRCSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x10C)</td></tr>
<tr class="memdesc:ga18eab6dd489f80a89116833d4414dc48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Source Select Register.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga18eab6dd489f80a89116833d4414dc48">More...</a><br/></td></tr>
<tr class="separator:ga18eab6dd489f80a89116833d4414dc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf752d9ad67e59bc76620dc5ee43e69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacf752d9ad67e59bc76620dc5ee43e69f">CANSLEEPCLR</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x110)</td></tr>
<tr class="separator:gacf752d9ad67e59bc76620dc5ee43e69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68eb6d448ce9b57c7115c3ef9bbae58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga68eb6d448ce9b57c7115c3ef9bbae58e">CANWAKEFLAGS</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x114)</td></tr>
<tr class="memdesc:ga68eb6d448ce9b57c7115c3ef9bbae58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows reading the wake-up state of the CAN channels.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga68eb6d448ce9b57c7115c3ef9bbae58e">More...</a><br/></td></tr>
<tr class="separator:ga68eb6d448ce9b57c7115c3ef9bbae58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc44522d2f5b706b3af5b839c0ba3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x140)</td></tr>
<tr class="memdesc:ga8cc44522d2f5b706b3af5b839c0ba3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt Flag Register.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">More...</a><br/></td></tr>
<tr class="separator:ga8cc44522d2f5b706b3af5b839c0ba3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7d1399a94b686e878b95b16b46ff4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x148)</td></tr>
<tr class="memdesc:ga6b7d1399a94b686e878b95b16b46ff4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt Mode.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga6b7d1399a94b686e878b95b16b46ff4a">More...</a><br/></td></tr>
<tr class="separator:ga6b7d1399a94b686e878b95b16b46ff4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d407f43c17d5499f0d9ccd9acbf256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x14C)</td></tr>
<tr class="memdesc:gac9d407f43c17d5499f0d9ccd9acbf256"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt Polarity Register.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gac9d407f43c17d5499f0d9ccd9acbf256">More...</a><br/></td></tr>
<tr class="separator:gac9d407f43c17d5499f0d9ccd9acbf256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9297baf6eb58a7422ef42c5a837056b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">RSID</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x180)</td></tr>
<tr class="memdesc:gae9297baf6eb58a7422ef42c5a837056b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Source Ident ification Register.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">More...</a><br/></td></tr>
<tr class="separator:gae9297baf6eb58a7422ef42c5a837056b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaec954ea0ded8a784555c0d7e3ac00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaec954ea0ded8a784555c0d7e3ac00c">MATRIXARB</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x188)</td></tr>
<tr class="memdesc:gacaec954ea0ded8a784555c0d7e3ac00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Matrix arbitration.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaec954ea0ded8a784555c0d7e3ac00c">More...</a><br/></td></tr>
<tr class="separator:gacaec954ea0ded8a784555c0d7e3ac00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d06a9e6a8f5abc296f987d4552894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A0)</td></tr>
<tr class="memdesc:ga57d06a9e6a8f5abc296f987d4552894c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control and Status.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">More...</a><br/></td></tr>
<tr class="separator:ga57d06a9e6a8f5abc296f987d4552894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee64da7c6934b98b5c565791a275128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gadee64da7c6934b98b5c565791a275128">PCLKSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A8)</td></tr>
<tr class="memdesc:gadee64da7c6934b98b5c565791a275128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Selection. For LPC 17_7x_8x.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gadee64da7c6934b98b5c565791a275128">More...</a><br/></td></tr>
<tr class="separator:gadee64da7c6934b98b5c565791a275128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49def446e302ba44f9fa2af86e7e00f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A8)</td></tr>
<tr class="memdesc:ga49def446e302ba44f9fa2af86e7e00f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Selection 0. For LPC 17_nx (n = 5/6/7/8)  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">More...</a><br/></td></tr>
<tr class="separator:ga49def446e302ba44f9fa2af86e7e00f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99d1dda9b3051054ac019a697495268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1AC)</td></tr>
<tr class="memdesc:gae99d1dda9b3051054ac019a697495268"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Selection 1. For LPC 17_5x_6x.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">More...</a><br/></td></tr>
<tr class="separator:gae99d1dda9b3051054ac019a697495268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d319a17b591a15bfd59e66c3293a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaa1d319a17b591a15bfd59e66c3293a9d">PBOOST</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B0)</td></tr>
<tr class="memdesc:gaa1d319a17b591a15bfd59e66c3293a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power boost.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaa1d319a17b591a15bfd59e66c3293a9d">More...</a><br/></td></tr>
<tr class="separator:gaa1d319a17b591a15bfd59e66c3293a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd84b47a614300e909e03a035c63514e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabd84b47a614300e909e03a035c63514e">SPIFICLKSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B4)</td></tr>
<tr class="memdesc:gabd84b47a614300e909e03a035c63514e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIFI Clock Selection.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabd84b47a614300e909e03a035c63514e">More...</a><br/></td></tr>
<tr class="separator:gabd84b47a614300e909e03a035c63514e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e41a247c4ed572909b57b9f810027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga801e41a247c4ed572909b57b9f810027">LCD_CFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B8)</td></tr>
<tr class="memdesc:ga801e41a247c4ed572909b57b9f810027"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Clock configuration.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga801e41a247c4ed572909b57b9f810027">More...</a><br/></td></tr>
<tr class="separator:ga801e41a247c4ed572909b57b9f810027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c89e8788e25935d4da6f1356591328f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1c89e8788e25935d4da6f1356591328f">USBINTST</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C0)</td></tr>
<tr class="memdesc:ga1c89e8788e25935d4da6f1356591328f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Interrupt Status.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1c89e8788e25935d4da6f1356591328f">More...</a><br/></td></tr>
<tr class="separator:ga1c89e8788e25935d4da6f1356591328f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026df42ac9515b2f8271e562a4d4f3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga026df42ac9515b2f8271e562a4d4f3ba">DMAREQSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C4)</td></tr>
<tr class="separator:ga026df42ac9515b2f8271e562a4d4f3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaed43cb267deb1b24f6aa91ad537a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C8)</td></tr>
<tr class="memdesc:gacaed43cb267deb1b24f6aa91ad537a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Output Configuration.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">More...</a><br/></td></tr>
<tr class="separator:gacaed43cb267deb1b24f6aa91ad537a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72712d0416dd63a5d367e17e8873de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gab72712d0416dd63a5d367e17e8873de5">RSTCON0</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1CC)</td></tr>
<tr class="memdesc:gab72712d0416dd63a5d367e17e8873de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Individual peripheral reset control bits.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gab72712d0416dd63a5d367e17e8873de5">More...</a><br/></td></tr>
<tr class="separator:gab72712d0416dd63a5d367e17e8873de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076f2ce1f9027cb54521e538d81ef1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga076f2ce1f9027cb54521e538d81ef1f8">RSTCON1</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1D0)</td></tr>
<tr class="memdesc:ga076f2ce1f9027cb54521e538d81ef1f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Individual peripheral reset control bits.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga076f2ce1f9027cb54521e538d81ef1f8">More...</a><br/></td></tr>
<tr class="separator:ga076f2ce1f9027cb54521e538d81ef1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3fdf86d6d7cb49179075e365d52377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga9e3fdf86d6d7cb49179075e365d52377">EMCDLYCTL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1DC)</td></tr>
<tr class="memdesc:ga9e3fdf86d6d7cb49179075e365d52377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values for the four programmable delays associated with SDRAM operation.  <a href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga9e3fdf86d6d7cb49179075e365d52377">More...</a><br/></td></tr>
<tr class="separator:ga9e3fdf86d6d7cb49179075e365d52377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57170ba0d28cd9b7bb8644fc004ff884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57170ba0d28cd9b7bb8644fc004ff884">EMCCAL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1E0)</td></tr>
<tr class="separator:ga57170ba0d28cd9b7bb8644fc004ff884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a43adf6fd0ed803ac36867cd692832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga28a43adf6fd0ed803ac36867cd692832">FLASHCFG_FLASHTIM_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15, 12)</td></tr>
<tr class="memdesc:ga28a43adf6fd0ed803ac36867cd692832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash access time MASK.  <a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga28a43adf6fd0ed803ac36867cd692832">More...</a><br/></td></tr>
<tr class="separator:ga28a43adf6fd0ed803ac36867cd692832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6895992b024865e3773d0ef2717d934a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga6895992b024865e3773d0ef2717d934a">FLASHCFG_FLASHTIM_20M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga6895992b024865e3773d0ef2717d934a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash accesses use 1 CPU clock. Use for up to 20MHz Cpu clock with power boost off.  <a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga6895992b024865e3773d0ef2717d934a">More...</a><br/></td></tr>
<tr class="separator:ga6895992b024865e3773d0ef2717d934a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbf7ea904baedac9612e0de54bec28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga4bbf7ea904baedac9612e0de54bec28e">FLASHCFG_FLASHTIM_40M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga4bbf7ea904baedac9612e0de54bec28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash accesses use 2 CPU clock. Use for up to 40MHz Cpu clock with power boost off.  <a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga4bbf7ea904baedac9612e0de54bec28e">More...</a><br/></td></tr>
<tr class="separator:ga4bbf7ea904baedac9612e0de54bec28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b9a90d5c8b86d1d15aaaafbd16dcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#gab2b9a90d5c8b86d1d15aaaafbd16dcc9">FLASHCFG_FLASHTIM_60M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:gab2b9a90d5c8b86d1d15aaaafbd16dcc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash accesses use 3 CPU clock. Use for up to 60MHz Cpu clock with power boost off.  <a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#gab2b9a90d5c8b86d1d15aaaafbd16dcc9">More...</a><br/></td></tr>
<tr class="separator:gab2b9a90d5c8b86d1d15aaaafbd16dcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84f8758c554f30b70b2444d96d82b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#gafc84f8758c554f30b70b2444d96d82b8">FLASHCFG_FLASHTIM_80M</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a>)</td></tr>
<tr class="memdesc:gafc84f8758c554f30b70b2444d96d82b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash accesses use 4 CPU clock. Use for up to 80MHz Cpu clock with power boost off.  <a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#gafc84f8758c554f30b70b2444d96d82b8">More...</a><br/></td></tr>
<tr class="separator:gafc84f8758c554f30b70b2444d96d82b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f424f357d66ca5e3847bf33a111482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga90f424f357d66ca5e3847bf33a111482">FLASHCFG_FLASHTIM_100M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:ga90f424f357d66ca5e3847bf33a111482"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash accesses use 5 CPU clock. Use for up to 100MHz Cpu clock with power boost off.  <a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga90f424f357d66ca5e3847bf33a111482">More...</a><br/></td></tr>
<tr class="separator:ga90f424f357d66ca5e3847bf33a111482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9f3ded735b4b7186305771905cf18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga7b9f3ded735b4b7186305771905cf18b">FLASHCFG_FLASHTIM_ANY</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a>)</td></tr>
<tr class="memdesc:ga7b9f3ded735b4b7186305771905cf18b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash accesses use 6 CPU clock. Safe setting for any allowed conditions.  <a href="group___l_p_c17xx___sys_ctl___register___f_l_a_s_h_c_f_g.html#ga7b9f3ded735b4b7186305771905cf18b">More...</a><br/></td></tr>
<tr class="separator:ga7b9f3ded735b4b7186305771905cf18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8b830c6e053df620212ce7cf0ebc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga3c8b830c6e053df620212ce7cf0ebc4d">PLL0CON_PLLE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga3c8b830c6e053df620212ce7cf0ebc4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Enable.  <a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga3c8b830c6e053df620212ce7cf0ebc4d">More...</a><br/></td></tr>
<tr class="separator:ga3c8b830c6e053df620212ce7cf0ebc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c86cb77ca18ad5b0c4010f062710b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga65c86cb77ca18ad5b0c4010f062710b5">PLL0CON_PLLC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga65c86cb77ca18ad5b0c4010f062710b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Connect.  <a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga65c86cb77ca18ad5b0c4010f062710b5">More...</a><br/></td></tr>
<tr class="separator:ga65c86cb77ca18ad5b0c4010f062710b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28045f5f559525e7e2eb870151994c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga28045f5f559525e7e2eb870151994c3d">PLL1CON_PLLE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga28045f5f559525e7e2eb870151994c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Enable.  <a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga28045f5f559525e7e2eb870151994c3d">More...</a><br/></td></tr>
<tr class="separator:ga28045f5f559525e7e2eb870151994c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24876049b173acbf4812cdafabe25ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga24876049b173acbf4812cdafabe25ade">PLL1CON_PLLC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga24876049b173acbf4812cdafabe25ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Connect.  <a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#ga24876049b173acbf4812cdafabe25ade">More...</a><br/></td></tr>
<tr class="separator:ga24876049b173acbf4812cdafabe25ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb6ac3783433be56d14f1a4c49fc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#gafdbb6ac3783433be56d14f1a4c49fc7c">PLLCON_PLLE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gafdbb6ac3783433be56d14f1a4c49fc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Enable.  <a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#gafdbb6ac3783433be56d14f1a4c49fc7c">More...</a><br/></td></tr>
<tr class="separator:gafdbb6ac3783433be56d14f1a4c49fc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e86539f007286c2ab01348c588e147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#gab8e86539f007286c2ab01348c588e147">PLLCON_PLLC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gab8e86539f007286c2ab01348c588e147"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Connect.  <a href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_o_n.html#gab8e86539f007286c2ab01348c588e147">More...</a><br/></td></tr>
<tr class="separator:gab8e86539f007286c2ab01348c588e147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69217df58dd54cf40758baf5bc023525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#ga69217df58dd54cf40758baf5bc023525">PLL0CFG_MSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 14, 0)</td></tr>
<tr class="separator:ga69217df58dd54cf40758baf5bc023525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ce92d96a8f6cf64b86a192ca45e510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#ga91ce92d96a8f6cf64b86a192ca45e510">PLL0CFG_MSEL_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga91ce92d96a8f6cf64b86a192ca45e510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e27da0c84256b084cad37dfaafd5284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#ga5e27da0c84256b084cad37dfaafd5284">PLL1CFG_MSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 6, 5)</td></tr>
<tr class="separator:ga5e27da0c84256b084cad37dfaafd5284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac01a2111592509ad76c2f1eabedf04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#gaac01a2111592509ad76c2f1eabedf04b">PLL1CFG_MSEL_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaac01a2111592509ad76c2f1eabedf04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a927830997460aa7bb75e3b737304d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#ga43a927830997460aa7bb75e3b737304d">PLL0CFG_PSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 23, 16)</td></tr>
<tr class="separator:ga43a927830997460aa7bb75e3b737304d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fe5177106e39470add20b6e78ac62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#ga49fe5177106e39470add20b6e78ac62a">PLL0CFG_PSEL_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga49fe5177106e39470add20b6e78ac62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2116a1ec9a91a573c89d80f103ee4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#gae2116a1ec9a91a573c89d80f103ee4ec">PLL1CFG_PSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 6, 5)</td></tr>
<tr class="separator:gae2116a1ec9a91a573c89d80f103ee4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ff3a704abee18147ebf624c6476c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_c_f_g.html#gae2ff3a704abee18147ebf624c6476c8f">PLL1CFG_PSEL_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae2ff3a704abee18147ebf624c6476c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765467567cd19475aa8ebc0d237db20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga765467567cd19475aa8ebc0d237db20d">PLL0STAT_MSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 14, 0)</td></tr>
<tr class="separator:ga765467567cd19475aa8ebc0d237db20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae3d3d5453871ba5925dfb53286b5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga0ae3d3d5453871ba5925dfb53286b5ac">PLL0STAT_PSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 23, 16)</td></tr>
<tr class="separator:ga0ae3d3d5453871ba5925dfb53286b5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bc4106c09c6241a1507dc9d18dd0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga88bc4106c09c6241a1507dc9d18dd0d5">PLL0STAT_PLLE_STAT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="separator:ga88bc4106c09c6241a1507dc9d18dd0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5067927f1945e07e3b746f201d61a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga2f5067927f1945e07e3b746f201d61a0">PLL0STAT_PLLC_STAT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a></td></tr>
<tr class="separator:ga2f5067927f1945e07e3b746f201d61a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7aadcde91fdf0b2021ca50bd3e6e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga5b7aadcde91fdf0b2021ca50bd3e6e8a">PLL0STAT_PLOCK</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a></td></tr>
<tr class="separator:ga5b7aadcde91fdf0b2021ca50bd3e6e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e1bd0dd5c9b4bd551f1358342afc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#gaf8e1bd0dd5c9b4bd551f1358342afc1e">PLL1STAT_MSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 4, 0)</td></tr>
<tr class="separator:gaf8e1bd0dd5c9b4bd551f1358342afc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b816f53bc3efe0380f81a68407634e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#gab1b816f53bc3efe0380f81a68407634e">PLL1STAT_PSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 6, 5)</td></tr>
<tr class="separator:gab1b816f53bc3efe0380f81a68407634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ad8ae182727a5ba7c526cd0d4b6a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga27ad8ae182727a5ba7c526cd0d4b6a5e">PLL1STAT_PLLE_STAT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="separator:ga27ad8ae182727a5ba7c526cd0d4b6a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec689e6145bd4550d179fcb2a3948397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#gaec689e6145bd4550d179fcb2a3948397">PLL1STAT_PLLC_STAT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="separator:gaec689e6145bd4550d179fcb2a3948397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100f74a408c86299fa5f335156767126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_s_t_a_t.html#ga100f74a408c86299fa5f335156767126">PLL1STAT_PLOCK</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="separator:ga100f74a408c86299fa5f335156767126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591b5421804cd7c15c95f09147f8be65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_l_l_f_e_e_d.html#ga591b5421804cd7c15c95f09147f8be65">PLLFEED_PLLFEED</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="separator:ga591b5421804cd7c15c95f09147f8be65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1637b4becc8bd2c772c218bc7c894a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga1637b4becc8bd2c772c218bc7c894a54">PCON_PM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga1637b4becc8bd2c772c218bc7c894a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit controls entry to the power-down mode.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga1637b4becc8bd2c772c218bc7c894a54">More...</a><br/></td></tr>
<tr class="separator:ga1637b4becc8bd2c772c218bc7c894a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed54ff7c756cc2154a2c1c154e782be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#gaed54ff7c756cc2154a2c1c154e782be1">PCON_PM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaed54ff7c756cc2154a2c1c154e782be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit controls entry to the deep power-down mode.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#gaed54ff7c756cc2154a2c1c154e782be1">More...</a><br/></td></tr>
<tr class="separator:gaed54ff7c756cc2154a2c1c154e782be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd7083a664f7a04c4e653ae064c53a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga3dd7083a664f7a04c4e653ae064c53a6">PCON_BODRPM</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga3dd7083a664f7a04c4e653ae064c53a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brown-Out Reduced Power Mode.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga3dd7083a664f7a04c4e653ae064c53a6">More...</a><br/></td></tr>
<tr class="separator:ga3dd7083a664f7a04c4e653ae064c53a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8380d14f076ccea41db85ee1657ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga6b8380d14f076ccea41db85ee1657ae1">PCON_BOGD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga6b8380d14f076ccea41db85ee1657ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brown-Out global Disable.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga6b8380d14f076ccea41db85ee1657ae1">More...</a><br/></td></tr>
<tr class="separator:ga6b8380d14f076ccea41db85ee1657ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a76b26043c502ed910ddd13479a215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga93a76b26043c502ed910ddd13479a215">PCON_BORD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga93a76b26043c502ed910ddd13479a215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brown-Out Reset Disable.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga93a76b26043c502ed910ddd13479a215">More...</a><br/></td></tr>
<tr class="separator:ga93a76b26043c502ed910ddd13479a215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b4f06d712e6400e78ed6c35a1bd7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#gaa2b4f06d712e6400e78ed6c35a1bd7dd">PCON_SMFLAG</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gaa2b4f06d712e6400e78ed6c35a1bd7dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Mode entry flag.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#gaa2b4f06d712e6400e78ed6c35a1bd7dd">More...</a><br/></td></tr>
<tr class="separator:gaa2b4f06d712e6400e78ed6c35a1bd7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede21ecdedd28215e3be551549d6e1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#gaede21ecdedd28215e3be551549d6e1bc">PCON_DSFLAG</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gaede21ecdedd28215e3be551549d6e1bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep Sleep Mode entry flag.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#gaede21ecdedd28215e3be551549d6e1bc">More...</a><br/></td></tr>
<tr class="separator:gaede21ecdedd28215e3be551549d6e1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b7f7668d55f88c9ced266c67a400c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#gae1b7f7668d55f88c9ced266c67a400c0">PCON_PDFLAG</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:gae1b7f7668d55f88c9ced266c67a400c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down entry flag.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#gae1b7f7668d55f88c9ced266c67a400c0">More...</a><br/></td></tr>
<tr class="separator:gae1b7f7668d55f88c9ced266c67a400c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267098054357bdfaf6ce049aba52199d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga267098054357bdfaf6ce049aba52199d">PCON_DPDFLAG</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:ga267098054357bdfaf6ce049aba52199d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep Power-down entry flag.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n.html#ga267098054357bdfaf6ce049aba52199d">More...</a><br/></td></tr>
<tr class="separator:ga267098054357bdfaf6ce049aba52199d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7675905624731482f59352e016c3cb8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga7675905624731482f59352e016c3cb8e">PCONP_PCLCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga7675905624731482f59352e016c3cb8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Controller power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga7675905624731482f59352e016c3cb8e">More...</a><br/></td></tr>
<tr class="separator:ga7675905624731482f59352e016c3cb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf2894273a61dfd62501a18ecb2981d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaccf2894273a61dfd62501a18ecb2981d">PCONP_PCTIM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaccf2894273a61dfd62501a18ecb2981d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 0 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaccf2894273a61dfd62501a18ecb2981d">More...</a><br/></td></tr>
<tr class="separator:gaccf2894273a61dfd62501a18ecb2981d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37445e908092dec2c2bc0162a25f09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gab37445e908092dec2c2bc0162a25f09b">PCONP_PCTIM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gab37445e908092dec2c2bc0162a25f09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 1 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gab37445e908092dec2c2bc0162a25f09b">More...</a><br/></td></tr>
<tr class="separator:gab37445e908092dec2c2bc0162a25f09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899d4fc8088fa1bbc3bbc61ed545247e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga899d4fc8088fa1bbc3bbc61ed545247e">PCONP_PCUART0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga899d4fc8088fa1bbc3bbc61ed545247e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga899d4fc8088fa1bbc3bbc61ed545247e">More...</a><br/></td></tr>
<tr class="separator:ga899d4fc8088fa1bbc3bbc61ed545247e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6258e8b05b7034c9bfc16648fec851a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga6258e8b05b7034c9bfc16648fec851a0">PCONP_PCUART1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga6258e8b05b7034c9bfc16648fec851a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga6258e8b05b7034c9bfc16648fec851a0">More...</a><br/></td></tr>
<tr class="separator:ga6258e8b05b7034c9bfc16648fec851a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0442ba2093116c41c9489d0b70e1f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gab0442ba2093116c41c9489d0b70e1f7c">PCONP_PCPWM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gab0442ba2093116c41c9489d0b70e1f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 Power/Clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gab0442ba2093116c41c9489d0b70e1f7c">More...</a><br/></td></tr>
<tr class="separator:gab0442ba2093116c41c9489d0b70e1f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367c1bdd8006c3ec0836ef7f74edaa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga367c1bdd8006c3ec0836ef7f74edaa1e">PCONP_PCPWM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga367c1bdd8006c3ec0836ef7f74edaa1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 Power/Clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga367c1bdd8006c3ec0836ef7f74edaa1e">More...</a><br/></td></tr>
<tr class="separator:ga367c1bdd8006c3ec0836ef7f74edaa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4874a70f1be76c31258936b8d7c998e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gae4874a70f1be76c31258936b8d7c998e">PCONP_PCI2C0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gae4874a70f1be76c31258936b8d7c998e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C0 Interface Power/Clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gae4874a70f1be76c31258936b8d7c998e">More...</a><br/></td></tr>
<tr class="separator:gae4874a70f1be76c31258936b8d7c998e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269d6dd37545932911cf48d16240bd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga269d6dd37545932911cf48d16240bd5b">PCONP_PCSPI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga269d6dd37545932911cf48d16240bd5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SPI interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga269d6dd37545932911cf48d16240bd5b">More...</a><br/></td></tr>
<tr class="separator:ga269d6dd37545932911cf48d16240bd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c06013f06625e964323b69ad139bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga45c06013f06625e964323b69ad139bf3">PCONP_PCUART4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga45c06013f06625e964323b69ad139bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga45c06013f06625e964323b69ad139bf3">More...</a><br/></td></tr>
<tr class="separator:ga45c06013f06625e964323b69ad139bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f6bc40dfd71424583f154dae65c3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga83f6bc40dfd71424583f154dae65c3fd">PCONP_PCRTC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga83f6bc40dfd71424583f154dae65c3fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC and Event Monitor/Recorder power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga83f6bc40dfd71424583f154dae65c3fd">More...</a><br/></td></tr>
<tr class="separator:ga83f6bc40dfd71424583f154dae65c3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adc9839cced609f9a6147b69d5021cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga5adc9839cced609f9a6147b69d5021cd">PCONP_PCSSP1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:ga5adc9839cced609f9a6147b69d5021cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP 1 interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga5adc9839cced609f9a6147b69d5021cd">More...</a><br/></td></tr>
<tr class="separator:ga5adc9839cced609f9a6147b69d5021cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9416dfb83b02249063be49b0e2fc52c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga9416dfb83b02249063be49b0e2fc52c6">PCONP_PCEMC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:ga9416dfb83b02249063be49b0e2fc52c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Memory Controller power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga9416dfb83b02249063be49b0e2fc52c6">More...</a><br/></td></tr>
<tr class="separator:ga9416dfb83b02249063be49b0e2fc52c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f27a445f0a7541dc34b47fed1a206d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga92f27a445f0a7541dc34b47fed1a206d">PCONP_PCADC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga92f27a445f0a7541dc34b47fed1a206d"><td class="mdescLeft">&#160;</td><td class="mdescRight">A/D converter (ADC) power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga92f27a445f0a7541dc34b47fed1a206d">More...</a><br/></td></tr>
<tr class="separator:ga92f27a445f0a7541dc34b47fed1a206d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0363e667e72cd402c6a7b42c0ce67c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga0363e667e72cd402c6a7b42c0ce67c6b">PCONP_PCCAN1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:ga0363e667e72cd402c6a7b42c0ce67c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Controller 1 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga0363e667e72cd402c6a7b42c0ce67c6b">More...</a><br/></td></tr>
<tr class="separator:ga0363e667e72cd402c6a7b42c0ce67c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe23b4182188e7f7a7b0a8d896edffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gafe23b4182188e7f7a7b0a8d896edffd8">PCONP_PCCAN2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:gafe23b4182188e7f7a7b0a8d896edffd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Controller 2 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gafe23b4182188e7f7a7b0a8d896edffd8">More...</a><br/></td></tr>
<tr class="separator:gafe23b4182188e7f7a7b0a8d896edffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f91f9da8cb2853f84b29caa89d13b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga72f91f9da8cb2853f84b29caa89d13b1">PCONP_PCGPIO</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="memdesc:ga72f91f9da8cb2853f84b29caa89d13b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power/clock control bit for IOCON, GPIO, and GPIO interrupts.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga72f91f9da8cb2853f84b29caa89d13b1">More...</a><br/></td></tr>
<tr class="separator:ga72f91f9da8cb2853f84b29caa89d13b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b0b33f515f1e0cd5f4eee9f8148233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga96b0b33f515f1e0cd5f4eee9f8148233">PCONP_PCRIT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:ga96b0b33f515f1e0cd5f4eee9f8148233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repetitive Interrupt Timer power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga96b0b33f515f1e0cd5f4eee9f8148233">More...</a><br/></td></tr>
<tr class="separator:ga96b0b33f515f1e0cd5f4eee9f8148233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa323421844f45659af0c9fa828ee8286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaa323421844f45659af0c9fa828ee8286">PCONP_PCSPIFI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:gaa323421844f45659af0c9fa828ee8286"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Flash Interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaa323421844f45659af0c9fa828ee8286">More...</a><br/></td></tr>
<tr class="separator:gaa323421844f45659af0c9fa828ee8286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfc8990f4a63a30e77e09ba5f14be04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga0cfc8990f4a63a30e77e09ba5f14be04">PCONP_PCMCPWM</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td></tr>
<tr class="memdesc:ga0cfc8990f4a63a30e77e09ba5f14be04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control PWM power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga0cfc8990f4a63a30e77e09ba5f14be04">More...</a><br/></td></tr>
<tr class="separator:ga0cfc8990f4a63a30e77e09ba5f14be04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769b6754c8e8beed063a1e4cb922240f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga769b6754c8e8beed063a1e4cb922240f">PCONP_PCQEI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:ga769b6754c8e8beed063a1e4cb922240f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga769b6754c8e8beed063a1e4cb922240f">More...</a><br/></td></tr>
<tr class="separator:ga769b6754c8e8beed063a1e4cb922240f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a084880a086aa735ad2bbc01ec724d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga4a084880a086aa735ad2bbc01ec724d0">PCONP_PCI2C1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td></tr>
<tr class="memdesc:ga4a084880a086aa735ad2bbc01ec724d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga4a084880a086aa735ad2bbc01ec724d0">More...</a><br/></td></tr>
<tr class="separator:ga4a084880a086aa735ad2bbc01ec724d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c44e159282560f6ba8829aafb408b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac2c44e159282560f6ba8829aafb408b3">PCONP_PCSSP2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:gac2c44e159282560f6ba8829aafb408b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP2 interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac2c44e159282560f6ba8829aafb408b3">More...</a><br/></td></tr>
<tr class="separator:gac2c44e159282560f6ba8829aafb408b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30464cd46b5cbf719c966ee1e9b765b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga30464cd46b5cbf719c966ee1e9b765b9">PCONP_PCSSP0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td></tr>
<tr class="memdesc:ga30464cd46b5cbf719c966ee1e9b765b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP0 interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga30464cd46b5cbf719c966ee1e9b765b9">More...</a><br/></td></tr>
<tr class="separator:ga30464cd46b5cbf719c966ee1e9b765b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98182acb391dd007aa33a05d51eb9fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga98182acb391dd007aa33a05d51eb9fdf">PCONP_PCTIM2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td></tr>
<tr class="memdesc:ga98182acb391dd007aa33a05d51eb9fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga98182acb391dd007aa33a05d51eb9fdf">More...</a><br/></td></tr>
<tr class="separator:ga98182acb391dd007aa33a05d51eb9fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac412d79005515c5cabb0f9bfe189e85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac412d79005515c5cabb0f9bfe189e85a">PCONP_PCTIM3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a></td></tr>
<tr class="memdesc:gac412d79005515c5cabb0f9bfe189e85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac412d79005515c5cabb0f9bfe189e85a">More...</a><br/></td></tr>
<tr class="separator:gac412d79005515c5cabb0f9bfe189e85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584b212c16b520f41dc2efa0f4114b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga584b212c16b520f41dc2efa0f4114b89">PCONP_PCUART2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="memdesc:ga584b212c16b520f41dc2efa0f4114b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga584b212c16b520f41dc2efa0f4114b89">More...</a><br/></td></tr>
<tr class="separator:ga584b212c16b520f41dc2efa0f4114b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae85b1d47c9024191340bd58aeceaea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaae85b1d47c9024191340bd58aeceaea9">PCONP_PCUART3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a></td></tr>
<tr class="memdesc:gaae85b1d47c9024191340bd58aeceaea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaae85b1d47c9024191340bd58aeceaea9">More...</a><br/></td></tr>
<tr class="separator:gaae85b1d47c9024191340bd58aeceaea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64efbe69c5361184dc5f58c886394d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac64efbe69c5361184dc5f58c886394d9">PCONP_PCI2C2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a></td></tr>
<tr class="memdesc:gac64efbe69c5361184dc5f58c886394d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface 2 power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac64efbe69c5361184dc5f58c886394d9">More...</a><br/></td></tr>
<tr class="separator:gac64efbe69c5361184dc5f58c886394d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f619b6c0e013b24f9895be8140f8b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga5f619b6c0e013b24f9895be8140f8b8b">PCONP_PCI2S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga701de910282a370d8997225861bf56f1">BIT_32_27</a></td></tr>
<tr class="memdesc:ga5f619b6c0e013b24f9895be8140f8b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga5f619b6c0e013b24f9895be8140f8b8b">More...</a><br/></td></tr>
<tr class="separator:ga5f619b6c0e013b24f9895be8140f8b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941678d2749fec11daee9f7a0afe00ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga941678d2749fec11daee9f7a0afe00ab">PCONP_PCSDC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6cca00f6aaf7d1ae17f4bc9d11a071ca">BIT_32_28</a></td></tr>
<tr class="memdesc:ga941678d2749fec11daee9f7a0afe00ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Card interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga941678d2749fec11daee9f7a0afe00ab">More...</a><br/></td></tr>
<tr class="separator:ga941678d2749fec11daee9f7a0afe00ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0a315457d6995a9ed276ae9422f69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga8a0a315457d6995a9ed276ae9422f69d">PCONP_PCGPDMA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa86506d43f95b253b453478614686089">BIT_32_29</a></td></tr>
<tr class="memdesc:ga8a0a315457d6995a9ed276ae9422f69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPDMA function power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga8a0a315457d6995a9ed276ae9422f69d">More...</a><br/></td></tr>
<tr class="separator:ga8a0a315457d6995a9ed276ae9422f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd43d0dc78017cf53e635959c7343e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gafcd43d0dc78017cf53e635959c7343e2">PCONP_PCENET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga8c3eb4a6475a0af70f4f2444ecfbff89">BIT_32_30</a></td></tr>
<tr class="memdesc:gafcd43d0dc78017cf53e635959c7343e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet block power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gafcd43d0dc78017cf53e635959c7343e2">More...</a><br/></td></tr>
<tr class="separator:gafcd43d0dc78017cf53e635959c7343e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace84dd099c7876dcd46d4635a272ed8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gace84dd099c7876dcd46d4635a272ed8d">PCONP_PCUSB</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga3e2a59a316671c63b38ddc1973841022">BIT_32_31</a></td></tr>
<tr class="memdesc:gace84dd099c7876dcd46d4635a272ed8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB interface power/clock control bit.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gace84dd099c7876dcd46d4635a272ed8d">More...</a><br/></td></tr>
<tr class="separator:gace84dd099c7876dcd46d4635a272ed8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807e7788198e6f615f7b9427872eaa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_l_k_s_e_l.html#ga807e7788198e6f615f7b9427872eaa02">EMCCLKSEL_EMCDIV</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga807e7788198e6f615f7b9427872eaa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the EMC clock rate relative to the CPU clock.  <a href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_l_k_s_e_l.html#ga807e7788198e6f615f7b9427872eaa02">More...</a><br/></td></tr>
<tr class="separator:ga807e7788198e6f615f7b9427872eaa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91dc9cbd159dc08bb410cbab0d2cbdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_c_l_k_c_f_g.html#gab91dc9cbd159dc08bb410cbab0d2cbdf">CCLKCFG_CCLKSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="memdesc:gab91dc9cbd159dc08bb410cbab0d2cbdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the divide value for creating the CPU clock (CCLK) from the PLL0 output.  <a href="group___l_p_c17xx___sys_ctl___register___c_c_l_k_c_f_g.html#gab91dc9cbd159dc08bb410cbab0d2cbdf">More...</a><br/></td></tr>
<tr class="separator:gab91dc9cbd159dc08bb410cbab0d2cbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce721ef07066ea5f0a3719e8a169799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_c_l_k_s_e_l.html#ga8ce721ef07066ea5f0a3719e8a169799">USBCLKCFG_USBSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 0)</td></tr>
<tr class="memdesc:ga8ce721ef07066ea5f0a3719e8a169799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the input clock for the USB clock divider.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_c_l_k_s_e_l.html#ga8ce721ef07066ea5f0a3719e8a169799">More...</a><br/></td></tr>
<tr class="separator:ga8ce721ef07066ea5f0a3719e8a169799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8970e71f830fce7d827dbfd978cb6d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_c_l_k_s_e_l.html#ga8970e71f830fce7d827dbfd978cb6d8e">USBCLKCFG_USBSEL_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8970e71f830fce7d827dbfd978cb6d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35bd679c7832854e687e098039334a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga35bd679c7832854e687e098039334a89">CLKSRCSEL_CLKSRC_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:ga35bd679c7832854e687e098039334a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the clock source for sysclk and PLL0.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga35bd679c7832854e687e098039334a89">More...</a><br/></td></tr>
<tr class="separator:ga35bd679c7832854e687e098039334a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab0085ea3f1b77fea725f56b14d189e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#gafab0085ea3f1b77fea725f56b14d189e">CLKSRCSEL_CLKSRC_IRC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:gafab0085ea3f1b77fea725f56b14d189e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select Internal RC oscillator as the PLL0 clock source.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#gafab0085ea3f1b77fea725f56b14d189e">More...</a><br/></td></tr>
<tr class="separator:gafab0085ea3f1b77fea725f56b14d189e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599d8f563c3da58779c712af34b9c8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga599d8f563c3da58779c712af34b9c8cb">CLKSRCSEL_CLKSRC_OSC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga599d8f563c3da58779c712af34b9c8cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select main oscillator as the PLL0 clock source.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#ga599d8f563c3da58779c712af34b9c8cb">More...</a><br/></td></tr>
<tr class="separator:ga599d8f563c3da58779c712af34b9c8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19752eb4f4a3de97258c75be7d95b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#gaf19752eb4f4a3de97258c75be7d95b73">CLKSRCSEL_CLKSRC_RTC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaf19752eb4f4a3de97258c75be7d95b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select Internal RC oscillator as the PLL0 clock source.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_s_r_c_s_e_l.html#gaf19752eb4f4a3de97258c75be7d95b73">More...</a><br/></td></tr>
<tr class="separator:gaf19752eb4f4a3de97258c75be7d95b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d725916d6ed486a133abbda975e54de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_a_n_s_l_e_e_p_c_l_r.html#ga7d725916d6ed486a133abbda975e54de">CANSLEEPCLR_CAN1SLEEP</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga7d725916d6ed486a133abbda975e54de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep status and control for CAN channel 1.  <a href="group___l_p_c17xx___sys_ctl___register___c_a_n_s_l_e_e_p_c_l_r.html#ga7d725916d6ed486a133abbda975e54de">More...</a><br/></td></tr>
<tr class="separator:ga7d725916d6ed486a133abbda975e54de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf496a9b118c3e8bbde9962efec00c997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_a_n_s_l_e_e_p_c_l_r.html#gaf496a9b118c3e8bbde9962efec00c997">CANSLEEPCLR_CAN2SLEEP</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaf496a9b118c3e8bbde9962efec00c997"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep status and control for CAN channel 2.  <a href="group___l_p_c17xx___sys_ctl___register___c_a_n_s_l_e_e_p_c_l_r.html#gaf496a9b118c3e8bbde9962efec00c997">More...</a><br/></td></tr>
<tr class="separator:gaf496a9b118c3e8bbde9962efec00c997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef62c04c3c305a826760b8b69d14ab39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_a_n_w_a_k_e_f_l_a_g_s.html#gaef62c04c3c305a826760b8b69d14ab39">CANWAKEFLAGS_CAN1WAKE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaef62c04c3c305a826760b8b69d14ab39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake-up status for CAN channel 1.  <a href="group___l_p_c17xx___sys_ctl___register___c_a_n_w_a_k_e_f_l_a_g_s.html#gaef62c04c3c305a826760b8b69d14ab39">More...</a><br/></td></tr>
<tr class="separator:gaef62c04c3c305a826760b8b69d14ab39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf416e9ca59d55105a41ad639e1f607c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_a_n_w_a_k_e_f_l_a_g_s.html#gaaf416e9ca59d55105a41ad639e1f607c">CANWAKEFLAGS_CAN2WAKE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaaf416e9ca59d55105a41ad639e1f607c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake-up status for CAN channel 2.  <a href="group___l_p_c17xx___sys_ctl___register___c_a_n_w_a_k_e_f_l_a_g_s.html#gaaf416e9ca59d55105a41ad639e1f607c">More...</a><br/></td></tr>
<tr class="separator:gaaf416e9ca59d55105a41ad639e1f607c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304e9dcf9673ded440defb638d55f6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html#ga304e9dcf9673ded440defb638d55f6b3">EXTINT_EINT0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga304e9dcf9673ded440defb638d55f6b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt flag for INT0.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html#ga304e9dcf9673ded440defb638d55f6b3">More...</a><br/></td></tr>
<tr class="separator:ga304e9dcf9673ded440defb638d55f6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7451dbb1912f57933cc2164f055be510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html#ga7451dbb1912f57933cc2164f055be510">EXTINT_EINT1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga7451dbb1912f57933cc2164f055be510"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt flag for INT1.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html#ga7451dbb1912f57933cc2164f055be510">More...</a><br/></td></tr>
<tr class="separator:ga7451dbb1912f57933cc2164f055be510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14294acd50c8b2c782e9582b8b8222c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html#gaf14294acd50c8b2c782e9582b8b8222c">EXTINT_EINT2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaf14294acd50c8b2c782e9582b8b8222c"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt flag for INT2.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html#gaf14294acd50c8b2c782e9582b8b8222c">More...</a><br/></td></tr>
<tr class="separator:gaf14294acd50c8b2c782e9582b8b8222c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7113886dfdc5c6e401296bc5b4c4badc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html#ga7113886dfdc5c6e401296bc5b4c4badc">EXTINT_EINT3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga7113886dfdc5c6e401296bc5b4c4badc"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt flag for INT3.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_i_n_t.html#ga7113886dfdc5c6e401296bc5b4c4badc">More...</a><br/></td></tr>
<tr class="separator:ga7113886dfdc5c6e401296bc5b4c4badc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1636a5957eeafd8fd75ba826e61d9427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga1636a5957eeafd8fd75ba826e61d9427">EXTMODE_EXTMODE0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga1636a5957eeafd8fd75ba826e61d9427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level or edge sensitivity select for EXINT0.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga1636a5957eeafd8fd75ba826e61d9427">More...</a><br/></td></tr>
<tr class="separator:ga1636a5957eeafd8fd75ba826e61d9427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8367c2483cf26e12a30c7bc189a05c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga8367c2483cf26e12a30c7bc189a05c38">EXTMODE_EXTMODE0_LEVEL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga8367c2483cf26e12a30c7bc189a05c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37afbc37012eff639206ab88fad9d572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga37afbc37012eff639206ab88fad9d572">EXTMODE_EXTMODE0_EDGE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="separator:ga37afbc37012eff639206ab88fad9d572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872e350dc5229a38f5432e93556c1347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga872e350dc5229a38f5432e93556c1347">EXTMODE_EXTMODE1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga872e350dc5229a38f5432e93556c1347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level or edge sensitivity select for EXINT1.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga872e350dc5229a38f5432e93556c1347">More...</a><br/></td></tr>
<tr class="separator:ga872e350dc5229a38f5432e93556c1347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612b3e39ac25f4ac48096be5fa8f64a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga612b3e39ac25f4ac48096be5fa8f64a7">EXTMODE_EXTMODE1_LEVEL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga612b3e39ac25f4ac48096be5fa8f64a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7debf69b6358a8746a3eb1c0987d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga8c7debf69b6358a8746a3eb1c0987d7d">EXTMODE_EXTMODE1_EDGE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="separator:ga8c7debf69b6358a8746a3eb1c0987d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c566074086e8a732c6bd68a4dace05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#gaa9c566074086e8a732c6bd68a4dace05">EXTMODE_EXTMODE2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaa9c566074086e8a732c6bd68a4dace05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level or edge sensitivity select for EXINT2.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#gaa9c566074086e8a732c6bd68a4dace05">More...</a><br/></td></tr>
<tr class="separator:gaa9c566074086e8a732c6bd68a4dace05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccfd028e81d50c300acf38478a30fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#gafccfd028e81d50c300acf38478a30fac">EXTMODE_EXTMODE2_LEVEL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gafccfd028e81d50c300acf38478a30fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27cff2195fed2dc12aa907f5ef9c806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#gab27cff2195fed2dc12aa907f5ef9c806">EXTMODE_EXTMODE2_EDGE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="separator:gab27cff2195fed2dc12aa907f5ef9c806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46e18ebe57146ff69acf8b461a88117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#gae46e18ebe57146ff69acf8b461a88117">EXTMODE_EXTMODE3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gae46e18ebe57146ff69acf8b461a88117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level or edge sensitivity select for EXINT3.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#gae46e18ebe57146ff69acf8b461a88117">More...</a><br/></td></tr>
<tr class="separator:gae46e18ebe57146ff69acf8b461a88117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8d171a401c42054a6545f94b97be08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#gaab8d171a401c42054a6545f94b97be08">EXTMODE_EXTMODE3_LEVEL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gaab8d171a401c42054a6545f94b97be08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cab4dbd170a3e556333939dd8509387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_m_o_d_e.html#ga8cab4dbd170a3e556333939dd8509387">EXTMODE_EXTMODE3_EDGE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="separator:ga8cab4dbd170a3e556333939dd8509387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fed969aa743a8aa523cd07d6ca8933f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga5fed969aa743a8aa523cd07d6ca8933f">EXTPOLAR_EXTPOLAR0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga5fed969aa743a8aa523cd07d6ca8933f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt polarity for EINT0.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga5fed969aa743a8aa523cd07d6ca8933f">More...</a><br/></td></tr>
<tr class="separator:ga5fed969aa743a8aa523cd07d6ca8933f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda554b8a431e018fbc5cd602fb356e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gaeda554b8a431e018fbc5cd602fb356e2">EXTPOLAR_EXTPOLAR0_L_F</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:gaeda554b8a431e018fbc5cd602fb356e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-active or falling-edge sensitive.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gaeda554b8a431e018fbc5cd602fb356e2">More...</a><br/></td></tr>
<tr class="separator:gaeda554b8a431e018fbc5cd602fb356e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d00fac3f0f0aa9bffc864ef3db1e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga12d00fac3f0f0aa9bffc864ef3db1e87">EXTPOLAR_EXTPOLAR0_H_R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga12d00fac3f0f0aa9bffc864ef3db1e87"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-active or Rising-edge sensitive.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga12d00fac3f0f0aa9bffc864ef3db1e87">More...</a><br/></td></tr>
<tr class="separator:ga12d00fac3f0f0aa9bffc864ef3db1e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525b52bbdc76e5623b5ea65da6ef4443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga525b52bbdc76e5623b5ea65da6ef4443">EXTPOLAR_EXTPOLAR1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga525b52bbdc76e5623b5ea65da6ef4443"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt polarity for EINT1.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga525b52bbdc76e5623b5ea65da6ef4443">More...</a><br/></td></tr>
<tr class="separator:ga525b52bbdc76e5623b5ea65da6ef4443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153f0aeb2a2b8039ea64a41cca6e4a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga153f0aeb2a2b8039ea64a41cca6e4a79">EXTPOLAR_EXTPOLAR1_L_F</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga153f0aeb2a2b8039ea64a41cca6e4a79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-active or falling-edge sensitive.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga153f0aeb2a2b8039ea64a41cca6e4a79">More...</a><br/></td></tr>
<tr class="separator:ga153f0aeb2a2b8039ea64a41cca6e4a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6602bf6c37c3491379224ce2b8a7354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gac6602bf6c37c3491379224ce2b8a7354">EXTPOLAR_EXTPOLAR1_H_R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gac6602bf6c37c3491379224ce2b8a7354"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-active or Rising-edge sensitive.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gac6602bf6c37c3491379224ce2b8a7354">More...</a><br/></td></tr>
<tr class="separator:gac6602bf6c37c3491379224ce2b8a7354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbce1aa5cec5431d4763780ef6739b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gabbce1aa5cec5431d4763780ef6739b08">EXTPOLAR_EXTPOLAR2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gabbce1aa5cec5431d4763780ef6739b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt polarity for EINT2.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gabbce1aa5cec5431d4763780ef6739b08">More...</a><br/></td></tr>
<tr class="separator:gabbce1aa5cec5431d4763780ef6739b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5379dfacb4d571c7753fb6b216cbb7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga5379dfacb4d571c7753fb6b216cbb7fc">EXTPOLAR_EXTPOLAR2_L_F</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga5379dfacb4d571c7753fb6b216cbb7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-active or falling-edge sensitive.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#ga5379dfacb4d571c7753fb6b216cbb7fc">More...</a><br/></td></tr>
<tr class="separator:ga5379dfacb4d571c7753fb6b216cbb7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56a893b5d2e74a758f4eea8e9da12df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gab56a893b5d2e74a758f4eea8e9da12df">EXTPOLAR_EXTPOLAR2_H_R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gab56a893b5d2e74a758f4eea8e9da12df"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-active or Rising-edge sensitive.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gab56a893b5d2e74a758f4eea8e9da12df">More...</a><br/></td></tr>
<tr class="separator:gab56a893b5d2e74a758f4eea8e9da12df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4626b86dfadf989bb7496d5788569e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gac4626b86dfadf989bb7496d5788569e4">EXTPOLAR_EXTPOLAR3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gac4626b86dfadf989bb7496d5788569e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt polarity for EINT3.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gac4626b86dfadf989bb7496d5788569e4">More...</a><br/></td></tr>
<tr class="separator:gac4626b86dfadf989bb7496d5788569e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a84a7662d2cfe96a1d5a4a6af92edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gaf3a84a7662d2cfe96a1d5a4a6af92edf">EXTPOLAR_EXTPOLAR3_L_F</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:gaf3a84a7662d2cfe96a1d5a4a6af92edf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-active or falling-edge sensitive.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gaf3a84a7662d2cfe96a1d5a4a6af92edf">More...</a><br/></td></tr>
<tr class="separator:gaf3a84a7662d2cfe96a1d5a4a6af92edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae758ea0e0a5f508c442fe9c0ce9296b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gae758ea0e0a5f508c442fe9c0ce9296b1">EXTPOLAR_EXTPOLAR3_H_R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gae758ea0e0a5f508c442fe9c0ce9296b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-active or Rising-edge sensitive.  <a href="group___l_p_c17xx___sys_ctl___register___e_x_t_p_o_l_a_r.html#gae758ea0e0a5f508c442fe9c0ce9296b1">More...</a><br/></td></tr>
<tr class="separator:gae758ea0e0a5f508c442fe9c0ce9296b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22967c263aed7f1ba45d6475d6b0195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gaa22967c263aed7f1ba45d6475d6b0195">RSID_POR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gaa22967c263aed7f1ba45d6475d6b0195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power on reset.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gaa22967c263aed7f1ba45d6475d6b0195">More...</a><br/></td></tr>
<tr class="separator:gaa22967c263aed7f1ba45d6475d6b0195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa069422943b503bccc36f5ec72dd26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gaaa069422943b503bccc36f5ec72dd26f">RSID_EXTR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaaa069422943b503bccc36f5ec72dd26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External reset signal.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gaaa069422943b503bccc36f5ec72dd26f">More...</a><br/></td></tr>
<tr class="separator:gaaa069422943b503bccc36f5ec72dd26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56819f4032629f868492fe3b3010a291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#ga56819f4032629f868492fe3b3010a291">RSID_WDTR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga56819f4032629f868492fe3b3010a291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer reset.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#ga56819f4032629f868492fe3b3010a291">More...</a><br/></td></tr>
<tr class="separator:ga56819f4032629f868492fe3b3010a291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01789b7bb8e27af01d275db15b8c85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gab01789b7bb8e27af01d275db15b8c85c">RSID_BODR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gab01789b7bb8e27af01d275db15b8c85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brown-out reset.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gab01789b7bb8e27af01d275db15b8c85c">More...</a><br/></td></tr>
<tr class="separator:gab01789b7bb8e27af01d275db15b8c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b5696415bf43251e873506236d0ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#ga86b5696415bf43251e873506236d0ee9">RSID_SYSRESET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga86b5696415bf43251e873506236d0ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">System reset requet reset.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#ga86b5696415bf43251e873506236d0ee9">More...</a><br/></td></tr>
<tr class="separator:ga86b5696415bf43251e873506236d0ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac439e7d0cac9962421e9e4123a0b00cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gac439e7d0cac9962421e9e4123a0b00cb">RSID_LOCKUP</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gac439e7d0cac9962421e9e4123a0b00cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lockup reset.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gac439e7d0cac9962421e9e4123a0b00cb">More...</a><br/></td></tr>
<tr class="separator:gac439e7d0cac9962421e9e4123a0b00cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06301448e05f55a4943e570de80bee9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga06301448e05f55a4943e570de80bee9e">MATRIXARB_PRI_ICODE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:ga06301448e05f55a4943e570de80bee9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I-code bus priority. Should be lower than PRI_DCODE for proper operation.  <a href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga06301448e05f55a4943e570de80bee9e">More...</a><br/></td></tr>
<tr class="separator:ga06301448e05f55a4943e570de80bee9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053837f60f0d79b514d620bd2cdb9f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga053837f60f0d79b514d620bd2cdb9f5f">MATRIXARB_PRI_DCODE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2)</td></tr>
<tr class="memdesc:ga053837f60f0d79b514d620bd2cdb9f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Code bus priority.  <a href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga053837f60f0d79b514d620bd2cdb9f5f">More...</a><br/></td></tr>
<tr class="separator:ga053837f60f0d79b514d620bd2cdb9f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797e0f84782c5fea2a20970e835072e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga797e0f84782c5fea2a20970e835072e0">MATRIXARB_PRI_SYS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5, 4)</td></tr>
<tr class="memdesc:ga797e0f84782c5fea2a20970e835072e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">System bus priority.  <a href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga797e0f84782c5fea2a20970e835072e0">More...</a><br/></td></tr>
<tr class="separator:ga797e0f84782c5fea2a20970e835072e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5245d081a073fcf48cae8297584bb93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga5245d081a073fcf48cae8297584bb93e">MATRIXARB_PRI_GPDMA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 6)</td></tr>
<tr class="memdesc:ga5245d081a073fcf48cae8297584bb93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose DMA controller priority.  <a href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga5245d081a073fcf48cae8297584bb93e">More...</a><br/></td></tr>
<tr class="separator:ga5245d081a073fcf48cae8297584bb93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdc96c7ae2a70da89cd18f5df0760b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#gacbdc96c7ae2a70da89cd18f5df0760b0">MATRIXARB_PRI_ETH</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td></tr>
<tr class="memdesc:gacbdc96c7ae2a70da89cd18f5df0760b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet DMA priority.  <a href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#gacbdc96c7ae2a70da89cd18f5df0760b0">More...</a><br/></td></tr>
<tr class="separator:gacbdc96c7ae2a70da89cd18f5df0760b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177839f70d682484ae6d61d1389e61cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga177839f70d682484ae6d61d1389e61cd">MATRIXARB_PRI_LCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11, 10)</td></tr>
<tr class="memdesc:ga177839f70d682484ae6d61d1389e61cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD DMA priority.  <a href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga177839f70d682484ae6d61d1389e61cd">More...</a><br/></td></tr>
<tr class="separator:ga177839f70d682484ae6d61d1389e61cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7aa55700fd4a0b6c079886e6ea9af74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#gab7aa55700fd4a0b6c079886e6ea9af74">MATRIXARB_PRI_USB</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13, 12)</td></tr>
<tr class="memdesc:gab7aa55700fd4a0b6c079886e6ea9af74"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB DMA priority.  <a href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#gab7aa55700fd4a0b6c079886e6ea9af74">More...</a><br/></td></tr>
<tr class="separator:gab7aa55700fd4a0b6c079886e6ea9af74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496619624243a883e01694503652d4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga496619624243a883e01694503652d4fc">MATRIXARB_ROM_LAT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:ga496619624243a883e01694503652d4fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM latency select, should awalys be 0.  <a href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga496619624243a883e01694503652d4fc">More...</a><br/></td></tr>
<tr class="separator:ga496619624243a883e01694503652d4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac275359e81f8ed29c7e2e673ada21ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#gaac275359e81f8ed29c7e2e673ada21ec">SCS_EMCSC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gaac275359e81f8ed29c7e2e673ada21ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMC Shift control.  <a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#gaac275359e81f8ed29c7e2e673ada21ec">More...</a><br/></td></tr>
<tr class="separator:gaac275359e81f8ed29c7e2e673ada21ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2768ca5ac872cdf8ecc0ebe5661a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga2a2768ca5ac872cdf8ecc0ebe5661a8d">SCS_EMCRD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga2a2768ca5ac872cdf8ecc0ebe5661a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMC Reset Disable.  <a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga2a2768ca5ac872cdf8ecc0ebe5661a8d">More...</a><br/></td></tr>
<tr class="separator:ga2a2768ca5ac872cdf8ecc0ebe5661a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a01b81a01732a21dcfa8a701eda9020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga1a01b81a01732a21dcfa8a701eda9020">SCS_EMCBC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga1a01b81a01732a21dcfa8a701eda9020"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Memory controller burst control.  <a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga1a01b81a01732a21dcfa8a701eda9020">More...</a><br/></td></tr>
<tr class="separator:ga1a01b81a01732a21dcfa8a701eda9020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6cde22f39b665123fe34181e3380fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#gaab6cde22f39b665123fe34181e3380fd">SCS_MCIPWRAL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gaab6cde22f39b665123fe34181e3380fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCIPWR Active level.  <a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#gaab6cde22f39b665123fe34181e3380fd">More...</a><br/></td></tr>
<tr class="separator:gaab6cde22f39b665123fe34181e3380fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394e3277170f41fc246321261ea6b2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga394e3277170f41fc246321261ea6b2bc">SCS_OSCRS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga394e3277170f41fc246321261ea6b2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator range select.  <a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga394e3277170f41fc246321261ea6b2bc">More...</a><br/></td></tr>
<tr class="separator:ga394e3277170f41fc246321261ea6b2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845a07c2d51c7aed52d53d46a4c2236d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga845a07c2d51c7aed52d53d46a4c2236d">SCS_OSCEN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga845a07c2d51c7aed52d53d46a4c2236d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator enable.  <a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga845a07c2d51c7aed52d53d46a4c2236d">More...</a><br/></td></tr>
<tr class="separator:ga845a07c2d51c7aed52d53d46a4c2236d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c40418c308d5cf5ca1f8ae47a9ec795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga1c40418c308d5cf5ca1f8ae47a9ec795">SCS_OSCSTAT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga1c40418c308d5cf5ca1f8ae47a9ec795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator status.  <a href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga1c40418c308d5cf5ca1f8ae47a9ec795">More...</a><br/></td></tr>
<tr class="separator:ga1c40418c308d5cf5ca1f8ae47a9ec795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a56bd35eebe8e963dcd1bde16f4caf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#ga2a56bd35eebe8e963dcd1bde16f4caf7">SCS_OSCSTAT_RDY</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="separator:ga2a56bd35eebe8e963dcd1bde16f4caf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1256e465d7d43ce7b66ee53aab5ae62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_c_s.html#gad1256e465d7d43ce7b66ee53aab5ae62">SCS_OSCSTAT_NOTRDY</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gad1256e465d7d43ce7b66ee53aab5ae62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85b577e8e3835c173ae3759af771c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l.html#gac85b577e8e3835c173ae3759af771c3f">PCLKSEL_PCLKDIV_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 4, 0)</td></tr>
<tr class="memdesc:gac85b577e8e3835c173ae3759af771c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the divde value for the clock used for all APB peripherals.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l.html#gac85b577e8e3835c173ae3759af771c3f">More...</a><br/></td></tr>
<tr class="separator:gac85b577e8e3835c173ae3759af771c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73772f581eb46d2cd4decce416eb9def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga73772f581eb46d2cd4decce416eb9def">PCLKSEL_PPP_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="separator:ga73772f581eb46d2cd4decce416eb9def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0937a63ab692f0ba5554f60fa42b1589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga0937a63ab692f0ba5554f60fa42b1589">PCLKSEL0_WDT_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:ga0937a63ab692f0ba5554f60fa42b1589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for WDT.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga0937a63ab692f0ba5554f60fa42b1589">More...</a><br/></td></tr>
<tr class="separator:ga0937a63ab692f0ba5554f60fa42b1589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f9ddd684b146122adeda1cce667c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga92f9ddd684b146122adeda1cce667c3a">PCLKSEL0_WDT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga92f9ddd684b146122adeda1cce667c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed09faf2d7787c899c31bbb4a05ec318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gaed09faf2d7787c899c31bbb4a05ec318">PCLKSEL0_TIMER0_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2)</td></tr>
<tr class="memdesc:gaed09faf2d7787c899c31bbb4a05ec318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for TIMER0.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gaed09faf2d7787c899c31bbb4a05ec318">More...</a><br/></td></tr>
<tr class="separator:gaed09faf2d7787c899c31bbb4a05ec318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd89ab87ecc18b98c0e24b2857cd36e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gabd89ab87ecc18b98c0e24b2857cd36e2">PCLKSEL0_TIMER0_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabd89ab87ecc18b98c0e24b2857cd36e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fdd9fae2c9086d646ee97122216e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga93fdd9fae2c9086d646ee97122216e4c">PCLKSEL0_TIMER1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5, 4)</td></tr>
<tr class="memdesc:ga93fdd9fae2c9086d646ee97122216e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for TIMER1.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga93fdd9fae2c9086d646ee97122216e4c">More...</a><br/></td></tr>
<tr class="separator:ga93fdd9fae2c9086d646ee97122216e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506daff329488f44e9599f0b35866b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga506daff329488f44e9599f0b35866b83">PCLKSEL0_TIMER1_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga506daff329488f44e9599f0b35866b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e114184c7e9a1ab3c7f62c5b52bb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga82e114184c7e9a1ab3c7f62c5b52bb34">PCLKSEL0_UART0_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 6)</td></tr>
<tr class="memdesc:ga82e114184c7e9a1ab3c7f62c5b52bb34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for UART0.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga82e114184c7e9a1ab3c7f62c5b52bb34">More...</a><br/></td></tr>
<tr class="separator:ga82e114184c7e9a1ab3c7f62c5b52bb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831ead92a506629e339480b257e115a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga831ead92a506629e339480b257e115a1">PCLKSEL0_UART0_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga831ead92a506629e339480b257e115a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799e3b1e47bd3505137ee90b8cc3aafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga799e3b1e47bd3505137ee90b8cc3aafa">PCLKSEL0_UART1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td></tr>
<tr class="memdesc:ga799e3b1e47bd3505137ee90b8cc3aafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for UART1.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga799e3b1e47bd3505137ee90b8cc3aafa">More...</a><br/></td></tr>
<tr class="separator:ga799e3b1e47bd3505137ee90b8cc3aafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dcd8a9bae402115f3b8f466198c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gab6dcd8a9bae402115f3b8f466198c3ed">PCLKSEL0_UART1_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab6dcd8a9bae402115f3b8f466198c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac60570129dab8583efb183ac456f777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gaac60570129dab8583efb183ac456f777">PCLKSEL0_PWM1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13, 12)</td></tr>
<tr class="memdesc:gaac60570129dab8583efb183ac456f777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for PWM1.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gaac60570129dab8583efb183ac456f777">More...</a><br/></td></tr>
<tr class="separator:gaac60570129dab8583efb183ac456f777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4257c88dbbddce9f85cfc5bddc0dfcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gad4257c88dbbddce9f85cfc5bddc0dfcd">PCLKSEL0_PWM1_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gad4257c88dbbddce9f85cfc5bddc0dfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac89f22e943e138391072c369aea4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gafac89f22e943e138391072c369aea4e1">PCLKSEL0_I2C0_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15, 14)</td></tr>
<tr class="memdesc:gafac89f22e943e138391072c369aea4e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for I2C0.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gafac89f22e943e138391072c369aea4e1">More...</a><br/></td></tr>
<tr class="separator:gafac89f22e943e138391072c369aea4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19cd576b9b57cbf3a1c074fa7153992b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga19cd576b9b57cbf3a1c074fa7153992b">PCLKSEL0_I2C0_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga19cd576b9b57cbf3a1c074fa7153992b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f40fbfdf396bb1925c12e3527376e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gae95f40fbfdf396bb1925c12e3527376e">PCLKSEL0_SPI_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 17, 16)</td></tr>
<tr class="memdesc:gae95f40fbfdf396bb1925c12e3527376e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for SPI.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gae95f40fbfdf396bb1925c12e3527376e">More...</a><br/></td></tr>
<tr class="separator:gae95f40fbfdf396bb1925c12e3527376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfd341c44472a2694643b493a632b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4bfd341c44472a2694643b493a632b62">PCLKSEL0_SPI_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4bfd341c44472a2694643b493a632b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784e9ac7bd775b0e0b4979ed3d94f74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga784e9ac7bd775b0e0b4979ed3d94f74a">PCLKSEL0_SSP1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 21, 20)</td></tr>
<tr class="memdesc:ga784e9ac7bd775b0e0b4979ed3d94f74a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for SSP1.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga784e9ac7bd775b0e0b4979ed3d94f74a">More...</a><br/></td></tr>
<tr class="separator:ga784e9ac7bd775b0e0b4979ed3d94f74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f645441f89a5b4503e9e5de7faa4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gac9f645441f89a5b4503e9e5de7faa4a8">PCLKSEL0_SSP1_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gac9f645441f89a5b4503e9e5de7faa4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62efe9aa30fda4f1a4d2851e87378477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga62efe9aa30fda4f1a4d2851e87378477">PCLKSEL0_DAC_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 23, 22)</td></tr>
<tr class="memdesc:ga62efe9aa30fda4f1a4d2851e87378477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for DAC.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga62efe9aa30fda4f1a4d2851e87378477">More...</a><br/></td></tr>
<tr class="separator:ga62efe9aa30fda4f1a4d2851e87378477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7307d5417d4557bb055c88fd0e19e3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga7307d5417d4557bb055c88fd0e19e3b8">PCLKSEL0_DAC_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga7307d5417d4557bb055c88fd0e19e3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c77a4ab6c40c5408d92804ca8eccc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga70c77a4ab6c40c5408d92804ca8eccc3">PCLKSEL0_ADC_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 25, 24)</td></tr>
<tr class="memdesc:ga70c77a4ab6c40c5408d92804ca8eccc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for ADC.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga70c77a4ab6c40c5408d92804ca8eccc3">More...</a><br/></td></tr>
<tr class="separator:ga70c77a4ab6c40c5408d92804ca8eccc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d1e3abe54c56567d7ad5693ff8ec7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga94d1e3abe54c56567d7ad5693ff8ec7b">PCLKSEL0_ADC_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga94d1e3abe54c56567d7ad5693ff8ec7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b01d69fc99c0939fa42be82aac7ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga18b01d69fc99c0939fa42be82aac7ba6">PCLKSEL0_CAN1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 27, 26)</td></tr>
<tr class="memdesc:ga18b01d69fc99c0939fa42be82aac7ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for CAN1.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga18b01d69fc99c0939fa42be82aac7ba6">More...</a><br/></td></tr>
<tr class="separator:ga18b01d69fc99c0939fa42be82aac7ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935ded5ad712178ebef85f40d4691219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga935ded5ad712178ebef85f40d4691219">PCLKSEL0_CAN1_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga935ded5ad712178ebef85f40d4691219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc769d3397d10a23ae28c933f3c76fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga6cc769d3397d10a23ae28c933f3c76fb">PCLKSEL0_CAN2_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 29, 28)</td></tr>
<tr class="memdesc:ga6cc769d3397d10a23ae28c933f3c76fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for CAN2.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga6cc769d3397d10a23ae28c933f3c76fb">More...</a><br/></td></tr>
<tr class="separator:ga6cc769d3397d10a23ae28c933f3c76fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c95ec091adf4f9e66c788e4c296699d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4c95ec091adf4f9e66c788e4c296699d">PCLKSEL0_CAN2_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga4c95ec091adf4f9e66c788e4c296699d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b99e05ba371f274437a7c18e5135bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga2b99e05ba371f274437a7c18e5135bf7">PCLKSEL0_ACF_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 31, 30)</td></tr>
<tr class="memdesc:ga2b99e05ba371f274437a7c18e5135bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for CAN acceptance filtering.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga2b99e05ba371f274437a7c18e5135bf7">More...</a><br/></td></tr>
<tr class="separator:ga2b99e05ba371f274437a7c18e5135bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9697ae73bf33b7157cbea73e22101314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga9697ae73bf33b7157cbea73e22101314">PCLKSEL0_ACF_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga9697ae73bf33b7157cbea73e22101314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe1aa2d6d7844804a98a0d7ac522672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gadbe1aa2d6d7844804a98a0d7ac522672">PCLKSEL1_QEI_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1 , 0)</td></tr>
<tr class="memdesc:gadbe1aa2d6d7844804a98a0d7ac522672"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for the Quadrature Encoder Interface.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gadbe1aa2d6d7844804a98a0d7ac522672">More...</a><br/></td></tr>
<tr class="separator:gadbe1aa2d6d7844804a98a0d7ac522672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67d4ad4acdd3282b93ad2769ca84e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gab67d4ad4acdd3282b93ad2769ca84e90">PCLKSEL1_QEI_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab67d4ad4acdd3282b93ad2769ca84e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f39795df471e9bc6ca28b654330d205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga3f39795df471e9bc6ca28b654330d205">PCLKSEL1_GPIOINT_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3 , 2)</td></tr>
<tr class="memdesc:ga3f39795df471e9bc6ca28b654330d205"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for GPIO interrupts.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga3f39795df471e9bc6ca28b654330d205">More...</a><br/></td></tr>
<tr class="separator:ga3f39795df471e9bc6ca28b654330d205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5d82cc8b966d2d9855c205a6a29cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga9a5d82cc8b966d2d9855c205a6a29cb4">PCLKSEL1_GPIOINT_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9a5d82cc8b966d2d9855c205a6a29cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c08466aeeda3fc4e477d0c2765f2370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga4c08466aeeda3fc4e477d0c2765f2370">PCLKSEL1_PCB_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5 , 4)</td></tr>
<tr class="memdesc:ga4c08466aeeda3fc4e477d0c2765f2370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for the Pin Connect block.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga4c08466aeeda3fc4e477d0c2765f2370">More...</a><br/></td></tr>
<tr class="separator:ga4c08466aeeda3fc4e477d0c2765f2370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc42431d34ba70eac5293e7ecd053d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gadc42431d34ba70eac5293e7ecd053d2e">PCLKSEL1_PCB_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadc42431d34ba70eac5293e7ecd053d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6375b57d5895b2653db8199fa17d2cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga6375b57d5895b2653db8199fa17d2cc7">PCLKSEL1_I2C1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7 , 6)</td></tr>
<tr class="memdesc:ga6375b57d5895b2653db8199fa17d2cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for I2C1.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga6375b57d5895b2653db8199fa17d2cc7">More...</a><br/></td></tr>
<tr class="separator:ga6375b57d5895b2653db8199fa17d2cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007fa323a115f359a506af7b4ab0cf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga007fa323a115f359a506af7b4ab0cf3b">PCLKSEL1_I2C1_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga007fa323a115f359a506af7b4ab0cf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga830e565184242d268f9aa8767398271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga830e565184242d268f9aa8767398271c">PCLKSEL1_SSP0_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11,10)</td></tr>
<tr class="memdesc:ga830e565184242d268f9aa8767398271c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for SSP0.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga830e565184242d268f9aa8767398271c">More...</a><br/></td></tr>
<tr class="separator:ga830e565184242d268f9aa8767398271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57183f016cff3ed1ed66f3b2d7d52752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga57183f016cff3ed1ed66f3b2d7d52752">PCLKSEL1_SSP0_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga57183f016cff3ed1ed66f3b2d7d52752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2718614c4fef5d3e8850294d1499b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gab2718614c4fef5d3e8850294d1499b02">PCLKSEL1_TIMER2_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13,12)</td></tr>
<tr class="memdesc:gab2718614c4fef5d3e8850294d1499b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for TIMER2.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gab2718614c4fef5d3e8850294d1499b02">More...</a><br/></td></tr>
<tr class="separator:gab2718614c4fef5d3e8850294d1499b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa79bc746bc57b06b8cab03b29f1d280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaaa79bc746bc57b06b8cab03b29f1d280">PCLKSEL1_TIMER2_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaaa79bc746bc57b06b8cab03b29f1d280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6e1cfcf8d5400d773cb34e88a62914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga9a6e1cfcf8d5400d773cb34e88a62914">PCLKSEL1_TIMER3_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15,14)</td></tr>
<tr class="memdesc:ga9a6e1cfcf8d5400d773cb34e88a62914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for TIMER3.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga9a6e1cfcf8d5400d773cb34e88a62914">More...</a><br/></td></tr>
<tr class="separator:ga9a6e1cfcf8d5400d773cb34e88a62914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e80f9ce6d515720dd34e74440ffd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga21e80f9ce6d515720dd34e74440ffd1b">PCLKSEL1_TIMER3_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga21e80f9ce6d515720dd34e74440ffd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60603cab4c7ebf727bdd420a5d419978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga60603cab4c7ebf727bdd420a5d419978">PCLKSEL1_UART2_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 17,16)</td></tr>
<tr class="memdesc:ga60603cab4c7ebf727bdd420a5d419978"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for UART2.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga60603cab4c7ebf727bdd420a5d419978">More...</a><br/></td></tr>
<tr class="separator:ga60603cab4c7ebf727bdd420a5d419978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a307c12b5ebb9f440837c9f78707b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga6a307c12b5ebb9f440837c9f78707b19">PCLKSEL1_UART2_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6a307c12b5ebb9f440837c9f78707b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53423a41eb8f13302b2a4c0f3e43bc2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga53423a41eb8f13302b2a4c0f3e43bc2f">PCLKSEL1_UART3_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 19,18)</td></tr>
<tr class="memdesc:ga53423a41eb8f13302b2a4c0f3e43bc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for UART3.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga53423a41eb8f13302b2a4c0f3e43bc2f">More...</a><br/></td></tr>
<tr class="separator:ga53423a41eb8f13302b2a4c0f3e43bc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7050b20921d5d2f55eb9d78355c58044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga7050b20921d5d2f55eb9d78355c58044">PCLKSEL1_UART3_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga7050b20921d5d2f55eb9d78355c58044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef14ede12cf3c76f689427fb8f931dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga5ef14ede12cf3c76f689427fb8f931dd">PCLKSEL1_I2C2_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 21,20)</td></tr>
<tr class="memdesc:ga5ef14ede12cf3c76f689427fb8f931dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for I2C2.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga5ef14ede12cf3c76f689427fb8f931dd">More...</a><br/></td></tr>
<tr class="separator:ga5ef14ede12cf3c76f689427fb8f931dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0d09026f105d53cf2d17f1930a65f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga1e0d09026f105d53cf2d17f1930a65f6">PCLKSEL1_I2C2_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga1e0d09026f105d53cf2d17f1930a65f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c6e9c3efc702929ad4ddc09e84872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaf95c6e9c3efc702929ad4ddc09e84872">PCLKSEL1_I2S_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 23,22)</td></tr>
<tr class="memdesc:gaf95c6e9c3efc702929ad4ddc09e84872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for I2S.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaf95c6e9c3efc702929ad4ddc09e84872">More...</a><br/></td></tr>
<tr class="separator:gaf95c6e9c3efc702929ad4ddc09e84872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2ea7d1ffae940d213d18701a16836b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga3e2ea7d1ffae940d213d18701a16836b">PCLKSEL1_I2S_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga3e2ea7d1ffae940d213d18701a16836b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf46e66a72490fe2923e0f681a1894a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga8bf46e66a72490fe2923e0f681a1894a">PCLKSEL1_RIT_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 27,26)</td></tr>
<tr class="memdesc:ga8bf46e66a72490fe2923e0f681a1894a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for Repetitive Interrupt Timer.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga8bf46e66a72490fe2923e0f681a1894a">More...</a><br/></td></tr>
<tr class="separator:ga8bf46e66a72490fe2923e0f681a1894a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c1a856587b9fcc279f0659d2d41578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga59c1a856587b9fcc279f0659d2d41578">PCLKSEL1_RIT_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga59c1a856587b9fcc279f0659d2d41578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76529896ca6f83b130d05c2bb76b9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaa76529896ca6f83b130d05c2bb76b9ab">PCLKSEL1_SYSCON_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 29,28)</td></tr>
<tr class="memdesc:gaa76529896ca6f83b130d05c2bb76b9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for the System Control block.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaa76529896ca6f83b130d05c2bb76b9ab">More...</a><br/></td></tr>
<tr class="separator:gaa76529896ca6f83b130d05c2bb76b9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0762c8d9047af624d967ca521f98f0b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga0762c8d9047af624d967ca521f98f0b4">PCLKSEL1_SYSCON_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga0762c8d9047af624d967ca521f98f0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbcb00e520c81620f9686b3dc12db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga12fbcb00e520c81620f9686b3dc12db2">PCLKSEL1_MC_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 31,30)</td></tr>
<tr class="memdesc:ga12fbcb00e520c81620f9686b3dc12db2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for the Motor Control PWM.  <a href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga12fbcb00e520c81620f9686b3dc12db2">More...</a><br/></td></tr>
<tr class="separator:ga12fbcb00e520c81620f9686b3dc12db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764208f3c744a45c8968aaf594bd8df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga764208f3c744a45c8968aaf594bd8df6">PCLKSEL1_MC_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga764208f3c744a45c8968aaf594bd8df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19a27bef9a369a46da5a784cd9ef1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_b_o_o_s_t.html#gaf19a27bef9a369a46da5a784cd9ef1a6">PBOOST_BOOST_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:gaf19a27bef9a369a46da5a784cd9ef1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boost control bits.  <a href="group___l_p_c17xx___sys_ctl___register___p_b_o_o_s_t.html#gaf19a27bef9a369a46da5a784cd9ef1a6">More...</a><br/></td></tr>
<tr class="separator:gaf19a27bef9a369a46da5a784cd9ef1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbae470099d983501b7329764a1f8fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_b_o_o_s_t.html#gadbae470099d983501b7329764a1f8fc7">PBOOST_BOOST_OFF</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:gadbae470099d983501b7329764a1f8fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boost is off, operation must below 100 Mhz.  <a href="group___l_p_c17xx___sys_ctl___register___p_b_o_o_s_t.html#gadbae470099d983501b7329764a1f8fc7">More...</a><br/></td></tr>
<tr class="separator:gadbae470099d983501b7329764a1f8fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17e20fda985e4737829e7e60d7f1d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_b_o_o_s_t.html#gab17e20fda985e4737829e7e60d7f1d36">PBOOST_BOOST_ON</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a>)</td></tr>
<tr class="memdesc:gab17e20fda985e4737829e7e60d7f1d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boost is on, operation up to 120 Mhz is supported.  <a href="group___l_p_c17xx___sys_ctl___register___p_b_o_o_s_t.html#gab17e20fda985e4737829e7e60d7f1d36">More...</a><br/></td></tr>
<tr class="separator:gab17e20fda985e4737829e7e60d7f1d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a06859484adcf6a6e38c0572b3412a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga94a06859484adcf6a6e38c0572b3412a">SPIFICLKSEL_SPIFIDIV_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 4, 0)</td></tr>
<tr class="memdesc:ga94a06859484adcf6a6e38c0572b3412a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the divide value for creating the SPIFI clock from the selected clock source.  <a href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga94a06859484adcf6a6e38c0572b3412a">More...</a><br/></td></tr>
<tr class="separator:ga94a06859484adcf6a6e38c0572b3412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f8369f66312ee174495385966cdabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga78f8369f66312ee174495385966cdabe">SPIFICLKSEL_SPIFISEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td></tr>
<tr class="memdesc:ga78f8369f66312ee174495385966cdabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the input clock for the USB clock divider.  <a href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga78f8369f66312ee174495385966cdabe">More...</a><br/></td></tr>
<tr class="separator:ga78f8369f66312ee174495385966cdabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c541e15cd512eba378ae0bcbfb17a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga08c541e15cd512eba378ae0bcbfb17a4">SPIFICLKSEL_SPIFISEL_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga08c541e15cd512eba378ae0bcbfb17a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysClk is used as the input to the SPIFI clock divider.  <a href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga08c541e15cd512eba378ae0bcbfb17a4">More...</a><br/></td></tr>
<tr class="separator:ga08c541e15cd512eba378ae0bcbfb17a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72c1abd18b9434a6ff5bc17fcaa47d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#gac72c1abd18b9434a6ff5bc17fcaa47d2">SPIFICLKSEL_SPIFISEL_M_PLL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gac72c1abd18b9434a6ff5bc17fcaa47d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The output of the main PLL is used as the input to the SPIFI clock divider.  <a href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#gac72c1abd18b9434a6ff5bc17fcaa47d2">More...</a><br/></td></tr>
<tr class="separator:gac72c1abd18b9434a6ff5bc17fcaa47d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922d21d2f83fb8568135e08d910fa35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga922d21d2f83fb8568135e08d910fa35f">SPIFICLKSEL_SPIFISEL_A_PLL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga922d21d2f83fb8568135e08d910fa35f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The output of the Alt PLL is used as the input to the SPIFI clock divider.  <a href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga922d21d2f83fb8568135e08d910fa35f">More...</a><br/></td></tr>
<tr class="separator:ga922d21d2f83fb8568135e08d910fa35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b613475ca6a977b15b95e349785512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___l_c_d___c_f_g.html#gaa8b613475ca6a977b15b95e349785512">LCD_CFG_CLKDIV_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 4, 0)</td></tr>
<tr class="separator:gaa8b613475ca6a977b15b95e349785512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b2cc2fb0fa20ab59173cf45d037fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#gac1b2cc2fb0fa20ab59173cf45d037fb4">USBINTST_USB_INT_REQ_LP</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gac1b2cc2fb0fa20ab59173cf45d037fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority interrupt line status.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#gac1b2cc2fb0fa20ab59173cf45d037fb4">More...</a><br/></td></tr>
<tr class="separator:gac1b2cc2fb0fa20ab59173cf45d037fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0f5728d464dc87e40386bb464e6596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga0d0f5728d464dc87e40386bb464e6596">USBINTST_USB_INT_REQ_HP</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga0d0f5728d464dc87e40386bb464e6596"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority interrupt line status.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga0d0f5728d464dc87e40386bb464e6596">More...</a><br/></td></tr>
<tr class="separator:ga0d0f5728d464dc87e40386bb464e6596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6f6ef7cda477571fd2f2b3da16bd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga7c6f6ef7cda477571fd2f2b3da16bd91">USBINTST_USB_INT_REQ_DMA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga7c6f6ef7cda477571fd2f2b3da16bd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA interrupt line status.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga7c6f6ef7cda477571fd2f2b3da16bd91">More...</a><br/></td></tr>
<tr class="separator:ga7c6f6ef7cda477571fd2f2b3da16bd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62648da9e3cd1d0059c8f1c454eec35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#gae62648da9e3cd1d0059c8f1c454eec35">USBINTST_USB_HOST_INT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gae62648da9e3cd1d0059c8f1c454eec35"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB host interrupt line status.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#gae62648da9e3cd1d0059c8f1c454eec35">More...</a><br/></td></tr>
<tr class="separator:gae62648da9e3cd1d0059c8f1c454eec35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab350c6e30dffa8957e656d624e7da387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#gab350c6e30dffa8957e656d624e7da387">USBINTST_USB_ATX_INT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gab350c6e30dffa8957e656d624e7da387"><td class="mdescLeft">&#160;</td><td class="mdescRight">External ATX interrupt line status.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#gab350c6e30dffa8957e656d624e7da387">More...</a><br/></td></tr>
<tr class="separator:gab350c6e30dffa8957e656d624e7da387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c1158ae2d16b889791d87912a37e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga69c1158ae2d16b889791d87912a37e1d">USBINTST_USB_OTG_INT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga69c1158ae2d16b889791d87912a37e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG interrupt line status.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga69c1158ae2d16b889791d87912a37e1d">More...</a><br/></td></tr>
<tr class="separator:ga69c1158ae2d16b889791d87912a37e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f50d5aedc76d4dc2a45c905a4d83dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#gad1f50d5aedc76d4dc2a45c905a4d83dc">USBINTST_USB_I2C_INT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gad1f50d5aedc76d4dc2a45c905a4d83dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C module interrupt line status.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#gad1f50d5aedc76d4dc2a45c905a4d83dc">More...</a><br/></td></tr>
<tr class="separator:gad1f50d5aedc76d4dc2a45c905a4d83dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecc9722ade592b9ff578c33d56e4bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga8ecc9722ade592b9ff578c33d56e4bfb">USBINTST_USB_NEED_CLK</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga8ecc9722ade592b9ff578c33d56e4bfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB need clock indicator.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga8ecc9722ade592b9ff578c33d56e4bfb">More...</a><br/></td></tr>
<tr class="separator:ga8ecc9722ade592b9ff578c33d56e4bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7076abba3605a1caade569051b8070e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga7076abba3605a1caade569051b8070e8">USBINTST_EN_USB_INTS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga3e2a59a316671c63b38ddc1973841022">BIT_32_31</a></td></tr>
<tr class="memdesc:ga7076abba3605a1caade569051b8070e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable all USB interrupts.  <a href="group___l_p_c17xx___sys_ctl___register___u_s_b_i_n_t_s_t.html#ga7076abba3605a1caade569051b8070e8">More...</a><br/></td></tr>
<tr class="separator:ga7076abba3605a1caade569051b8070e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cb6cc1d081c5d108441df2094996af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga60cb6cc1d081c5d108441df2094996af">DMAREQSEL_DMASEL00</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga60cb6cc1d081c5d108441df2094996af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 0:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga60cb6cc1d081c5d108441df2094996af">More...</a><br/></td></tr>
<tr class="separator:ga60cb6cc1d081c5d108441df2094996af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb185a589ebe027d7b5b28811fe6dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gadcb185a589ebe027d7b5b28811fe6dfc">DMAREQSEL_DMASEL00_UNUSED</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gadcb185a589ebe027d7b5b28811fe6dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91fef43c15c544d979377c921b6c7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaa91fef43c15c544d979377c921b6c7e3">DMAREQSEL_DMASEL00_TIMER0_M0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="separator:gaa91fef43c15c544d979377c921b6c7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac208de7d80b0415656bd007d4e2d2c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gac208de7d80b0415656bd007d4e2d2c6a">DMAREQSEL_DMASEL01</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gac208de7d80b0415656bd007d4e2d2c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 1:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gac208de7d80b0415656bd007d4e2d2c6a">More...</a><br/></td></tr>
<tr class="separator:gac208de7d80b0415656bd007d4e2d2c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119b03b1c99642464c615fa3881277b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga119b03b1c99642464c615fa3881277b8">DMAREQSEL_DMASEL01_SD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga119b03b1c99642464c615fa3881277b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadceaf19b90c1f2d2aa31c12d182b576c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gadceaf19b90c1f2d2aa31c12d182b576c">DMAREQSEL_DMASEL01_TIMER0_M1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="separator:gadceaf19b90c1f2d2aa31c12d182b576c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6180a6f80ec59435e818d4c65afdb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gab6180a6f80ec59435e818d4c65afdb4a">DMAREQSEL_DMASEL02</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gab6180a6f80ec59435e818d4c65afdb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMASEL02 Selects the DMA request for GPDMA input 2:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gab6180a6f80ec59435e818d4c65afdb4a">More...</a><br/></td></tr>
<tr class="separator:gab6180a6f80ec59435e818d4c65afdb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac9cb9ac46287b91dcb61d49e215cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga5ac9cb9ac46287b91dcb61d49e215cae">DMAREQSEL_DMASEL02_SSP0_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga5ac9cb9ac46287b91dcb61d49e215cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d8eacf8fb481e066a544b77bf54a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga17d8eacf8fb481e066a544b77bf54a9a">DMAREQSEL_DMASEL02_TIMER1_M0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="separator:ga17d8eacf8fb481e066a544b77bf54a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2452ebfb818f4926ae38f9e5addd3070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga2452ebfb818f4926ae38f9e5addd3070">DMAREQSEL_DMASEL03</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga2452ebfb818f4926ae38f9e5addd3070"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMASEL03 Selects the DMA request for GPDMA input 3:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga2452ebfb818f4926ae38f9e5addd3070">More...</a><br/></td></tr>
<tr class="separator:ga2452ebfb818f4926ae38f9e5addd3070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982ba73be3fedeaf0eb6ccb136428f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga982ba73be3fedeaf0eb6ccb136428f92">DMAREQSEL_DMASEL03_SSP0_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga982ba73be3fedeaf0eb6ccb136428f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2ba895c0d8642029ad48376c670a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gabc2ba895c0d8642029ad48376c670a7e">DMAREQSEL_DMASEL03_TIMER1_M1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="separator:gabc2ba895c0d8642029ad48376c670a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2944f6166a2809f5391dabd521018b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gae2944f6166a2809f5391dabd521018b9">DMAREQSEL_DMASEL04</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gae2944f6166a2809f5391dabd521018b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMASEL04 Selects the DMA request for GPDMA input 4:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gae2944f6166a2809f5391dabd521018b9">More...</a><br/></td></tr>
<tr class="separator:gae2944f6166a2809f5391dabd521018b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cc80fd572f5b7f01b5e291d8bc155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga684cc80fd572f5b7f01b5e291d8bc155">DMAREQSEL_DMASEL04_SSP1_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga684cc80fd572f5b7f01b5e291d8bc155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5216f2b86f3da57df14ca25dec6281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga2d5216f2b86f3da57df14ca25dec6281">DMAREQSEL_DMASEL04_TIMER2_M0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="separator:ga2d5216f2b86f3da57df14ca25dec6281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a080e215d2812d8163edc29ebf3b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaf2a080e215d2812d8163edc29ebf3b1a">DMAREQSEL_DMASEL05</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gaf2a080e215d2812d8163edc29ebf3b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMASEL05 Selects the DMA request for GPDMA input 5:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaf2a080e215d2812d8163edc29ebf3b1a">More...</a><br/></td></tr>
<tr class="separator:gaf2a080e215d2812d8163edc29ebf3b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8936cea850297ad80c73017e790285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gae8936cea850297ad80c73017e790285d">DMAREQSEL_DMASEL05_SSP1_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gae8936cea850297ad80c73017e790285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeea542fbecb03513d2140205f52aeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gafeea542fbecb03513d2140205f52aeac">DMAREQSEL_DMASEL05_TIMER2_M1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="separator:gafeea542fbecb03513d2140205f52aeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab226db5b1647891d55fdefc75b371d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gab226db5b1647891d55fdefc75b371d83">DMAREQSEL_DMASEL06</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gab226db5b1647891d55fdefc75b371d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 6:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gab226db5b1647891d55fdefc75b371d83">More...</a><br/></td></tr>
<tr class="separator:gab226db5b1647891d55fdefc75b371d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a68e2a0f2be3fd046ee81be0c648fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga0a68e2a0f2be3fd046ee81be0c648fbb">DMAREQSEL_DMASEL06_SSP2_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga0a68e2a0f2be3fd046ee81be0c648fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64074f20cf43f1b7cb3d98747f27f682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga64074f20cf43f1b7cb3d98747f27f682">DMAREQSEL_DMASEL06_I2C_CH0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="separator:ga64074f20cf43f1b7cb3d98747f27f682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfeb6e861a2757b9ba5219243969ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gacfeb6e861a2757b9ba5219243969ee60">DMAREQSEL_DMASEL07</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gacfeb6e861a2757b9ba5219243969ee60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 7:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gacfeb6e861a2757b9ba5219243969ee60">More...</a><br/></td></tr>
<tr class="separator:gacfeb6e861a2757b9ba5219243969ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ac9d12e44c67008731a84f5a1dfa98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gab1ac9d12e44c67008731a84f5a1dfa98">DMAREQSEL_DMASEL07_SSP2_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gab1ac9d12e44c67008731a84f5a1dfa98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5791c2dd2aee99c3be728e1c3ca1f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gac5791c2dd2aee99c3be728e1c3ca1f84">DMAREQSEL_DMASEL07_I2C_CH1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="separator:gac5791c2dd2aee99c3be728e1c3ca1f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbd1510606933cc3dac6bbe5f73d098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga9bbd1510606933cc3dac6bbe5f73d098">DMAREQSEL_DMASEL10</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:ga9bbd1510606933cc3dac6bbe5f73d098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 10:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga9bbd1510606933cc3dac6bbe5f73d098">More...</a><br/></td></tr>
<tr class="separator:ga9bbd1510606933cc3dac6bbe5f73d098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9ecdb77f1d71ece447ef7c8c87624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga66a9ecdb77f1d71ece447ef7c8c87624">DMAREQSEL_DMASEL10_UART0_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga66a9ecdb77f1d71ece447ef7c8c87624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88dfc1fa42dc7cc9420327ede91fa9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga88dfc1fa42dc7cc9420327ede91fa9d5">DMAREQSEL_DMASEL10_UART3_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="separator:ga88dfc1fa42dc7cc9420327ede91fa9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1396c9d49bbc5630d1a579378df89fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga1396c9d49bbc5630d1a579378df89fc5">DMAREQSEL_DMASEL11</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:ga1396c9d49bbc5630d1a579378df89fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 11:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga1396c9d49bbc5630d1a579378df89fc5">More...</a><br/></td></tr>
<tr class="separator:ga1396c9d49bbc5630d1a579378df89fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac322c10e61c635dc834eaac8623360f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gac322c10e61c635dc834eaac8623360f8">DMAREQSEL_DMASEL11_UART0_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gac322c10e61c635dc834eaac8623360f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeaf12b3d648d5020f75d7875c9e657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaadeaf12b3d648d5020f75d7875c9e657">DMAREQSEL_DMASEL11_UART3_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="separator:gaadeaf12b3d648d5020f75d7875c9e657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c98c76d9f97a1ebd493990ab8d1fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga10c98c76d9f97a1ebd493990ab8d1fed">DMAREQSEL_DMASEL12</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga10c98c76d9f97a1ebd493990ab8d1fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 12:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga10c98c76d9f97a1ebd493990ab8d1fed">More...</a><br/></td></tr>
<tr class="separator:ga10c98c76d9f97a1ebd493990ab8d1fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c423ba9f5e15ae3a156eade350911db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga8c423ba9f5e15ae3a156eade350911db">DMAREQSEL_DMASEL12_UART1_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga8c423ba9f5e15ae3a156eade350911db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf96a5852f63ff2a7fed3165c7b728d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaaf96a5852f63ff2a7fed3165c7b728d9">DMAREQSEL_DMASEL12_UART4_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="separator:gaaf96a5852f63ff2a7fed3165c7b728d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dea01b565ca9dedd50f4ce94fc3b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaa3dea01b565ca9dedd50f4ce94fc3b76">DMAREQSEL_DMASEL13</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:gaa3dea01b565ca9dedd50f4ce94fc3b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 13:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaa3dea01b565ca9dedd50f4ce94fc3b76">More...</a><br/></td></tr>
<tr class="separator:gaa3dea01b565ca9dedd50f4ce94fc3b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad1d4882b73632840c0ec4e98339fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga8ad1d4882b73632840c0ec4e98339fdf">DMAREQSEL_DMASEL13_UART1_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga8ad1d4882b73632840c0ec4e98339fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eae06e4bae9868f7528ebd8ab7dbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga00eae06e4bae9868f7528ebd8ab7dbcc">DMAREQSEL_DMASEL13_UART4_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="separator:ga00eae06e4bae9868f7528ebd8ab7dbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d0a811138ab6e4f2698f446b47e33f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga30d0a811138ab6e4f2698f446b47e33f">DMAREQSEL_DMASEL14</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:ga30d0a811138ab6e4f2698f446b47e33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 14:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga30d0a811138ab6e4f2698f446b47e33f">More...</a><br/></td></tr>
<tr class="separator:ga30d0a811138ab6e4f2698f446b47e33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22539784e61b30e92d3e4f26dda70a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga22539784e61b30e92d3e4f26dda70a4f">DMAREQSEL_DMASEL14_UART2_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga22539784e61b30e92d3e4f26dda70a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeafd40eb881c90f9e2af5ed40a484e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gadeafd40eb881c90f9e2af5ed40a484e2">DMAREQSEL_DMASEL14_TIMER3_M0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="separator:gadeafd40eb881c90f9e2af5ed40a484e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4150b50e2b4ad8dfabe8d7c791dc822c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga4150b50e2b4ad8dfabe8d7c791dc822c">DMAREQSEL_DMASEL15</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="memdesc:ga4150b50e2b4ad8dfabe8d7c791dc822c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 15:  <a href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga4150b50e2b4ad8dfabe8d7c791dc822c">More...</a><br/></td></tr>
<tr class="separator:ga4150b50e2b4ad8dfabe8d7c791dc822c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fb70f985756d2906711b4dc85ec0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gad0fb70f985756d2906711b4dc85ec0dd">DMAREQSEL_DMASEL15_UART2_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gad0fb70f985756d2906711b4dc85ec0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee76b7a82a38455419dd3ed57b0c1b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaee76b7a82a38455419dd3ed57b0c1b89">DMAREQSEL_DMASEL15_TIMER3_M1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="separator:gaee76b7a82a38455419dd3ed57b0c1b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac361df1cda1339db3dbe8de9c3b77937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#gac361df1cda1339db3dbe8de9c3b77937">CLKOUTCFG_CLKOUTSEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 0)</td></tr>
<tr class="memdesc:gac361df1cda1339db3dbe8de9c3b77937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the clock source for the CLKOUT function.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#gac361df1cda1339db3dbe8de9c3b77937">More...</a><br/></td></tr>
<tr class="separator:gac361df1cda1339db3dbe8de9c3b77937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d076c7d64f9081f2ffd718bc5e2c7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga1d076c7d64f9081f2ffd718bc5e2c7bc">CLKOUTCFG_CLKOUTSEL_CPU</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga1d076c7d64f9081f2ffd718bc5e2c7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the CPU clock as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga1d076c7d64f9081f2ffd718bc5e2c7bc">More...</a><br/></td></tr>
<tr class="separator:ga1d076c7d64f9081f2ffd718bc5e2c7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb343f7ac6ffb165acffd8c51a9e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga2bb343f7ac6ffb165acffd8c51a9e6e8">CLKOUTCFG_CLKOUTSEL_M_OSC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga2bb343f7ac6ffb165acffd8c51a9e6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the main oscillator as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga2bb343f7ac6ffb165acffd8c51a9e6e8">More...</a><br/></td></tr>
<tr class="separator:ga2bb343f7ac6ffb165acffd8c51a9e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402cf9a2923af5313ea8a711fd816fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga402cf9a2923af5313ea8a711fd816fbd">CLKOUTCFG_CLKOUTSEL_IRC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga402cf9a2923af5313ea8a711fd816fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the Internal RC oscillator as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga402cf9a2923af5313ea8a711fd816fbd">More...</a><br/></td></tr>
<tr class="separator:ga402cf9a2923af5313ea8a711fd816fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef8a56c8c1302e6a8c846fe4a7620e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga4ef8a56c8c1302e6a8c846fe4a7620e6">CLKOUTCFG_CLKOUTSEL_USB</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td></tr>
<tr class="memdesc:ga4ef8a56c8c1302e6a8c846fe4a7620e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the USB clock as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga4ef8a56c8c1302e6a8c846fe4a7620e6">More...</a><br/></td></tr>
<tr class="separator:ga4ef8a56c8c1302e6a8c846fe4a7620e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d69887dfcbbfa9e04c6c013111998d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga0d69887dfcbbfa9e04c6c013111998d7">CLKOUTCFG_CLKOUTSEL_RTC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga0d69887dfcbbfa9e04c6c013111998d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the RTC oscillator as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga0d69887dfcbbfa9e04c6c013111998d7">More...</a><br/></td></tr>
<tr class="separator:ga0d69887dfcbbfa9e04c6c013111998d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5c17be50a513438bfd5d22c475d817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga1b5c17be50a513438bfd5d22c475d817">CLKOUTCFG_CLKOUTDIV_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 4)</td></tr>
<tr class="memdesc:ga1b5c17be50a513438bfd5d22c475d817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer value to divide the output clock by, minus one.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga1b5c17be50a513438bfd5d22c475d817">More...</a><br/></td></tr>
<tr class="separator:ga1b5c17be50a513438bfd5d22c475d817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48969f381ed388736e5c17f9b32e20bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga48969f381ed388736e5c17f9b32e20bf">CLKOUTCFG_CLKOUT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga48969f381ed388736e5c17f9b32e20bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLKOUT enable control, allows switching the CLKOUT source without glitches.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#ga48969f381ed388736e5c17f9b32e20bf">More...</a><br/></td></tr>
<tr class="separator:ga48969f381ed388736e5c17f9b32e20bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef9c3044eefef0e4c54e53c3914397f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#gacef9c3044eefef0e4c54e53c3914397f">CLKOUTCFG_CLKOUT_ACT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gacef9c3044eefef0e4c54e53c3914397f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLKOUT activity indication.  <a href="group___l_p_c17xx___sys_ctl___register___c_l_k_o_u_t_c_f_g.html#gacef9c3044eefef0e4c54e53c3914397f">More...</a><br/></td></tr>
<tr class="separator:gacef9c3044eefef0e4c54e53c3914397f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7427302ea2199ee921d0df21372c2580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga7427302ea2199ee921d0df21372c2580">RSTCON0_RSTLCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga7427302ea2199ee921d0df21372c2580"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD controller reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga7427302ea2199ee921d0df21372c2580">More...</a><br/></td></tr>
<tr class="separator:ga7427302ea2199ee921d0df21372c2580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733bdc34108bbd533110bef73ec40361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga733bdc34108bbd533110bef73ec40361">RSTCON0_RSTTIM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga733bdc34108bbd533110bef73ec40361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 0 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga733bdc34108bbd533110bef73ec40361">More...</a><br/></td></tr>
<tr class="separator:ga733bdc34108bbd533110bef73ec40361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432014e0b3d12f39fab41ba90afd8e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga432014e0b3d12f39fab41ba90afd8e26">RSTCON0_RSTTIM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga432014e0b3d12f39fab41ba90afd8e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 1 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga432014e0b3d12f39fab41ba90afd8e26">More...</a><br/></td></tr>
<tr class="separator:ga432014e0b3d12f39fab41ba90afd8e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edf7e688c749d56218df9f614734aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga2edf7e688c749d56218df9f614734aed">RSTCON0_RSTUART0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga2edf7e688c749d56218df9f614734aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga2edf7e688c749d56218df9f614734aed">More...</a><br/></td></tr>
<tr class="separator:ga2edf7e688c749d56218df9f614734aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff10427ee95bd09c643c2e0f12e54e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaff10427ee95bd09c643c2e0f12e54e11">RSTCON0_RSTUART1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gaff10427ee95bd09c643c2e0f12e54e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaff10427ee95bd09c643c2e0f12e54e11">More...</a><br/></td></tr>
<tr class="separator:gaff10427ee95bd09c643c2e0f12e54e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4cd081218501205997710ae6bfcf5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga5e4cd081218501205997710ae6bfcf5f">RSTCON0_RSTPWM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga5e4cd081218501205997710ae6bfcf5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga5e4cd081218501205997710ae6bfcf5f">More...</a><br/></td></tr>
<tr class="separator:ga5e4cd081218501205997710ae6bfcf5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1f9d21aea4e4a536d62bc0379e174b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga9c1f9d21aea4e4a536d62bc0379e174b">RSTCON0_RSTPWM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga9c1f9d21aea4e4a536d62bc0379e174b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga9c1f9d21aea4e4a536d62bc0379e174b">More...</a><br/></td></tr>
<tr class="separator:ga9c1f9d21aea4e4a536d62bc0379e174b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadecf6626ec6895ab93b46c31ba734d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gadadecf6626ec6895ab93b46c31ba734d">RSTCON0_RSTI2C0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gadadecf6626ec6895ab93b46c31ba734d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C0 interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gadadecf6626ec6895ab93b46c31ba734d">More...</a><br/></td></tr>
<tr class="separator:gadadecf6626ec6895ab93b46c31ba734d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab203edebcd8032ad10b3cfd3f5e26024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gab203edebcd8032ad10b3cfd3f5e26024">RSTCON0_RSTUART4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gab203edebcd8032ad10b3cfd3f5e26024"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gab203edebcd8032ad10b3cfd3f5e26024">More...</a><br/></td></tr>
<tr class="separator:gab203edebcd8032ad10b3cfd3f5e26024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afc7be95af3585b4dc155359ad9c9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga6afc7be95af3585b4dc155359ad9c9b5">RSTCON0_RSTRTC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga6afc7be95af3585b4dc155359ad9c9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC and Event Monitor/Recorder reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga6afc7be95af3585b4dc155359ad9c9b5">More...</a><br/></td></tr>
<tr class="separator:ga6afc7be95af3585b4dc155359ad9c9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb203300192818fe800cd2e6c05337ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gadb203300192818fe800cd2e6c05337ec">RSTCON0_RSTSSP1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:gadb203300192818fe800cd2e6c05337ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SSP 1 interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gadb203300192818fe800cd2e6c05337ec">More...</a><br/></td></tr>
<tr class="separator:gadb203300192818fe800cd2e6c05337ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad491685b915b1956b373ef758585e944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gad491685b915b1956b373ef758585e944">RSTCON0_RSTEMC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:gad491685b915b1956b373ef758585e944"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Memory Controller reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gad491685b915b1956b373ef758585e944">More...</a><br/></td></tr>
<tr class="separator:gad491685b915b1956b373ef758585e944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5d68625877a8832f8d64c0055e3ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga3f5d68625877a8832f8d64c0055e3ee5">RSTCON0_RSTADC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga3f5d68625877a8832f8d64c0055e3ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">A/D converter (ADC) reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga3f5d68625877a8832f8d64c0055e3ee5">More...</a><br/></td></tr>
<tr class="separator:ga3f5d68625877a8832f8d64c0055e3ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e63e3f8b0e28bdfe028fee722f0c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaa7e63e3f8b0e28bdfe028fee722f0c57">RSTCON0_RSTCAN1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:gaa7e63e3f8b0e28bdfe028fee722f0c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Controller 1 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaa7e63e3f8b0e28bdfe028fee722f0c57">More...</a><br/></td></tr>
<tr class="separator:gaa7e63e3f8b0e28bdfe028fee722f0c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd0ad06aa9eed00c16ed36412195ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga9cd0ad06aa9eed00c16ed36412195ad0">RSTCON0_RSTCAN2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:ga9cd0ad06aa9eed00c16ed36412195ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Controller 2 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga9cd0ad06aa9eed00c16ed36412195ad0">More...</a><br/></td></tr>
<tr class="separator:ga9cd0ad06aa9eed00c16ed36412195ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248485fa11436bfcd2facd2e5409a47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga248485fa11436bfcd2facd2e5409a47b">RSTCON0_RSTGPIO</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="memdesc:ga248485fa11436bfcd2facd2e5409a47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset control bit for GPIO, and GPIO interrupts.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga248485fa11436bfcd2facd2e5409a47b">More...</a><br/></td></tr>
<tr class="separator:ga248485fa11436bfcd2facd2e5409a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ef7dde7509e10d4cf276034efe6620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga52ef7dde7509e10d4cf276034efe6620">RSTCON0_RSTSPIFI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:ga52ef7dde7509e10d4cf276034efe6620"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Flash Interface reset control bit (LPC1773 only)  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga52ef7dde7509e10d4cf276034efe6620">More...</a><br/></td></tr>
<tr class="separator:ga52ef7dde7509e10d4cf276034efe6620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6126df65595a32ed86855fe788bf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaaa6126df65595a32ed86855fe788bf02">RSTCON0_RSTMCPWM</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td></tr>
<tr class="memdesc:gaaa6126df65595a32ed86855fe788bf02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control PWM reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaaa6126df65595a32ed86855fe788bf02">More...</a><br/></td></tr>
<tr class="separator:gaaa6126df65595a32ed86855fe788bf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dbb13035e8bc0aebedecb05d48b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaf1dbb13035e8bc0aebedecb05d48b530">RSTCON0_RSTQEI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:gaf1dbb13035e8bc0aebedecb05d48b530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaf1dbb13035e8bc0aebedecb05d48b530">More...</a><br/></td></tr>
<tr class="separator:gaf1dbb13035e8bc0aebedecb05d48b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df516a0f1167b196032822e7d359ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga2df516a0f1167b196032822e7d359ce9">RSTCON0_RSTI2C1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td></tr>
<tr class="memdesc:ga2df516a0f1167b196032822e7d359ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C1 interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga2df516a0f1167b196032822e7d359ce9">More...</a><br/></td></tr>
<tr class="separator:ga2df516a0f1167b196032822e7d359ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e075eebded0419fde600cf4a92fdcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga4e075eebded0419fde600cf4a92fdcdc">RSTCON0_RSTSSP2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:ga4e075eebded0419fde600cf4a92fdcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SSP2 interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga4e075eebded0419fde600cf4a92fdcdc">More...</a><br/></td></tr>
<tr class="separator:ga4e075eebded0419fde600cf4a92fdcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f450741788fd05b26d22b57936679d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga35f450741788fd05b26d22b57936679d">RSTCON0_RSTSSP0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td></tr>
<tr class="memdesc:ga35f450741788fd05b26d22b57936679d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SSP0 interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga35f450741788fd05b26d22b57936679d">More...</a><br/></td></tr>
<tr class="separator:ga35f450741788fd05b26d22b57936679d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f45af564595af3bebe82530aa58f7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga8f45af564595af3bebe82530aa58f7f7">RSTCON0_RSTTIM2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td></tr>
<tr class="memdesc:ga8f45af564595af3bebe82530aa58f7f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga8f45af564595af3bebe82530aa58f7f7">More...</a><br/></td></tr>
<tr class="separator:ga8f45af564595af3bebe82530aa58f7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a68c5112d30d9cff0a2dec8ad63dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga94a68c5112d30d9cff0a2dec8ad63dc7">RSTCON0_RSTTIM3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a></td></tr>
<tr class="memdesc:ga94a68c5112d30d9cff0a2dec8ad63dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga94a68c5112d30d9cff0a2dec8ad63dc7">More...</a><br/></td></tr>
<tr class="separator:ga94a68c5112d30d9cff0a2dec8ad63dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a61837f582d616c954c4e68fa743eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga69a61837f582d616c954c4e68fa743eb">RSTCON0_RSTUART2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="memdesc:ga69a61837f582d616c954c4e68fa743eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga69a61837f582d616c954c4e68fa743eb">More...</a><br/></td></tr>
<tr class="separator:ga69a61837f582d616c954c4e68fa743eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29949d3edf5407e333a12a21a1c9acae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga29949d3edf5407e333a12a21a1c9acae">RSTCON0_RSTUART3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a></td></tr>
<tr class="memdesc:ga29949d3edf5407e333a12a21a1c9acae"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga29949d3edf5407e333a12a21a1c9acae">More...</a><br/></td></tr>
<tr class="separator:ga29949d3edf5407e333a12a21a1c9acae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b49b8b8a585a921c7c2f27cb3cfeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga90b49b8b8a585a921c7c2f27cb3cfeda">RSTCON0_RSTI2C2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a></td></tr>
<tr class="memdesc:ga90b49b8b8a585a921c7c2f27cb3cfeda"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface 2 reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga90b49b8b8a585a921c7c2f27cb3cfeda">More...</a><br/></td></tr>
<tr class="separator:ga90b49b8b8a585a921c7c2f27cb3cfeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24f7c455ee25940c33d0e29ec33f709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaa24f7c455ee25940c33d0e29ec33f709">RSTCON0_RSTI2S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga701de910282a370d8997225861bf56f1">BIT_32_27</a></td></tr>
<tr class="memdesc:gaa24f7c455ee25940c33d0e29ec33f709"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaa24f7c455ee25940c33d0e29ec33f709">More...</a><br/></td></tr>
<tr class="separator:gaa24f7c455ee25940c33d0e29ec33f709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad529b314c868f57dab1070bc8d77a547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gad529b314c868f57dab1070bc8d77a547">RSTCON0_RSTSDC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6cca00f6aaf7d1ae17f4bc9d11a071ca">BIT_32_28</a></td></tr>
<tr class="memdesc:gad529b314c868f57dab1070bc8d77a547"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Card interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gad529b314c868f57dab1070bc8d77a547">More...</a><br/></td></tr>
<tr class="separator:gad529b314c868f57dab1070bc8d77a547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf0fdf601da5fc8a0a4add10bf91bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga1cf0fdf601da5fc8a0a4add10bf91bca">RSTCON0_RSTGPDMA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa86506d43f95b253b453478614686089">BIT_32_29</a></td></tr>
<tr class="memdesc:ga1cf0fdf601da5fc8a0a4add10bf91bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPDMA function reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga1cf0fdf601da5fc8a0a4add10bf91bca">More...</a><br/></td></tr>
<tr class="separator:ga1cf0fdf601da5fc8a0a4add10bf91bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fb8bd02c296b4932296bad81623a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gae9fb8bd02c296b4932296bad81623a1e">RSTCON0_RSTENET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga8c3eb4a6475a0af70f4f2444ecfbff89">BIT_32_30</a></td></tr>
<tr class="memdesc:gae9fb8bd02c296b4932296bad81623a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet block reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gae9fb8bd02c296b4932296bad81623a1e">More...</a><br/></td></tr>
<tr class="separator:gae9fb8bd02c296b4932296bad81623a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8c7a93a690b75876f9e22445f324d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga5d8c7a93a690b75876f9e22445f324d8">RSTCON0_RSTUSB</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga3e2a59a316671c63b38ddc1973841022">BIT_32_31</a></td></tr>
<tr class="memdesc:ga5d8c7a93a690b75876f9e22445f324d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB interface reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga5d8c7a93a690b75876f9e22445f324d8">More...</a><br/></td></tr>
<tr class="separator:ga5d8c7a93a690b75876f9e22445f324d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e9b7762b577382b2abe6863d4acc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n1.html#ga53e9b7762b577382b2abe6863d4acc8a">RSTCON1_RSTIOCON</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga53e9b7762b577382b2abe6863d4acc8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset control bit for the IOCON registers.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n1.html#ga53e9b7762b577382b2abe6863d4acc8a">More...</a><br/></td></tr>
<tr class="separator:ga53e9b7762b577382b2abe6863d4acc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10098be0c62c5f79b55451f3f6f1c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n1.html#ga10098be0c62c5f79b55451f3f6f1c451">RSTCON1_RSTDAC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga10098be0c62c5f79b55451f3f6f1c451"><td class="mdescLeft">&#160;</td><td class="mdescRight">D/A converter (DAC) reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n1.html#ga10098be0c62c5f79b55451f3f6f1c451">More...</a><br/></td></tr>
<tr class="separator:ga10098be0c62c5f79b55451f3f6f1c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde645344f74efa365cd3c7a40e42f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n1.html#gacde645344f74efa365cd3c7a40e42f0e">RSTCON1_RSTCANACC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gacde645344f74efa365cd3c7a40e42f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter reset control bit.  <a href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n1.html#gacde645344f74efa365cd3c7a40e42f0e">More...</a><br/></td></tr>
<tr class="separator:gacde645344f74efa365cd3c7a40e42f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c13395892c9dc5e7668ecfd45e18a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html#ga58c13395892c9dc5e7668ecfd45e18a2">EMCDLYCTL_CMDDLY_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 4, 0)</td></tr>
<tr class="memdesc:ga58c13395892c9dc5e7668ecfd45e18a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay value for EMC outputs in command delayed mode.  <a href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html#ga58c13395892c9dc5e7668ecfd45e18a2">More...</a><br/></td></tr>
<tr class="separator:ga58c13395892c9dc5e7668ecfd45e18a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526dcfb4d2f2824454e7a8c239bcf5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html#ga526dcfb4d2f2824454e7a8c239bcf5f8">EMCDLYCTL_FBCLKDLY_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 12, 8)</td></tr>
<tr class="memdesc:ga526dcfb4d2f2824454e7a8c239bcf5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay value for the feedback clock that controls input data sampling.  <a href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html#ga526dcfb4d2f2824454e7a8c239bcf5f8">More...</a><br/></td></tr>
<tr class="separator:ga526dcfb4d2f2824454e7a8c239bcf5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b31b49a559db2879ec17962abb4529e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html#ga7b31b49a559db2879ec17962abb4529e">EMCDLYCTL_CLKOUT0DLY_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 20, 16)</td></tr>
<tr class="memdesc:ga7b31b49a559db2879ec17962abb4529e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay value for the CLKOUT0 output.  <a href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html#ga7b31b49a559db2879ec17962abb4529e">More...</a><br/></td></tr>
<tr class="separator:ga7b31b49a559db2879ec17962abb4529e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9ebcc4bf60faa6036f5c7d31678c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html#gaee9ebcc4bf60faa6036f5c7d31678c16">EMCDLYCTL_CLKOUT1DLY_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 28, 24)</td></tr>
<tr class="memdesc:gaee9ebcc4bf60faa6036f5c7d31678c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay value for the CLKOUT1 output.  <a href="group___l_p_c17xx___sys_ctl___register___e_m_c_d_l_y_c_t_l.html#gaee9ebcc4bf60faa6036f5c7d31678c16">More...</a><br/></td></tr>
<tr class="separator:gaee9ebcc4bf60faa6036f5c7d31678c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6924949c2abc42ecc95051162a78bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_a_l.html#ga6924949c2abc42ecc95051162a78bb31">EMCCAL_CALVALUE_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="separator:ga6924949c2abc42ecc95051162a78bb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598df9b25993e0e8a358904e54b8171a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_a_l.html#ga598df9b25993e0e8a358904e54b8171a">EMCCAL_START</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:ga598df9b25993e0e8a358904e54b8171a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start control bit for the EMC calibration counter.  <a href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_a_l.html#ga598df9b25993e0e8a358904e54b8171a">More...</a><br/></td></tr>
<tr class="separator:ga598df9b25993e0e8a358904e54b8171a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127b2769e8e82200e32b7dd79f1d72cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_a_l.html#ga127b2769e8e82200e32b7dd79f1d72cd">EMCCAL_DONE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="memdesc:ga127b2769e8e82200e32b7dd79f1d72cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Measurement completion flag.  <a href="group___l_p_c17xx___sys_ctl___register___e_m_c_c_a_l.html#ga127b2769e8e82200e32b7dd79f1d72cd">More...</a><br/></td></tr>
<tr class="separator:ga127b2769e8e82200e32b7dd79f1d72cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Macros used when accessing the system control hardware. </p>
<dl class="section version"><dt>Version</dt><dd>V2.2.1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>$CURRENTTIME$ </dd></dl>
<dl class="section author"><dt>Author</dt><dd>CooCox </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd></dd></dl>
<p>Copyright (c) 2011, CooCox All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the &lt;ORGANIZATION&gt; nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="afce5a78b19a47bf4b287e4fdfd4e2fc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_176x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00054">54</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
