INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meep/Desktop/File/hw_syn_lab/lab4/lab4.srcs/sources_1/new/BinarytoBCDConverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryToBCDConverter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meep/Desktop/File/hw_syn_lab/lab4/lab4.srcs/sources_1/new/BinaryToBCDConverterTestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryToBCDConverterTestbench
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Meep/Desktop/File/hw_syn_lab/lab4/lab4.srcs/sources_1/new/BinaryToBCDConverterTestbench.v:43]
