//
// SPDX-FileCopyrightText: Copyright 2024 Arm Limited and/or its affiliates <open-source-office@arm.com>
//
// SPDX-License-Identifier: Apache-2.0
//

#if !defined(__ARM_FEATURE_DOTPROD)
#error "Dotprod extension required to compile this micro-kernel"
#else  // Architectural features check.
#include "kai_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod.h"

#include <arm_neon.h>
#include <stddef.h>
#include <stdint.h>

#include "kai/kai_common.h"

static const size_t kai_m_step = 1;
static const size_t kai_n_step = 8;
static const size_t kai_mr = 1;
static const size_t kai_nr = 8;
static const size_t kai_kr = 16;
static const size_t kai_sr = 2;
static const size_t kai_num_bytes_multiplier_lhs = sizeof(float);
static const size_t kai_num_bytes_multiplier_rhs = sizeof(float);
static const size_t kai_num_bytes_offset_lhs = sizeof(int32_t);
static const size_t kai_num_bytes_sum_rhs = sizeof(int32_t);
static const size_t kai_num_bytes_bias = sizeof(float);

inline static size_t kai_k_roundedup(size_t k) {
    // Since we pack a float and int32 value at the end of the row,
    // we must make sure that k is a multiple of 4 for alignment
    size_t kr_sr_roundedup4 = kai_roundup(kai_kr * kai_sr, 4);
    return kai_roundup(k, kr_sr_roundedup4);
}

inline static size_t kai_lhs_packed_stride(size_t k) {
    const size_t k_internal = kai_k_roundedup(k);

    KAI_ASSERT((k_internal % 2) == 0);

    return kai_mr * (k_internal * sizeof(int8_t) + kai_num_bytes_multiplier_lhs + kai_num_bytes_offset_lhs);
}

inline static size_t kai_rhs_packed_stride(size_t k) {
    const size_t k_internal = kai_k_roundedup(k);

    KAI_ASSERT((k_internal % 2) == 0);

    return kai_nr * ((k_internal / 2) + kai_num_bytes_multiplier_rhs + kai_num_bytes_sum_rhs + kai_num_bytes_bias);
}

size_t kai_get_m_step_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(void) {
    return kai_m_step;
}

size_t kai_get_n_step_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(void) {
    return kai_n_step;
}

size_t kai_get_mr_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(void) {
    return kai_mr;
}

size_t kai_get_nr_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(void) {
    return kai_nr;
}

size_t kai_get_kr_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(void) {
    return kai_kr;
}

size_t kai_get_sr_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(void) {
    return kai_sr;
}

size_t kai_get_lhs_packed_offset_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(size_t m_idx, size_t k) {
    KAI_ASSERT((m_idx % kai_m_step) == 0);

    return (m_idx / kai_m_step) * kai_lhs_packed_stride(k);
}

size_t kai_get_rhs_packed_offset_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(size_t n_idx, size_t k) {
    KAI_ASSERT((n_idx % kai_n_step) == 0);

    return (n_idx / kai_n_step) * kai_rhs_packed_stride(k);
}

size_t kai_get_dst_offset_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(
    size_t m_idx, size_t n_idx, size_t dst_stride) {
    KAI_ASSERT((m_idx % kai_m_step) == 0);
    KAI_ASSERT((n_idx % kai_n_step) == 0);

    return (n_idx * sizeof(float)) + m_idx * dst_stride;
}

size_t kai_get_dst_size_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(size_t m, size_t n) {
    return m * n * sizeof(float);
}

void kai_run_matmul_clamp_f32_qai8dxp1x8_qsi4cxp8x8_1x8x32_neon_dotprod(
    size_t m, size_t n, size_t k, const void* restrict lhs_packed, const void* restrict rhs_packed,
    float* restrict dst,  // NOLINT(readability-non-const-parameter)
    size_t dst_stride_row, size_t dst_stride_col, float scalar_min, float scalar_max) {
    KAI_ASSERT(dst_stride_col == sizeof(float));

    if (m == 0) {
        return;
    }

    const size_t k_internal = kai_k_roundedup(k);

    size_t num_blocks = k_internal / 32;

    float clamp_vals[2] = {scalar_min, scalar_max};
    __asm__ __volatile__(
        "mov x26, #0x20\n"
        "mov x20, #0x8\n"
        "movi v5.16b, #0xf0\n"
        "mov x25, %x[m]\n"
        "madd x26, %x[num_blocks], x26, x20\n"
        "1:"  // Row loop
        "mov x24, %x[rhs_packed]\n"
        "mov x23, %x[n]\n"
        "add x22, %x[dst], %x[dst_stride_row]\n"
        "2:"  // Column loop
        "mov x21, %x[lhs_packed]\n"
        "movi v4.4s, #0x0\n"
        "movi v3.4s, #0x0\n"
        "mov x20, %x[num_blocks]\n"
        "movi v2.4s, #0x0\n"
        "movi v1.4s, #0x0\n"
        "3:"  // Sub block loop
        "ldr q0, [x24, #0x0]\n"
        "ldr q31, [x24, #0x10]\n"
        "subs x20, x20, #0x1\n"
        "ldr q30, [x24, #0x20]\n"
        "ldr q29, [x24, #0x30]\n"
        "ld1r { v28.2d }, [x21], #0x8\n"
        "ldr q27, [x24, #0x40]\n"
        "ldr q26, [x24, #0x50]\n"
        "ldr q25, [x24, #0x60]\n"
        "shl v24.16b, v0.16b, #0x4\n"
        "shl v18.16b, v31.16b, #0x4\n"
        "ldr q23, [x24, #0x70]\n"
        "shl v17.16b, v30.16b, #0x4\n"
        "shl v16.16b, v29.16b, #0x4\n"
        "add x24, x24, #0x80\n"
        "ld1r { v22.2d }, [x21], #0x8\n"
        "shl v21.16b, v27.16b, #0x4\n"
        "and v0.16b, v0.16b, v5.16b\n"
        "ld1r { v20.2d }, [x21], #0x8\n"
        "ld1r { v19.2d }, [x21], #0x8\n"
        ".inst 0x4e9c9704  // sdot v4.4s, v24.16b, v28.16b\n"
        ".inst 0x4e9c9643  // sdot v3.4s, v18.16b, v28.16b\n"
        "shl v18.16b, v26.16b, #0x4\n"
        ".inst 0x4e9c9622  // sdot v2.4s, v17.16b, v28.16b\n"
        ".inst 0x4e9c9601  // sdot v1.4s, v16.16b, v28.16b\n"
        "shl v17.16b, v25.16b, #0x4\n"
        "shl v16.16b, v23.16b, #0x4\n"
        "and v31.16b, v31.16b, v5.16b\n"
        "and v30.16b, v30.16b, v5.16b\n"
        "and v29.16b, v29.16b, v5.16b\n"
        ".inst 0x4e9696a4  // sdot v4.4s, v21.16b, v22.16b\n"
        ".inst 0x4e969643  // sdot v3.4s, v18.16b, v22.16b\n"
        "and v27.16b, v27.16b, v5.16b\n"
        ".inst 0x4e969622  // sdot v2.4s, v17.16b, v22.16b\n"
        ".inst 0x4e969601  // sdot v1.4s, v16.16b, v22.16b\n"
        "and v26.16b, v26.16b, v5.16b\n"
        "and v25.16b, v25.16b, v5.16b\n"
        "and v23.16b, v23.16b, v5.16b\n"
        ".inst 0x4e949404  // sdot v4.4s, v0.16b, v20.16b\n"
        ".inst 0x4e9497e3  // sdot v3.4s, v31.16b, v20.16b\n"
        ".inst 0x4e9497c2  // sdot v2.4s, v30.16b, v20.16b\n"
        ".inst 0x4e9497a1  // sdot v1.4s, v29.16b, v20.16b\n"
        ".inst 0x4e939764  // sdot v4.4s, v27.16b, v19.16b\n"
        ".inst 0x4e939743  // sdot v3.4s, v26.16b, v19.16b\n"
        ".inst 0x4e939722  // sdot v2.4s, v25.16b, v19.16b\n"
        ".inst 0x4e9396e1  // sdot v1.4s, v23.16b, v19.16b\n"
        "bgt 3b\n"
        "ldr q25, [x24, #0x0]\n"
        "ldr q24, [x24, #0x10]\n"
        "addp v4.4s, v4.4s, v3.4s\n"
        "addp v2.4s, v2.4s, v1.4s\n"
        "ld1r { v23.4s }, [x21]\n"
        "ldr q22, [x24, #0x20]\n"
        "add x21, x21, #0x4\n"
        "add x20, %x[clamp_vals], #0x4\n"
        "ld1r { v17.4s }, [x21]\n"
        "ldr q16, [x24, #0x30]\n"
        "cmp x23, #0x8\n"
        "ldr q21, [x24, #0x40]\n"
        "ldr q20, [x24, #0x50]\n"
        "add x24, x24, #0x60\n"
        "ld1r { v19.4s }, [%x[clamp_vals]]\n"
        "ld1r { v18.4s }, [x20]\n"
        "mla v4.4s, v25.4s, v23.s[0]\n"
        "mla v2.4s, v24.4s, v23.s[0]\n"
        "fmul v22.4s, v22.4s, v17.4s\n"
        "fmul v16.4s, v16.4s, v17.4s\n"
        "scvtf v4.4s, v4.4s\n"
        "scvtf v2.4s, v2.4s\n"
        "fmul v17.4s, v4.4s, v22.4s\n"
        "fmul v16.4s, v2.4s, v16.4s\n"
        "fadd v17.4s, v17.4s, v21.4s\n"
        "fadd v16.4s, v16.4s, v20.4s\n"
        "fmax v17.4s, v17.4s, v19.4s\n"
        "fmax v16.4s, v16.4s, v19.4s\n"
        "fmin v17.4s, v17.4s, v18.4s\n"
        "fmin v16.4s, v16.4s, v18.4s\n"
        "blt 4f\n"
        "str q17, [%x[dst], #0x0]\n"
        "str q16, [%x[dst], #0x10]\n"
        "b 9f\n"
        "4:"  // Partial output
        "mov x20, %x[dst]\n"
        "tbz x23, #2, 6f\n"
        "st1 { v17.4s }, [x20], #0x10\n"
        "tbz x23, #1, 5f\n"
        "st1 { v16.d }[0], [x20], #0x8\n"
        "tbz x23, #0, 8f\n"
        "st1 { v16.s }[2], [x20]\n"
        "b 8f\n"
        "5:"  // Output block 0: partial_1_4
        "tbz x23, #0, 8f\n"
        "st1 { v16.s }[0], [x20]\n"
        "b 8f\n"
        "6:"  // Output block 0: partial_2_0
        "tbz x23, #1, 7f\n"
        "st1 { v17.d }[0], [x20], #0x8\n"
        "tbz x23, #0, 8f\n"
        "st1 { v17.s }[2], [x20]\n"
        "b 8f\n"
        "7:"  // Output block 0: partial_1_0
        "st1 { v17.s }[0], [x20]\n"
        "8:"  // Output block 0: Done
        "9:"  // Stores done
        "subs x23, x23, #0x8\n"
        "add %x[dst], %x[dst], #0x20\n"
        "bgt 2b\n"
        "subs x25, x25, #0x1\n"
        "add %x[lhs_packed], %x[lhs_packed], x26\n"
        "mov %x[dst], x22\n"
        "bgt 1b\n"
        : [dst] "+&r"(dst), [lhs_packed] "+&r"(lhs_packed)
        : [clamp_vals] "r"(clamp_vals), [dst_stride_row] "r"(dst_stride_row), [m] "r"(m), [n] "r"(n),
          [num_blocks] "r"(num_blocks), [rhs_packed] "r"(rhs_packed)
        : "cc", "memory", "v0", "v1", "v2", "v3", "v4", "v5", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23",
          "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "x20", "x21", "x22", "x23", "x24", "x25", "x26");
}

#endif  // Architectural features check.
