{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "12", "@timestamp": "2021-11-12T14:09:50.000050-05:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2004", "@month": "11"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Portuguese Foundation of Science and Technology", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": [{"$": "FCT-PRAXIS XXI/BD/ 21353/99"}, {"$": "POSI/43140/CHS/2001"}], "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-05-27T06:10:53.815Z", "xocs:funding-text": "The authors would like to thank Ivor Horton for his valuable comments and suggestions. This work was supported by the Portuguese Foundation of Science and Technology under grants No. FCT-PRAXIS XXI/BD/ 21353/99 and No. POSI/43140/CHS/2001.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Dept. of Electronics/Telecom."}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106542866"}, {"@afid": "60024825"}], "@dptid": "106542866"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Ant\u00f3nio de Brito", "preferred-name": {"ce:given-name": "Ant\u00f3nio de Brito", "ce:initials": "A.d.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.d.B."}, "@seq": "2", "ce:initials": "A.d.B.", "@_fa": "true", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A.d.B."}]}, "citation-title": "Reconfigurable hardware SAT solvers: A survey of systems", "abstracts": "By adapting to computations that are not so well-supported by general-purpose processors, reconfigurable systems achieve significant increases in performance. Such computational systems use high-capacity programmable logic devices and are based on processing units customized to the requirements of a particular application. A great deal of the research effort in this area is aimed at accelerating the solution of combinatorial optimization problems. Special attention in this context was given to the Boolean satisfiability (SAT) problem resulting in a considerable number of different architectures being proposed. This paper presents the state-of-the-art in reconfigurable hardware SAT satisfiers. The analysis and classification of existing systems has been performed according to such criteria as algorithmic issues, reconfiguration modes, the execution model, the programming model, logic capacity, and performance. \u00a9 2004 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Dept. of Electronics/Telecom."}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "I.", "ce:degrees": "Dr.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Boolean satisfiability", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "Hardware acceleration", "@xml:lang": "eng"}, {"$": "Reconfigurable computing", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"codencode": "ITCOB", "sourcetitle-abbrev": "IEEE Trans Comput", "@country": "usa", "issn": "00189340", "volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "@type": "j", "publicationyear": {"@first": "2004"}, "sourcetitle": "IEEE Transactions on Computers", "@srcid": "25033", "publicationdate": {"month": "11", "year": "2004", "date-text": {"@xfab-added": "true", "$": "November 2004"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"$": "721.1"}, {"$": "721.2"}, {"$": "721.3"}, {"$": "921.1"}, {"$": "921.5"}, {"$": "921.6"}]}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "2614"}, {"$": "1708"}, {"$": "1703"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "MATH"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "29", "@year": "2004", "@month": "11"}}, "itemidlist": {"itemid": [{"$": "39509698", "@idtype": "PUI"}, {"$": "2004498693834", "@idtype": "CPX"}, {"$": "8744233904", "@idtype": "SCP"}, {"$": "8744233904", "@idtype": "SGR"}], "ce:doi": "10.1109/TC.2004.102"}}, "tail": {"bibliography": {"@refcount": "44", "reference": [{"ref-fulltext": "G. Estrin, \"Reconfigurable Computer Origins: The UCLA Fixed-Plus-Variable (F+V) Structure Computer,\" IEEE Annals of the History of Computing, pp. 3-9, Oct./Dec. 2002.", "@id": "111205823", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "\"Reconfigurable Computer Origins: The UCLA Fixed-Plus-Variable (F+V ) Structure Computer\""}, "refd-itemidlist": {"itemid": {"$": "0036817822", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "3", "@last": "9"}}, "ref-text": "Oct./Dec", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "IEEE Annals of the History of Computing"}}, {"ref-fulltext": "S.A. Guccione, \"Reconfigurable Computing at Xilinx,\" keynote talk, EUROMICRO Symp. Digital System Design, Sept. 2001.", "@id": "111205824", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "\"Reconfigurable Computing at Xilinx\""}, "refd-itemidlist": {"itemid": {"$": "8744263590", "@idtype": "SGR"}}, "ref-text": "Sept", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Guccione", "ce:indexed-name": "Guccione S.A."}]}, "ref-sourcetitle": "Keynote Talk, EUROMICRO Symp. Digital System Design"}}, {"ref-fulltext": "W.H. Mangione-Smith and B.L. Hutchings, \"Configurable Computing: The Road Ahead,\" Proc. Reconfigurable Architectures Workshop, pp, 81-96, 1997.", "@id": "111205825", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "\"Configurable Computing: The Road Ahead\""}, "refd-itemidlist": {"itemid": {"$": "8744265975", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "81", "@last": "96"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.H.", "@_fa": "true", "ce:surname": "Mangione-Smith", "ce:indexed-name": "Mangione-Smith W.H."}, {"@seq": "2", "ce:initials": "B.L.", "@_fa": "true", "ce:surname": "Hutchings", "ce:indexed-name": "Hutchings B.L."}]}, "ref-sourcetitle": "Proc. Reconfigurable Architectures Workshop"}}, {"ref-fulltext": "R. Tessier and W. Burleson, \"Reconfigurable Computing for Digital Signal Processing: A Survey,\" J. VLSI Signal Processing, vol. 28, nos. 1-2, pp. 7-27, 2001.", "@id": "111205826", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "\"Reconfigurable Computing for Digital Signal Processing: A Survey\""}, "refd-itemidlist": {"itemid": {"$": "0035341885", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "1-2"}, "pagerange": {"@first": "7", "@last": "27"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Tessier", "ce:indexed-name": "Tessier R."}, {"@seq": "2", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Burleson", "ce:indexed-name": "Burleson W."}]}, "ref-sourcetitle": "J. VLSI Signal Processing"}}, {"ref-fulltext": "J. Gu, P.W. Purdom, J. Franco, and B.W. Wah, \"Algorithms for the Satisfiability (SAT) Problem: A Survey,\" DIMACS Series in Discrete Math. and Theoretical Computer Science, vol. 35, pp. 19-151, 1997.", "@id": "111205827", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "\"Algorithms for the Satisfiability (SAT) Problem: A Survey\""}, "refd-itemidlist": {"itemid": {"$": "0001788107", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35"}, "pagerange": {"@first": "19", "@last": "151"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Purdom", "ce:indexed-name": "Purdom P.W."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Franco", "ce:indexed-name": "Franco J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Wah", "ce:indexed-name": "Wah B.W."}]}, "ref-sourcetitle": "DIMACS Series in Discrete Math. and Theoretical Computer Science"}}, {"ref-fulltext": "S.A. Cook, \"The Complexity of Theorem-Proving Procedures,\" Proc. Third ACM Symp. Theory of Computing, pp. 151-158, 1971.", "@id": "111205828", "ref-info": {"ref-publicationyear": {"@first": "1971"}, "ref-title": {"ref-titletext": "The Complexity of Theorem-Proving Procedures\""}, "refd-itemidlist": {"itemid": {"$": "85059770931", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "151", "@last": "158"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Cook", "ce:indexed-name": "Cook S.A."}]}, "ref-sourcetitle": "Proc. Third ACM Symp. Theory of Computing"}}, {"ref-fulltext": "M. Davis, G. Logemann, and D. Loveland, \"A Machine Program for Theorem Proving,\" Comm. ACM, no. 5, pp. 394-397, 1962.", "@id": "111205829", "ref-info": {"ref-publicationyear": {"@first": "1962"}, "ref-title": {"ref-titletext": "\"A Machine Program for Theorem Proving\""}, "refd-itemidlist": {"itemid": {"$": "84919401135", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5"}, "pagerange": {"@first": "394", "@last": "397"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Logemann", "ce:indexed-name": "Logemann G."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Loveland", "ce:indexed-name": "Loveland D."}]}, "ref-sourcetitle": "Comm. ACM"}}, {"ref-fulltext": "P. Goel, \"An Implicit Enumeration Algorithm to Generate Tests for Combinatorial Logic Circuits,\" IEEE Trans. Computers, vol. 30, no. 3, pp. 215-222, Mar. 1981.", "@id": "111205830", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "ref-title": {"ref-titletext": "\"An Implicit Enumeration Algorithm to Generate Tests for Combinatorial Logic Circuits\""}, "refd-itemidlist": {"itemid": {"$": "0019543877", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "30", "@issue": "3"}, "pagerange": {"@first": "215", "@last": "222"}}, "ref-text": "Mar", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Goel", "ce:indexed-name": "Goel P."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "L.M. Silva and K.A. Sakallah, \"GRASP: A Search Algorithm for Propositional Satisfiability,\" IEEE Trans. Computers, vol. 48, no. 5, pp. 506-521, May 1999.", "@id": "111205831", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "\"GRASP: A Search Algorithm for Propositional Satisfiability\""}, "refd-itemidlist": {"itemid": {"$": "0032680865", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "506", "@last": "521"}}, "ref-text": "May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.M.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva L.M."}, {"@seq": "2", "ce:initials": "K.A.", "@_fa": "true", "ce:surname": "Sakallah", "ce:indexed-name": "Sakallah K.A."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "Z. Michalewicz and D.B. Fogel, How to Solve It: Modern Heuristics. Springer, 2000.", "@id": "111205832", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003615802", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Michalewicz", "ce:indexed-name": "Michalewicz Z."}, {"@seq": "2", "ce:initials": "D.B.", "@_fa": "true", "ce:surname": "Fogel", "ce:indexed-name": "Fogel D.B."}]}, "ref-sourcetitle": "How to Solve It: Modern Heuristics"}}, {"ref-fulltext": "B. Selman, H. Levesque, and D. Mitchell, \"A New Method for Solving Hard Satisfiability Problems,\" Proc. Nat'l Conf. Am. Assoc. Artificial Intelligence (AAAI'92), pp. 440-446, July 1992.", "@id": "111205833", "ref-info": {"ref-publicationyear": {"@first": "1992"}, "ref-title": {"ref-titletext": "\"A New Method for Solving Hard Satisfiability Problem\""}, "refd-itemidlist": {"itemid": {"$": "0027001335", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "440", "@last": "446"}}, "ref-text": "July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Selman", "ce:indexed-name": "Selman B."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Levesque", "ce:indexed-name": "Levesque H."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mitchell", "ce:indexed-name": "Mitchell D."}]}, "ref-sourcetitle": "Proc. Nat'l Conf. Am. Assoc. Artificial Intelligence (AAAI'92)"}}, {"ref-fulltext": "B. Selman, H. Kautz, and B. Cohen, \"Noise Strategies for Improving Local Search,\" Proc. 12th Nat'l Conf. Artificial Intelligence, pp. 337-343, July 1994.", "@id": "111205834", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "ref-title": {"ref-titletext": "\"Noise Strategies for Improving Local Search\""}, "refd-itemidlist": {"itemid": {"$": "0028574681", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "337", "@last": "343"}}, "ref-text": "July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Selman", "ce:indexed-name": "Selman B."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Kautz", "ce:indexed-name": "Kautz H."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cohen", "ce:indexed-name": "Cohen B."}]}, "ref-sourcetitle": "Proc. 12th Nat'l Conf. Artificial Intelligence"}}, {"ref-fulltext": "M. Yokoo, T. Suyama, and H. Sawada, \"Solving Satisfiability Problems Using Field Programmable Gate Arrays: First Results,\" Proc. Second Int'l Conf. Principles and Practice of Constraint Programming, pp. 497-509, 1996.", "@id": "111205835", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "\"Solving Satisfiability Problems using Field Programmable Gate Arrays: First Results\""}, "refd-itemidlist": {"itemid": {"$": "84957874566", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "497", "@last": "509"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Yokoo", "ce:indexed-name": "Yokoo M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suyama", "ce:indexed-name": "Suyama T."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Sawada", "ce:indexed-name": "Sawada H."}]}, "ref-sourcetitle": "Proc. Second Int'l Conf. Principles and Practice of Constraint Programming"}}, {"ref-fulltext": "T. Suyama, M. Yokoo, H. Sawada, and A. Nagoya, \"Solving Satisfiability Problems Using Reconfigurable Computing,\" IEEE Trans. VLSI Systems, vol. 9, no. 1, pp. 109-116, 2001.", "@id": "111205836", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "\"Solving Satisfiability Problems Using Reconfigurable Computing\""}, "refd-itemidlist": {"itemid": {"$": "0035242975", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "1"}, "pagerange": {"@first": "109", "@last": "116"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suyama", "ce:indexed-name": "Suyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Yokoo", "ce:indexed-name": "Yokoo M."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Sawada", "ce:indexed-name": "Sawada H."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Nagoya", "ce:indexed-name": "Nagoya A."}]}, "ref-sourcetitle": "IEEE Trans. VLSI Systems"}}, {"ref-fulltext": "T. Suyama, M. Yokoo, and A. Nagoya, \"Solving Satisfiability Problems on FPGAs Using Experimental Unit Propagation,\" Proc. Fifth Int'l Conf. Principles and Practice of Constraint Programming, 1999.", "@id": "111205837", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "\"Solving Satisfiability Problems on FPGAs Using Experimental Unit Propagation\""}, "refd-itemidlist": {"itemid": {"$": "8744316679", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suyama", "ce:indexed-name": "Suyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Yokoo", "ce:indexed-name": "Yokoo M."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Nagoya", "ce:indexed-name": "Nagoya A."}]}, "ref-sourcetitle": "Proc. Fifth Int'l Conf. Principles and Practice of Constraint Programming"}}, {"ref-fulltext": "T. Suyama, M. Yokoo, and H. Sawada, \"Solving Satisfiability Problems Using Logic Synthesis and Reconfigurable Hardware,\" Proc. 31st Hawaii Int'l Conf. System Sciences, vol. 7, pp. 179-186, 1998.", "@id": "111205838", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "\"Solving Satisfiability Problems Using Logic Synthesis and Reconfigurable Hardware\""}, "refd-itemidlist": {"itemid": {"$": "0031606596", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7"}, "pagerange": {"@first": "179", "@last": "186"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suyama", "ce:indexed-name": "Suyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Yokoo", "ce:indexed-name": "Yokoo M."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Sawada", "ce:indexed-name": "Sawada H."}]}, "ref-sourcetitle": "Proc. 31st Hawaii Int'l Conf. System Sciences"}}, {"ref-fulltext": "P. Zhong, M. Martonosi, P. Ashar, and S. Malik, \"Using Configurable Computing to Accelerate Boolean Satisfiability,\" IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 6, pp. 861-868, 1999.", "@id": "111205839", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "\"Using Configurable Computing to Accelerate Boolean Satisfiability\""}, "refd-itemidlist": {"itemid": {"$": "0032671229", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "18", "@issue": "6"}, "pagerange": {"@first": "861", "@last": "868"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"}}, {"ref-fulltext": "P. Zhong, P. Ashar, S. Malik, and M. Martonosi \"Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability,\" Proc. Design Automation Conf., pp. 194-199, 1998.", "@id": "111205840", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "\"Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability\""}, "refd-itemidlist": {"itemid": {"$": "0031624029", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "194", "@last": "199"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}]}, "ref-sourcetitle": "Proc. Design Automation Conf."}}, {"ref-fulltext": "P. Zhong, M. Martonosi, P. Ashar, and S. Malik, \"Solving Boolean Satisfiability with Dynamic Hardware Configurations,\" Field-Programmable Logic: From FPGAs to Computing Paradigm, R.W. Hartenstein and A. Keevallik, eds., pp. 326-235, Springer, 1998.", "@id": "111205841", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "\"Solving Boolean Satisfiability with Dynamic Hardware Configurations\""}, "refd-itemidlist": {"itemid": {"$": "33846027103", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "326"}}, "ref-text": "R.W. Hartenstein and A. Keevallik, eds. Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "Field-Programmable Logic: From FPGAs to Computing Paradigm"}}, {"ref-fulltext": "P. Zhong, \"Using Configurable Computing to Accelerate Boolean Satisfiability,\" PhD dissertation, Dept. of Electrical Eng., Princeton Univ., 1999.", "@id": "111205842", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0141977504", "@idtype": "SGR"}}, "ref-text": "PhD dissertation, Dept. of Electrical Eng., Princeton Univ", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}]}, "ref-sourcetitle": "\"Using Configurable Computing to Accelerate Boolean Satisfiability\""}}, {"ref-fulltext": "O. Mencer and M. Platzner, \"Dynamic Circuit Generation for Boolean Satisfiability in an Object-Oriented Design Environment,\" Proc. 32nd Hawaii Int'l Conf. System Sciences (HICSS-32 (Configware-Reconfigurable Eng. track), 1999.", "@id": "111205843", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "\"Dynamic Circuit Generation for Boolean Satisfiability in an Object-Oriented Design Environment\""}, "refd-itemidlist": {"itemid": {"$": "0032760882", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Mencer", "ce:indexed-name": "Mencer O."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "Proc. 32nd Hawaii Int'l Conf. System Sciences (HICSS-32 (Configware-Reconfigurable Eng. Track)"}}, {"ref-fulltext": "M. Platzner and G. De Micheli, \" Acceleration of Satisfiability is Algorithms by Reconfigurable Hardware,\" Field-Programmable Logic: From FPGAs to Computing Paradigm, R.W. Hartenstein and A. Keevallik, eds., pp. 69-78, Springer, 1998.", "@id": "111205844", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "\"Acceleration of Satisfiability is Algorithms by Reconfigurable Hardware\""}, "refd-itemidlist": {"itemid": {"$": "65849432527", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "69", "@last": "78"}}, "ref-text": "R.W. Hartenstein and A. Keevallik, eds. Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Field-Programmable Logic: From FPGAs to Computing Paradigm"}}, {"ref-fulltext": "M. Abramovici and D. Saab, \"Satisfiability on Reconfigurable Hardware,\" Proc. Seventh Int'l Workshop Field-Programmable Logic and Applications, pp. 448-456, 1997.", "@id": "111205845", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "\"Satisfiability on Reconfigurable Hardware\""}, "refd-itemidlist": {"itemid": {"$": "84957878228", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "448", "@last": "456"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Saab", "ce:indexed-name": "Saab D."}]}, "ref-sourcetitle": "Proc. Seventh Int'l Workshop Field-Programmable Logic and Applications"}}, {"ref-fulltext": "M. Abramovici and J.T. de Sousa, \"A SAT Solver Using Reconfigurable Hardware and Virtual Logic,\" J. Automated Reasoning, vol. 24, nos. 1-2, pp. 5-36, 2000.", "@id": "111205846", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "\"A SAT Solver using Reconfigurable Hardware and Virtual Logic\""}, "refd-itemidlist": {"itemid": {"$": "0034140752", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "1-2"}, "pagerange": {"@first": "5", "@last": "36"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "de Sousa", "ce:indexed-name": "de Sousa J.T."}]}, "ref-sourcetitle": "J. Automated Reasoning"}}, {"ref-fulltext": "A. Dandalis and V.K. Prasanna, \"Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers,\" ACM Trans. Design Automation of Electronic Systems, vol. 7, no. 4, pp. 547-562, Oct. 2002.", "@id": "111205847", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Run-Time performance optimization of an FPGA-Based deduction engine for SAT solvers"}, "refd-itemidlist": {"itemid": {"$": "0036826771", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "4"}, "pagerange": {"@first": "547", "@last": "562"}}, "ref-text": "Oct", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dandalis", "ce:indexed-name": "Dandalis A."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "ACM Trans. Design Automation of Electronic Systems"}}, {"ref-fulltext": "M. Redekopp and A. Dandalis, \"A Parallel Pipelined SAT Solver for FPGA's.\" Proc. 1Oth Int'l Conf. Field-Programmable Logic and Applications, pp. 462-468, 2000.", "@id": "111205848", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "\"A Parallel Pipelined SAT Solver for FPGA's\""}, "refd-itemidlist": {"itemid": {"$": "84946819280", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "462", "@last": "468"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Redekopp", "ce:indexed-name": "Redekopp M."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dandalis", "ce:indexed-name": "Dandalis A."}]}, "ref-sourcetitle": "Proc. 10th Int'l Conf. Field-Programmable Logic and Applications"}}, {"ref-fulltext": "C.K. Chung and P.H.W. Leong, \"An Architecture for Solving Boolean Satisfiability Using Runtime Configurable Hardware,\" Proc. Int'l Workshop Parallel Processing, pp. 352-357, 1999.", "@id": "111205849", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "\"An Architecture for Solving Boolean Satisfiability Using Runtime Configurable Hardware\""}, "refd-itemidlist": {"itemid": {"$": "84947552549", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "352", "@last": "357"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.K.", "@_fa": "true", "ce:surname": "Chung", "ce:indexed-name": "Chung C.K."}, {"@seq": "2", "ce:initials": "P.H.W.", "@_fa": "true", "ce:surname": "Leong", "ce:indexed-name": "Leong P.H.W."}]}, "ref-sourcetitle": "Proc. Int'l Workshop Parallel Processing,"}}, {"ref-fulltext": "W.H. Yung, Y.W. Seung, K.H. Lee, and P.H.W. Leong, \"A Runtime Reconfigurable Implementation of the GSAT Algorithm,\" Proc. Ninth Int'l Workshop Field Programmable Logic and Applications, pp. 526-531, 1999.", "@id": "111205850", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "\"A Runtime Reconfigurable Implementation of the GSAT Algorithm\""}, "refd-itemidlist": {"itemid": {"$": "84956858408", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "526", "@last": "531"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.H.", "@_fa": "true", "ce:surname": "Yung", "ce:indexed-name": "Yung W.H."}, {"@seq": "2", "ce:initials": "Y.W.", "@_fa": "true", "ce:surname": "Seung", "ce:indexed-name": "Seung Y.W."}, {"@seq": "3", "ce:initials": "K.H.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee K.H."}, {"@seq": "4", "ce:initials": "P.H.W.", "@_fa": "true", "ce:surname": "Leong", "ce:indexed-name": "Leong P.H.W."}]}, "ref-sourcetitle": "Proc. Ninth Int'l Workshop Field Programmable Logic and Applications"}}, {"ref-fulltext": "P.H.W. Leong, C.W. Sham, W.C. Wong, H.Y. Wong, W.S. Yuen, and M.P. Leong, \"A Bitstream Reconfigurable FPGA Implementation of the WSAT Algorithm,\" IEEE Trans. VLSI Systems, vol. 9, no. 1, pp. 197-201, 2001.", "@id": "111205851", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "\"A Bitstream Reconfigurable FPGA Implementation of the WSAT Algorithm\""}, "refd-itemidlist": {"itemid": {"$": "0035242928", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "1"}, "pagerange": {"@first": "197", "@last": "201"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.H.W.", "@_fa": "true", "ce:surname": "Leong", "ce:indexed-name": "Leong P.H.W."}, {"@seq": "2", "ce:initials": "C.W.", "@_fa": "true", "ce:surname": "Sham", "ce:indexed-name": "Sham C.W."}, {"@seq": "3", "ce:initials": "W.C.", "@_fa": "true", "ce:surname": "Wong", "ce:indexed-name": "Wong W.C."}, {"@seq": "4", "ce:initials": "H.Y.", "@_fa": "true", "ce:surname": "Wong", "ce:indexed-name": "Wong H.Y."}, {"@seq": "5", "ce:initials": "W.S.", "@_fa": "true", "ce:surname": "Yuen", "ce:indexed-name": "Yuen W.S."}, {"@seq": "6", "ce:initials": "M.P.", "@_fa": "true", "ce:surname": "Leong", "ce:indexed-name": "Leong M.P."}]}, "ref-sourcetitle": "IEEE Trans. VLSI Systems"}}, {"ref-fulltext": "J. de Sousa, J.P. Marques-Silva, and M. Abramovici \"A Configware /Software Approach to SAT Solving,\" Proc. Ninth IEEE Int'l Symp. Field-Programmable Custom Computing Machines. 2001.", "@id": "111205852", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "\"A Configware/Software Approach to SAT Solving\""}, "refd-itemidlist": {"itemid": {"$": "84963985275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "de Sousa", "ce:indexed-name": "de Sousa J."}, {"@seq": "2", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Marques-Silva", "ce:indexed-name": "Marques-Silva J.P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}]}, "ref-sourcetitle": "Proc. Ninth IEEE Int'l Symp. Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "N.A. Reis and J.T. de Sousa, \"On Implementing a Configware/ Software SAT Solver,\" Proc. 1Oth IEEE Int'l Symp. Field-Programmable Custom Computing Machines, pp. 282-283, 2002.", "@id": "111205853", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "\"On Implementing a Configware/ Software SAT Solver\""}, "refd-itemidlist": {"itemid": {"$": "8744279866", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "282", "@last": "283"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.A.", "@_fa": "true", "ce:surname": "Reis", "ce:indexed-name": "Reis N.A."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "de Sousa", "ce:indexed-name": "de Sousa J.T."}]}, "ref-sourcetitle": "Proc. 10th IEEE Int'l Symp. Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "R.C. Ripado and J.T. de Sousa, \"A Simulation Tool for a Pipelined SAT Solver,\" Proc. XVI Conf. Design of Circuits and Integrated Systems, pp. 498-503, Nov. 2001.", "@id": "111205854", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "\"A Simulation Tool for a Pipelined SAT Solver\""}, "refd-itemidlist": {"itemid": {"$": "8744235791", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "498", "@last": "503"}}, "ref-text": "Nov", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.C.", "@_fa": "true", "ce:surname": "Ripado", "ce:indexed-name": "Ripado R.C."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "de Sousa", "ce:indexed-name": "de Sousa J.T."}]}, "ref-sourcetitle": "Proc. XVI Conf. Design of Circuits and Integrated Systems"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A Software/Reconfigurable Hardware SAT Solver,\" IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 12, no. 4, pp. 408-419, Apr. 2004.", "@id": "111205855", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "\"A Software/Reconfigurable Hardware SAT Solver\""}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-text": "Apr", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. Very Large Scale Integration (VLSI) Systems"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A Hardware/Software Approach to Accelerate Boolean Satisfiability,\" Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, pp. 270-277, 2002", "@id": "111205856", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "\"A Hardware/Software Approach to Accelerate Boolean Satisfiability\""}, "refd-itemidlist": {"itemid": {"$": "0141942847", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "270", "@last": "277"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop"}}, {"ref-fulltext": "R.H.C. Yap, S.Z.Q. Wang, and M.J. Henz, \"Hardware Implementations of Real-Time Reconfigurable WSAT Variants,\" Proc. 13th Int'l Conf. Field-Programmable Logic and Applications, pp. 488-496, 2003.", "@id": "111205857", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "\"Hardware Implementations of Real-Time Reconfigurable WSAT Variants\""}, "refd-itemidlist": {"itemid": {"$": "33746919257", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "488", "@last": "496"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.H.C.", "@_fa": "true", "ce:surname": "Yap", "ce:indexed-name": "Yap R.H.C."}, {"@seq": "2", "ce:initials": "S.Z.Q.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang S.Z.Q."}, {"@seq": "3", "ce:initials": "M.J.", "@_fa": "true", "ce:surname": "Henz", "ce:indexed-name": "Henz M.J."}]}, "ref-sourcetitle": "Proc. 13th Int'l Conf. Field-Programmable Logic and Applications"}}, {"ref-fulltext": "Y. Hamadi and D. Merceron, \"Reconfigurable Architectures: A New Vision for Optimization Problems,\" Proc. Third Int'l Conf. Principles and Practice of Constraint Programming, pp. 209-215, 1997.", "@id": "111205858", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "\"Reconfigurable Architectures: A New Vision for Optimization Problems\""}, "refd-itemidlist": {"itemid": {"$": "35248848900", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "209", "@last": "215"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Hamadi", "ce:indexed-name": "Hamadi Y."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Merceron", "ce:indexed-name": "Merceron D."}]}, "ref-sourcetitle": "Proc. Third Int'l Conf. Principles and Practice of Constraint Programming"}}, {"ref-fulltext": "A. Rashid, J. Leonard, and W.H. Mangione-Smith, \"Dynamic Circuit Generation for Solving Specific Problem Instances of Boolean Satisfiability,\" Proc. Sixth IEEE Symp. FPGAs for Custom Computing Machines, pp. 196-205, 1998.", "@id": "111205859", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "\"Dynamic Circuit Generation for Solving Specific Problem Instances of Boolean Satisfiability\""}, "refd-itemidlist": {"itemid": {"$": "85049223861", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "196", "@last": "205"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rashid", "ce:indexed-name": "Rashid A."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Leonard", "ce:indexed-name": "Leonard J."}, {"@seq": "3", "ce:initials": "W.H.", "@_fa": "true", "ce:surname": "Mangione-Smith", "ce:indexed-name": "Mangione-Smith W.H."}]}, "ref-sourcetitle": "Proc. Sixth IEEE Symp. FPGAs for Custom Computing Machines"}}, {"ref-fulltext": "M. Boyd and T. Larrabee, \"ELVIS - a Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability Problems,\" Proc. Eight IEEE Int'l Symp. Field-Programmable Custom Computing Machines, 2000.", "@id": "111205860", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "\"ELVIS - A Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability roblems\""}, "refd-itemidlist": {"itemid": {"$": "0006534010", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Boyd", "ce:indexed-name": "Boyd M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Larrabee", "ce:indexed-name": "Larrabee T."}]}, "ref-sourcetitle": "Proc. Eight IEEE Int'l Symp. Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "J.W. Freeman, \"Improvements to Propositional Satisfiability Search Algorithms,\" PhD dissertation, Univ. of Pennsylvania, 1995.", "@id": "111205861", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "refd-itemidlist": {"itemid": {"$": "0003872611", "@idtype": "SGR"}}, "ref-text": "PhD dissertation, Univ. of Pennsylvania", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Freeman", "ce:indexed-name": "Freeman J.W."}]}, "ref-sourcetitle": "\"Improvements to Propositional Satisfiability Search Algorithms\""}}, {"ref-fulltext": "DIMACS challenge benchmarks, http:/ /www.intellektik.informatik.tu-darrnstadt.de/SATLIB/benchm.html, 2001.", "@id": "111205862", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-website": {"ce:e-address": {"$": "http://www.intellektik.informatik.tu-darrnstadt.de/SATLIB/benchm.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "8744291670", "@idtype": "SGR"}}, "ref-text": "DIMACS challenge benchmarks"}}, {"ref-fulltext": "J L. Simon, D. Le Berre, and E. Hirsch, \"The SAT2002 Competition. Technical Report (preliminary draft),\" http://www.satlive.org /SATCompetition/onlinereport.pdf, 2002.", "@id": "111205863", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-website": {"ce:e-address": {"$": "http://www.satlive.org/SATCompetition/onlinereport.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "8744245967", "@idtype": "SGR"}}, "ref-text": "\"The SAT2002 Competition. Technical Report (preliminary draft)\"", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Simon", "ce:indexed-name": "Simon J.L."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Le Berre", "ce:indexed-name": "Le Berre D."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Hirsch", "ce:indexed-name": "Hirsch E."}]}}}, {"ref-fulltext": "2003 SAT Competition, http://www.lri.fr~-simon/contest03/results/, 2003.", "@id": "111205864", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-website": {"ce:e-address": {"$": "http://www.lri.fr~-simon/contest03/results", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "8744275043", "@idtype": "SGR"}}, "ref-text": "2003 SAT Competition"}}, {"ref-fulltext": "M.W. Moskewicz, C.F. Madigan, Y. Zhao, L. Zhang, and S. Malik, \"Chaff: Engineering an Efficient SAT Solver,\" Proc. 38th Design Automation Conf., pp. 530-535, 2001.", "@id": "111205865", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "\"Chaff: Engineering an Efficient SAT Solver\""}, "refd-itemidlist": {"itemid": {"$": "0034852165", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "530", "@last": "535"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.W.", "@_fa": "true", "ce:surname": "Moskewicz", "ce:indexed-name": "Moskewicz M.W."}, {"@seq": "2", "ce:initials": "C.F.", "@_fa": "true", "ce:surname": "Madigan", "ce:indexed-name": "Madigan C.F."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhao", "ce:indexed-name": "Zhao Y."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}, {"@seq": "5", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "Proc. 38th Design Automation Conf."}}, {"ref-fulltext": "E. Goldberg and Y. Novikov, \"BerkMin: A Fast and Robust SAT-Solver,\" Proc. Design. Automation and Test in Europe Conf., pp. 142-149, 2002.", "@id": "111205866", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "\"BerkMin: A Fast and Robust SAT-Solver\""}, "refd-itemidlist": {"itemid": {"$": "84893808653", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "142", "@last": "149"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Goldberg", "ce:indexed-name": "Goldberg E."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Novikov", "ce:indexed-name": "Novikov Y."}]}, "ref-sourcetitle": "Proc. Design. Automation and Test in Europe Conf."}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "prism:issueIdentifier": "11", "eid": "2-s2.0-8744233904", "dc:description": "By adapting to computations that are not so well-supported by general-purpose processors, reconfigurable systems achieve significant increases in performance. Such computational systems use high-capacity programmable logic devices and are based on processing units customized to the requirements of a particular application. A great deal of the research effort in this area is aimed at accelerating the solution of combinatorial optimization problems. Special attention in this context was given to the Boolean satisfiability (SAT) problem resulting in a considerable number of different architectures being proposed. This paper presents the state-of-the-art in reconfigurable hardware SAT satisfiers. The analysis and classification of existing systems has been performed according to such criteria as algorithmic issues, reconfiguration modes, the execution model, the programming model, logic capacity, and performance. \u00a9 2004 IEEE.", "prism:coverDate": "2004-11-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/8744233904", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/8744233904"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=8744233904&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=8744233904&origin=inward"}], "prism:publicationName": "IEEE Transactions on Computers", "source-id": "25033", "citedby-count": "68", "prism:volume": "53", "subtype": "ar", "prism:pageRange": "1449-1461", "dc:title": "Reconfigurable hardware SAT solvers: A survey of systems", "prism:endingPage": "1461", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/TC.2004.102", "prism:issn": "00189340", "prism:startingPage": "1449", "dc:identifier": "SCOPUS_ID:8744233904"}, "idxterms": {"mainterm": [{"$": "Boolean satisfiability", "@weight": "a", "@candidate": "n"}, {"$": "Combinatorial optimization problems", "@weight": "a", "@candidate": "n"}, {"$": "Hardware acceleration", "@weight": "a", "@candidate": "n"}, {"$": "High capacity programmable logic devices", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable computing", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Boolean satisfiability"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Hardware acceleration"}, {"@_fa": "true", "$": "Reconfigurable computing"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Ant\u00f3nio de Brito", "preferred-name": {"ce:given-name": "Ant\u00f3nio de Brito", "ce:initials": "A.d.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.d.B."}, "@seq": "2", "ce:initials": "A.d.B.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A.d.B."}]}}