[INF:CM0023] Creating log file ../../../build/regression/YosysSmall/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[ERR:PP0101] dspmac_16_40_tb.v:4: Cannot open include file "constants.vams".

[WRN:PA0205] cic5_tb.v:8:1: No timescale set for "tb".

[WRN:PA0205] cic5.v:6:1: No timescale set for "cic5".

[WRN:PA0205] crc32.v:8:1: No timescale set for "crc32".

[WRN:PA0205] latch.v:7:1: No timescale set for "latch".

[WRN:PA0205] pwm256.v:6:1: No timescale set for "pwm256".

[INF:CP0300] Compilation...

[INF:CP0303] cic5.v:6:1: Compile module "work@cic5".

[INF:CP0303] crc32.v:8:1: Compile module "work@crc32".

[INF:CP0303] latch.v:7:1: Compile module "work@latch".

[INF:CP0303] pwm256.v:6:1: Compile module "work@pwm256".

[INF:CP0303] cic5_tb.v:8:1: Compile module "work@tb".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] crc32.v:8:70: Implicit port type (wire) for "dout".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] cic5_tb.v:8:1: Top level module "work@tb".

[NTE:EL0503] crc32.v:8:1: Top level module "work@crc32".

[NTE:EL0503] latch.v:7:1: Top level module "work@latch".

[WRN:EL0505] dspmac_16_40_tb.v:6:1: Multiply defined module "work@tb",
             cic5_tb.v:8:1: previous definition,
             pwm256_tb.v:6:1: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../build/regression/YosysSmall/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 6
[   NOTE] : 9


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysSmall/cic5.v    | ${SURELOG_DIR}/build/regression/YosysSmall/roundtrip/cic5_000.v    | 13 | 65 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysSmall/cic5_tb.v | ${SURELOG_DIR}/build/regression/YosysSmall/roundtrip/cic5_tb_000.v | 6 | 32 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysSmall/crc32.v   | ${SURELOG_DIR}/build/regression/YosysSmall/roundtrip/crc32_000.v   | 9 | 283 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysSmall/latch.v   | ${SURELOG_DIR}/build/regression/YosysSmall/roundtrip/latch_000.v   | 3 | 19 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysSmall/pwm256.v  | ${SURELOG_DIR}/build/regression/YosysSmall/roundtrip/pwm256_000.v  | 6 | 32 | 

