{"vcs1":{"timestamp_begin":1681769100.164914630, "rt":0.36, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1681769100.584576366, "rt":0.45, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1681769101.083312420, "rt":0.21, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681769099.800560600}
{"VCS_COMP_START_TIME": 1681769099.800560600}
{"VCS_COMP_END_TIME": 1681769101.365417099}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv IO.sv FSM.sv library.sv top.sv"}
{"vcs1": {"peak_mem": 337048}}
{"stitch_vcselab": {"peak_mem": 238984}}
