{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572482220705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572482220705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 22:37:00 2019 " "Processing started: Wed Oct 30 22:37:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572482220705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572482220705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572482220705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572482221090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES-rtl " "Found design unit 1: AES-rtl" {  } { { "AES.vhd" "" { Text "C:/Users/161151188/Documents/AES/AES.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572482221691 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.vhd" "" { Text "C:/Users/161151188/Documents/AES/AES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572482221691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572482221691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8b-rtl " "Found design unit 1: Reg_8b-rtl" {  } { { "Reg_8b.vhd" "" { Text "C:/Users/161151188/Documents/AES/Reg_8b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572482221695 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8b " "Found entity 1: Reg_8b" {  } { { "Reg_8b.vhd" "" { Text "C:/Users/161151188/Documents/AES/Reg_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572482221695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572482221695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_32b-rtl " "Found design unit 1: Reg_32b-rtl" {  } { { "Reg_32b.vhd" "" { Text "C:/Users/161151188/Documents/AES/Reg_32b.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572482221698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_32b " "Found entity 1: Reg_32b" {  } { { "Reg_32b.vhd" "" { Text "C:/Users/161151188/Documents/AES/Reg_32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572482221698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572482221698 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clock Reg_8b.vhd(21) " "VHDL error at Reg_8b.vhd(21): object \"clock\" is used but not declared" {  } { { "Reg_8b.vhd" "" { Text "C:/Users/161151188/Documents/AES/Reg_8b.vhd" 21 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1572482221699 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal Reg_8b.vhd(21) " "VHDL Subprogram Call error at Reg_8b.vhd(21): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "Reg_8b.vhd" "" { Text "C:/Users/161151188/Documents/AES/Reg_8b.vhd" 21 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572482221699 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572482221923 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 30 22:37:01 2019 " "Processing ended: Wed Oct 30 22:37:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572482221923 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572482221923 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572482221923 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572482221923 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572482222529 ""}
