-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sample_real_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sample_real_ce0 : OUT STD_LOGIC;
    sample_real_we0 : OUT STD_LOGIC;
    sample_real_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    sample_real_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    sample_imag_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sample_imag_ce0 : OUT STD_LOGIC;
    sample_imag_we0 : OUT STD_LOGIC;
    sample_imag_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    sample_imag_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of dft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dft_dft,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.628000,HLS_SYN_LAT=327987,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=7523,HLS_SYN_LUT=8900,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal temp_real_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_real_ce0 : STD_LOGIC;
    signal temp_real_we0 : STD_LOGIC;
    signal temp_real_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_imag_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_imag_ce0 : STD_LOGIC;
    signal temp_imag_we0 : STD_LOGIC;
    signal temp_imag_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_done : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_idle : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_ready : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_real_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_real_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_imag_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_imag_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_idle : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_ready : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_real_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_real_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_imag_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_imag_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dft_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sample_real_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sample_real_ce0 : OUT STD_LOGIC;
        sample_real_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sample_imag_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sample_imag_ce0 : OUT STD_LOGIC;
        sample_imag_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        temp_real_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_real_ce0 : OUT STD_LOGIC;
        temp_real_we0 : OUT STD_LOGIC;
        temp_real_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        temp_imag_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_imag_ce0 : OUT STD_LOGIC;
        temp_imag_we0 : OUT STD_LOGIC;
        temp_imag_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component dft_dft_Pipeline_VITIS_LOOP_31_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_real_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_real_ce0 : OUT STD_LOGIC;
        temp_real_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sample_real_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sample_real_ce0 : OUT STD_LOGIC;
        sample_real_we0 : OUT STD_LOGIC;
        sample_real_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        temp_imag_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        temp_imag_ce0 : OUT STD_LOGIC;
        temp_imag_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sample_imag_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sample_imag_ce0 : OUT STD_LOGIC;
        sample_imag_we0 : OUT STD_LOGIC;
        sample_imag_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component dft_temp_real_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    temp_real_U : component dft_temp_real_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_real_address0,
        ce0 => temp_real_ce0,
        we0 => temp_real_we0,
        d0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_d0,
        q0 => temp_real_q0);

    temp_imag_U : component dft_temp_real_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_imag_address0,
        ce0 => temp_imag_ce0,
        we0 => temp_imag_we0,
        d0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_d0,
        q0 => temp_imag_q0);

    grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46 : component dft_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start,
        ap_done => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_done,
        ap_idle => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_idle,
        ap_ready => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_ready,
        sample_real_address0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_real_address0,
        sample_real_ce0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_real_ce0,
        sample_real_q0 => sample_real_q0,
        sample_imag_address0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_imag_address0,
        sample_imag_ce0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_imag_ce0,
        sample_imag_q0 => sample_imag_q0,
        temp_real_address0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_address0,
        temp_real_ce0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_ce0,
        temp_real_we0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_we0,
        temp_real_d0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_d0,
        temp_imag_address0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_address0,
        temp_imag_ce0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_ce0,
        temp_imag_we0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_we0,
        temp_imag_d0 => grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_d0);

    grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70 : component dft_dft_Pipeline_VITIS_LOOP_31_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start,
        ap_done => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done,
        ap_idle => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_idle,
        ap_ready => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_ready,
        temp_real_address0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_real_address0,
        temp_real_ce0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_real_ce0,
        temp_real_q0 => temp_real_q0,
        sample_real_address0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_address0,
        sample_real_ce0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_ce0,
        sample_real_we0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_we0,
        sample_real_d0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_d0,
        temp_imag_address0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_imag_address0,
        temp_imag_ce0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_imag_ce0,
        temp_imag_q0 => temp_imag_q0,
        sample_imag_address0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_address0,
        sample_imag_ce0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_ce0,
        sample_imag_we0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_we0,
        sample_imag_d0 => grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_ready = ap_const_logic_1)) then 
                    grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_ready = ap_const_logic_1)) then 
                    grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_done, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_done)
    begin
        if ((grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done)
    begin
        if ((grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start_reg;
    grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start_reg;

    sample_imag_address0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_imag_address0, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sample_imag_address0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sample_imag_address0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_imag_address0;
        else 
            sample_imag_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sample_imag_ce0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_imag_ce0, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sample_imag_ce0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sample_imag_ce0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_imag_ce0;
        else 
            sample_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sample_imag_d0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_d0;

    sample_imag_we0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sample_imag_we0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_imag_we0;
        else 
            sample_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sample_real_address0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_real_address0, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sample_real_address0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sample_real_address0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_real_address0;
        else 
            sample_real_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sample_real_ce0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_real_ce0, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sample_real_ce0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sample_real_ce0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_sample_real_ce0;
        else 
            sample_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sample_real_d0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_d0;

    sample_real_we0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sample_real_we0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_sample_real_we0;
        else 
            sample_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_imag_address0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_address0, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_imag_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_imag_address0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_imag_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_imag_address0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_address0;
        else 
            temp_imag_address0 <= "XXXXXXXX";
        end if; 
    end process;


    temp_imag_ce0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_ce0, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_imag_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_imag_ce0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_imag_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_imag_ce0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_ce0;
        else 
            temp_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_imag_we0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_imag_we0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_imag_we0;
        else 
            temp_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_real_address0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_address0, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_real_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_real_address0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_real_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_real_address0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_address0;
        else 
            temp_real_address0 <= "XXXXXXXX";
        end if; 
    end process;


    temp_real_ce0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_ce0, grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_real_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            temp_real_ce0 <= grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_temp_real_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_real_ce0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_ce0;
        else 
            temp_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_real_we0_assign_proc : process(grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_real_we0 <= grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_temp_real_we0;
        else 
            temp_real_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
