module down_counter_4bit(
    input clk,
    input rst,
    output reg [3:0] q
);

always @(posedge clk or posedge rst) begin
    if (rst)
        q <= 4'b1111;   // Start from 15
    else
        q <= q - 1'b1;
end

endmodule