============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  02:59:01 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (115 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     888                  
      Launch Clock:-       0                  
         Data Path:-     773                  
             Slack:=     115                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                       -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[2]/Q                        -       CK->Q  F     DFFRHQX1LVT       8 10.2    44    54      54    (-,-) 
  g1461__5107/Y                         -       AN->Y  F     NAND2BX1LVT      17 24.0   180   111     166    (-,-) 
  g3241/Y                               -       A->Y   R     INVXLLVT          2  4.4    69    58     223    (-,-) 
  sub_103_37_Y_add_102_37_g491__6161/Y  -       B->Y   F     CLKXOR2X1LVT      1  2.4    13    30     254    (-,-) 
  sub_103_37_Y_add_102_37_g489__7482/CO -       CI->CO F     ADDFX1LVT         1  2.4    16    31     285    (-,-) 
  sub_103_37_Y_add_102_37_g488__5115/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     317    (-,-) 
  sub_103_37_Y_add_102_37_g487__1881/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     348    (-,-) 
  sub_103_37_Y_add_102_37_g486__6131/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     380    (-,-) 
  sub_103_37_Y_add_102_37_g485__7098/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     411    (-,-) 
  sub_103_37_Y_add_102_37_g484__8246/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     443    (-,-) 
  sub_103_37_Y_add_102_37_g483__5122/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     475    (-,-) 
  sub_103_37_Y_add_102_37_g482__1705/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     506    (-,-) 
  sub_103_37_Y_add_102_37_g481__2802/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     538    (-,-) 
  sub_103_37_Y_add_102_37_g480__1617/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     569    (-,-) 
  sub_103_37_Y_add_102_37_g479__3680/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     601    (-,-) 
  sub_103_37_Y_add_102_37_g478__6783/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     633    (-,-) 
  sub_103_37_Y_add_102_37_g477__5526/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     664    (-,-) 
  sub_103_37_Y_add_102_37_g476__8428/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     696    (-,-) 
  sub_103_37_Y_add_102_37_g475__4319/CO -       CI->CO F     ADDFX1LVT         1  2.2    14    31     727    (-,-) 
  sub_103_37_Y_add_102_37_g474__6260/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    12    26     752    (-,-) 
  g3124__6131/Y                         -       A1N->Y R     OAI2BB1X1LVT      1  2.1    25    20     773    (-,-) 
  out_q_reg[15]/D                       <<<     -      R     DFFRHQX1LVT       1    -     -     0     773    (-,-) 
#------------------------------------------------------------------------------------------------------------------

