Analysis & Synthesis report for fill
Wed Nov 27 16:04:22 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fill|controller:D0|currentState
 11. State Machine - |fill|controller:D0|nextState
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated
 18. Source assignments for controller:D0|sasuke:s1|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated
 19. Source assignments for controller:D0|valleyofdeath:background|altsyncram:altsyncram_component|altsyncram_4tq1:auto_generated
 20. Source assignments for controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component|altsyncram_9mq1:auto_generated
 21. Source assignments for controller:D0|endscreen:endscreen|altsyncram:altsyncram_component|altsyncram_deq1:auto_generated
 22. Source assignments for controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component|altsyncram_qeq1:auto_generated
 23. Source assignments for controller:D0|startscreen:startscreen|altsyncram:altsyncram_component|altsyncram_olq1:auto_generated
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 30. Parameter Settings for User Entity Instance: controller:D0|sasuke:s1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: controller:D0|valleyofdeath:background|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: controller:D0|endscreen:endscreen|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: controller:D0|startscreen:startscreen|altsyncram:altsyncram_component
 36. Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod4
 37. Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod3
 38. Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod2
 40. Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod1
 41. altsyncram Parameter Settings by Entity Instance
 42. altpll Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "controller:D0|startscreen:startscreen"
 44. Port Connectivity Checks: "controller:D0|endscreen2:endscreen2"
 45. Port Connectivity Checks: "controller:D0|endscreen:endscreen"
 46. Port Connectivity Checks: "controller:D0|rasenshuriken:naruto"
 47. Port Connectivity Checks: "controller:D0|valleyofdeath:background"
 48. Port Connectivity Checks: "controller:D0|sasuke:s1"
 49. Port Connectivity Checks: "controller:D0"
 50. Port Connectivity Checks: "sasukeOrigin:sasuke0"
 51. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 52. Port Connectivity Checks: "vga_adapter:VGA"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages
 56. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 27 16:04:22 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; fill                                            ;
; Top-level Entity Name           ; fill                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 309                                             ;
; Total pins                      ; 96                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,312,064                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; fill               ; fill               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; fill.v                              ; yes             ; User Verilog HDL File                  ; C:/DESL/Quartus18/fill.v                                                ;         ;
; sasuke.v                            ; yes             ; User Wizard-Generated File             ; C:/DESL/Quartus18/sasuke.v                                              ;         ;
; valleyofdeath.v                     ; yes             ; User Wizard-Generated File             ; C:/DESL/Quartus18/valleyofdeath.v                                       ;         ;
; rasenshuriken.v                     ; yes             ; User Wizard-Generated File             ; C:/DESL/Quartus18/rasenshuriken.v                                       ;         ;
; endscreen.v                         ; yes             ; User Wizard-Generated File             ; C:/DESL/Quartus18/endscreen.v                                           ;         ;
; startscreen.v                       ; yes             ; User Wizard-Generated File             ; C:/DESL/Quartus18/startscreen.v                                         ;         ;
; endscreen2.v                        ; yes             ; User Wizard-Generated File             ; C:/DESL/Quartus18/endscreen2.v                                          ;         ;
; vga_adapter.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/DESL/Quartus18/vga_adapter.v                                         ;         ;
; vga_address_translator.v            ; yes             ; Auto-Found Verilog HDL File            ; C:/DESL/Quartus18/vga_address_translator.v                              ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_s9m1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/altsyncram_s9m1.tdf                                ;         ;
; db/decode_7la.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/decode_7la.tdf                                     ;         ;
; db/decode_01a.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/decode_01a.tdf                                     ;         ;
; db/mux_5hb.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/mux_5hb.tdf                                        ;         ;
; vga_pll.v                           ; yes             ; Auto-Found Wizard-Generated File       ; C:/DESL/Quartus18/vga_pll.v                                             ;         ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/altpll_80u.tdf                                     ;         ;
; vga_controller.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/DESL/Quartus18/vga_controller.v                                      ;         ;
; db/altsyncram_hjo1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/altsyncram_hjo1.tdf                                ;         ;
; sasuke.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/DESL/Quartus18/sasuke.mif                                            ;         ;
; db/altsyncram_4tq1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/altsyncram_4tq1.tdf                                ;         ;
; w:/game graphics/2valleyofdeath.mif ; yes             ; Auto-Found Memory Initialization File  ; w:/game graphics/2valleyofdeath.mif                                     ;         ;
; db/altsyncram_9mq1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/altsyncram_9mq1.tdf                                ;         ;
; w:/game graphics/rasenshuriken.mif  ; yes             ; Auto-Found Memory Initialization File  ; w:/game graphics/rasenshuriken.mif                                      ;         ;
; db/altsyncram_deq1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/altsyncram_deq1.tdf                                ;         ;
; w:/game graphics/sasukeend.mif      ; yes             ; Auto-Found Memory Initialization File  ; w:/game graphics/sasukeend.mif                                          ;         ;
; db/altsyncram_qeq1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/altsyncram_qeq1.tdf                                ;         ;
; w:/game graphics/narutoend.mif      ; yes             ; Auto-Found Memory Initialization File  ; w:/game graphics/narutoend.mif                                          ;         ;
; db/altsyncram_olq1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/altsyncram_olq1.tdf                                ;         ;
; w:/game graphics/startscreen.mif    ; yes             ; Auto-Found Memory Initialization File  ; w:/game graphics/startscreen.mif                                        ;         ;
; lpm_divide.tdf                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_n3m.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/lpm_divide_n3m.tdf                                 ;         ;
; db/sign_div_unsign_qlh.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/sign_div_unsign_qlh.tdf                            ;         ;
; db/alt_u_div_qve.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/alt_u_div_qve.tdf                                  ;         ;
; db/lpm_divide_h3m.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/lpm_divide_h3m.tdf                                 ;         ;
; db/sign_div_unsign_klh.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/sign_div_unsign_klh.tdf                            ;         ;
; db/alt_u_div_eve.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/alt_u_div_eve.tdf                                  ;         ;
; db/lpm_divide_i3m.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/lpm_divide_i3m.tdf                                 ;         ;
; db/sign_div_unsign_llh.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/sign_div_unsign_llh.tdf                            ;         ;
; db/alt_u_div_gve.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/DESL/Quartus18/db/alt_u_div_gve.tdf                                  ;         ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1096           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1947           ;
;     -- 7 input functions                    ; 7              ;
;     -- 6 input functions                    ; 235            ;
;     -- 5 input functions                    ; 236            ;
;     -- 4 input functions                    ; 289            ;
;     -- <=3 input functions                  ; 1180           ;
;                                             ;                ;
; Dedicated logic registers                   ; 309            ;
;                                             ;                ;
; I/O pins                                    ; 96             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2312064        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 688            ;
; Total fan-out                               ; 15147          ;
; Average fan-out                             ; 5.30           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |fill                                                   ; 1947 (2)            ; 309 (0)                   ; 2312064           ; 0          ; 96   ; 0            ; |fill                                                                                                                              ; fill                   ; work         ;
;    |controller:D0|                                      ; 1828 (828)          ; 279 (273)                 ; 1851264           ; 0          ; 0    ; 0            ; |fill|controller:D0                                                                                                                ; controller             ; work         ;
;       |endscreen2:endscreen2|                           ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|endscreen2:endscreen2                                                                                          ; endscreen2             ; work         ;
;          |altsyncram:altsyncram_component|              ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component                                                          ; altsyncram             ; work         ;
;             |altsyncram_qeq1:auto_generated|            ; 3 (0)               ; 2 (2)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component|altsyncram_qeq1:auto_generated                           ; altsyncram_qeq1        ; work         ;
;                |decode_01a:rden_decode|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component|altsyncram_qeq1:auto_generated|decode_01a:rden_decode    ; decode_01a             ; work         ;
;       |endscreen:endscreen|                             ; 0 (0)               ; 0 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|endscreen:endscreen                                                                                            ; endscreen              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|endscreen:endscreen|altsyncram:altsyncram_component                                                            ; altsyncram             ; work         ;
;             |altsyncram_deq1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|endscreen:endscreen|altsyncram:altsyncram_component|altsyncram_deq1:auto_generated                             ; altsyncram_deq1        ; work         ;
;       |lpm_divide:Mod0|                                 ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod0                                                                                                ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|                ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod0|lpm_divide_n3m:auto_generated                                                                  ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider|               ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|                  ; 280 (280)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve          ; work         ;
;       |lpm_divide:Mod1|                                 ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod1                                                                                                ; lpm_divide             ; work         ;
;          |lpm_divide_i3m:auto_generated|                ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod1|lpm_divide_i3m:auto_generated                                                                  ; lpm_divide_i3m         ; work         ;
;             |sign_div_unsign_llh:divider|               ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod1|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                      ; sign_div_unsign_llh    ; work         ;
;                |alt_u_div_gve:divider|                  ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod1|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                ; alt_u_div_gve          ; work         ;
;       |lpm_divide:Mod2|                                 ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod2                                                                                                ; lpm_divide             ; work         ;
;          |lpm_divide_h3m:auto_generated|                ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod2|lpm_divide_h3m:auto_generated                                                                  ; lpm_divide_h3m         ; work         ;
;             |sign_div_unsign_klh:divider|               ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                      ; sign_div_unsign_klh    ; work         ;
;                |alt_u_div_eve:divider|                  ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                ; alt_u_div_eve          ; work         ;
;       |lpm_divide:Mod3|                                 ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod3                                                                                                ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|                ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod3|lpm_divide_n3m:auto_generated                                                                  ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider|               ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|                  ; 280 (280)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve          ; work         ;
;       |lpm_divide:Mod4|                                 ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod4                                                                                                ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|                ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod4|lpm_divide_n3m:auto_generated                                                                  ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider|               ; 280 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod4|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|                  ; 280 (280)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|lpm_divide:Mod4|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve          ; work         ;
;       |rasenshuriken:naruto|                            ; 0 (0)               ; 0 (0)                     ; 864               ; 0          ; 0    ; 0            ; |fill|controller:D0|rasenshuriken:naruto                                                                                           ; rasenshuriken          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 864               ; 0          ; 0    ; 0            ; |fill|controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;             |altsyncram_9mq1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 864               ; 0          ; 0    ; 0            ; |fill|controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component|altsyncram_9mq1:auto_generated                            ; altsyncram_9mq1        ; work         ;
;       |sasuke:s1|                                       ; 0 (0)               ; 0 (0)                     ; 7200              ; 0          ; 0    ; 0            ; |fill|controller:D0|sasuke:s1                                                                                                      ; sasuke                 ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 7200              ; 0          ; 0    ; 0            ; |fill|controller:D0|sasuke:s1|altsyncram:altsyncram_component                                                                      ; altsyncram             ; work         ;
;             |altsyncram_hjo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 7200              ; 0          ; 0    ; 0            ; |fill|controller:D0|sasuke:s1|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated                                       ; altsyncram_hjo1        ; work         ;
;       |startscreen:startscreen|                         ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|startscreen:startscreen                                                                                        ; startscreen            ; work         ;
;          |altsyncram:altsyncram_component|              ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|startscreen:startscreen|altsyncram:altsyncram_component                                                        ; altsyncram             ; work         ;
;             |altsyncram_olq1:auto_generated|            ; 3 (0)               ; 2 (2)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|startscreen:startscreen|altsyncram:altsyncram_component|altsyncram_olq1:auto_generated                         ; altsyncram_olq1        ; work         ;
;                |decode_01a:rden_decode|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|startscreen:startscreen|altsyncram:altsyncram_component|altsyncram_olq1:auto_generated|decode_01a:rden_decode  ; decode_01a             ; work         ;
;       |valleyofdeath:background|                        ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|valleyofdeath:background                                                                                       ; valleyofdeath          ; work         ;
;          |altsyncram:altsyncram_component|              ; 3 (0)               ; 2 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|valleyofdeath:background|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;             |altsyncram_4tq1:auto_generated|            ; 3 (0)               ; 2 (2)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|controller:D0|valleyofdeath:background|altsyncram:altsyncram_component|altsyncram_4tq1:auto_generated                        ; altsyncram_4tq1        ; work         ;
;                |decode_01a:rden_decode|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|controller:D0|valleyofdeath:background|altsyncram:altsyncram_component|altsyncram_4tq1:auto_generated|decode_01a:rden_decode ; decode_01a             ; work         ;
;    |hex_decoder:H0|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|hex_decoder:H0                                                                                                               ; hex_decoder            ; work         ;
;    |hex_decoder:H1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|hex_decoder:H1                                                                                                               ; hex_decoder            ; work         ;
;    |sasukeOrigin:sasuke0|                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|sasukeOrigin:sasuke0                                                                                                         ; sasukeOrigin           ; work         ;
;    |shurikenOrigin:shuriken0|                           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|shurikenOrigin:shuriken0                                                                                                     ; shurikenOrigin         ; work         ;
;    |vga_adapter:VGA|                                    ; 84 (2)              ; 30 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA                                                                                                              ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 30 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|altsyncram:VideoMemory                                                                                       ; altsyncram             ; work         ;
;          |altsyncram_s9m1:auto_generated|               ; 30 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated                                                        ; altsyncram_s9m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_01a:rden_decode_b                               ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_7la:decode2                                     ; decode_7la             ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3                                           ; mux_5hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                 ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|vga_controller:controller                                                                                    ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                       ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|vga_pll:mypll                                                                                                ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                        ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                              ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component|altsyncram_qeq1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 19200        ; 24           ; --           ; --           ; 460800 ; W:/game graphics/narutoend.mif      ;
; controller:D0|endscreen:endscreen|altsyncram:altsyncram_component|altsyncram_deq1:auto_generated|ALTSYNCRAM      ; AUTO ; Single Port      ; 19200        ; 24           ; --           ; --           ; 460800 ; W:/game graphics/sasukeend.mif      ;
; controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component|altsyncram_9mq1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 36           ; 24           ; --           ; --           ; 864    ; W:/game graphics/rasenshuriken.mif  ;
; controller:D0|sasuke:s1|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated|ALTSYNCRAM                ; AUTO ; Single Port      ; 300          ; 24           ; --           ; --           ; 7200   ; ../sasuke.mif                       ;
; controller:D0|startscreen:startscreen|altsyncram:altsyncram_component|altsyncram_olq1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 19200        ; 24           ; --           ; --           ; 460800 ; W:/game graphics/startscreen.mif    ;
; controller:D0|valleyofdeath:background|altsyncram:altsyncram_component|altsyncram_4tq1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 24           ; --           ; --           ; 460800 ; W:/game graphics/2valleyofdeath.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 19200        ; 24           ; 19200        ; 24           ; 460800 ; None                                ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |fill|controller:D0|valleyofdeath:background ; valleyofdeath.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |fill|controller:D0|endscreen:endscreen      ; endscreen.v     ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |fill|controller:D0|endscreen2:endscreen2    ; endscreen2.v    ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |fill|controller:D0|rasenshuriken:naruto     ; rasenshuriken.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |fill|controller:D0|sasuke:s1                ; sasuke.v        ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |fill|controller:D0|startscreen:startscreen  ; startscreen.v   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill|controller:D0|currentState                                                                                                                                                                                                            ;
+--------------------------------+-------------------------------+-------------------------+----------------------+---------------------+----------------------------+------------------------------+--------------------------------+------------------------+
; Name                           ; currentState.S_GAMEOVER_CHECK ; currentState.S_GAMEOVER ; currentState.S_RESET ; currentState.S_WAIT ; currentState.S_DRAW_SASUKE ; currentState.S_DRAW_SHURIKEN ; currentState.S_LOCATE_SHURIKEN ; currentState.S_DRAW_BG ;
+--------------------------------+-------------------------------+-------------------------+----------------------+---------------------+----------------------------+------------------------------+--------------------------------+------------------------+
; currentState.S_GAMEOVER_CHECK  ; 0                             ; 0                       ; 0                    ; 0                   ; 0                          ; 0                            ; 0                              ; 0                      ;
; currentState.S_DRAW_BG         ; 1                             ; 0                       ; 0                    ; 0                   ; 0                          ; 0                            ; 0                              ; 1                      ;
; currentState.S_LOCATE_SHURIKEN ; 1                             ; 0                       ; 0                    ; 0                   ; 0                          ; 0                            ; 1                              ; 0                      ;
; currentState.S_DRAW_SHURIKEN   ; 1                             ; 0                       ; 0                    ; 0                   ; 0                          ; 1                            ; 0                              ; 0                      ;
; currentState.S_DRAW_SASUKE     ; 1                             ; 0                       ; 0                    ; 0                   ; 1                          ; 0                            ; 0                              ; 0                      ;
; currentState.S_WAIT            ; 1                             ; 0                       ; 0                    ; 1                   ; 0                          ; 0                            ; 0                              ; 0                      ;
; currentState.S_RESET           ; 1                             ; 0                       ; 1                    ; 0                   ; 0                          ; 0                            ; 0                              ; 0                      ;
; currentState.S_GAMEOVER        ; 1                             ; 1                       ; 0                    ; 0                   ; 0                          ; 0                            ; 0                              ; 0                      ;
+--------------------------------+-------------------------------+-------------------------+----------------------+---------------------+----------------------------+------------------------------+--------------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill|controller:D0|nextState                                                                                                                                                                ;
+-----------------------------+----------------------------+----------------------+------------------+-------------------------+---------------------------+-----------------------------+---------------------+
; Name                        ; nextState.S_GAMEOVER_CHECK ; nextState.S_GAMEOVER ; nextState.S_WAIT ; nextState.S_DRAW_SASUKE ; nextState.S_DRAW_SHURIKEN ; nextState.S_LOCATE_SHURIKEN ; nextState.S_DRAW_BG ;
+-----------------------------+----------------------------+----------------------+------------------+-------------------------+---------------------------+-----------------------------+---------------------+
; nextState.S_GAMEOVER_CHECK  ; 0                          ; 0                    ; 0                ; 0                       ; 0                         ; 0                           ; 0                   ;
; nextState.S_DRAW_BG         ; 1                          ; 0                    ; 0                ; 0                       ; 0                         ; 0                           ; 1                   ;
; nextState.S_LOCATE_SHURIKEN ; 1                          ; 0                    ; 0                ; 0                       ; 0                         ; 1                           ; 0                   ;
; nextState.S_DRAW_SHURIKEN   ; 1                          ; 0                    ; 0                ; 0                       ; 1                         ; 0                           ; 0                   ;
; nextState.S_DRAW_SASUKE     ; 1                          ; 0                    ; 0                ; 1                       ; 0                         ; 0                           ; 0                   ;
; nextState.S_WAIT            ; 1                          ; 0                    ; 1                ; 0                       ; 0                         ; 0                           ; 0                   ;
; nextState.S_GAMEOVER        ; 1                          ; 1                    ; 0                ; 0                       ; 0                         ; 0                           ; 0                   ;
+-----------------------------+----------------------------+----------------------+------------------+-------------------------+---------------------------+-----------------------------+---------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; shurikenOrigin:shuriken0|shurikenOriginX[1]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginX[2]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginX[3]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginX[4]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginX[6]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginX[7]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginY[5]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginY[4]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginY[3]         ; controller:D0|Equal24 ; yes                    ;
; shurikenOrigin:shuriken0|shurikenOriginY[6]         ; controller:D0|Equal24 ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; controller:D0|endscreen:endscreen|altsyncram:altsyncram_component|altsyncram_deq1:auto_generated|address_reg_a[1] ; Merged with controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component|altsyncram_qeq1:auto_generated|address_reg_a[1] ;
; controller:D0|endscreen:endscreen|altsyncram:altsyncram_component|altsyncram_deq1:auto_generated|address_reg_a[0] ; Merged with controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component|altsyncram_qeq1:auto_generated|address_reg_a[0] ;
; controller:D0|currentState~9                                                                                      ; Lost fanout                                                                                                                     ;
; controller:D0|currentState~10                                                                                     ; Lost fanout                                                                                                                     ;
; controller:D0|currentState~11                                                                                     ; Lost fanout                                                                                                                     ;
; controller:D0|currentState~12                                                                                     ; Lost fanout                                                                                                                     ;
; controller:D0|nextState~7                                                                                         ; Lost fanout                                                                                                                     ;
; controller:D0|nextState~9                                                                                         ; Lost fanout                                                                                                                     ;
; controller:D0|nextState~10                                                                                        ; Lost fanout                                                                                                                     ;
; controller:D0|nextState~11                                                                                        ; Lost fanout                                                                                                                     ;
; controller:D0|nextState~12                                                                                        ; Lost fanout                                                                                                                     ;
; controller:D0|x_loop_reset[8..10]                                                                                 ; Lost fanout                                                                                                                     ;
; controller:D0|x_loop_go[8..10]                                                                                    ; Lost fanout                                                                                                                     ;
; controller:D0|x_loop_bg[8..10]                                                                                    ; Lost fanout                                                                                                                     ;
; controller:D0|y_loop_reset[7..10]                                                                                 ; Lost fanout                                                                                                                     ;
; controller:D0|y_loop_go[7..10]                                                                                    ; Lost fanout                                                                                                                     ;
; controller:D0|y_loop_bg[7..10]                                                                                    ; Lost fanout                                                                                                                     ;
; Total Number of Removed Registers = 32                                                                            ;                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+--------------------------------+--------------------+------------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register                                             ;
+--------------------------------+--------------------+------------------------------------------------------------------------------------+
; controller:D0|y_loop_reset[10] ; Lost Fanouts       ; controller:D0|y_loop_reset[9], controller:D0|y_loop_reset[8],                      ;
;                                ;                    ; controller:D0|y_loop_reset[7]                                                      ;
; controller:D0|y_loop_go[10]    ; Lost Fanouts       ; controller:D0|y_loop_go[9], controller:D0|y_loop_go[8], controller:D0|y_loop_go[7] ;
; controller:D0|y_loop_bg[10]    ; Lost Fanouts       ; controller:D0|y_loop_bg[9], controller:D0|y_loop_bg[8], controller:D0|y_loop_bg[7] ;
; controller:D0|x_loop_reset[10] ; Lost Fanouts       ; controller:D0|x_loop_reset[9], controller:D0|x_loop_reset[8]                       ;
; controller:D0|x_loop_go[10]    ; Lost Fanouts       ; controller:D0|x_loop_go[9], controller:D0|x_loop_go[8]                             ;
; controller:D0|x_loop_bg[10]    ; Lost Fanouts       ; controller:D0|x_loop_bg[9], controller:D0|x_loop_bg[8]                             ;
+--------------------------------+--------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 309   ;
; Number of registers using Synchronous Clear  ; 200   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 262   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fill|controller:D0|LEDoutput[1]                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fill|controller:D0|LEDoutput[3]                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |fill|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fill|controller:D0|y_loop_shuriken[3]                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fill|controller:D0|x_loop_shuriken[5]                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fill|controller:D0|y_loop_bg[8]                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fill|controller:D0|x_loop_bg[0]                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fill|controller:D0|y_loop_reset[6]                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fill|controller:D0|x_loop_reset[0]                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fill|controller:D0|y_loop_go[0]                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |fill|controller:D0|x_loop_go[8]                                                                         ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |fill|controller:D0|counter_wait[6]                                                                      ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |fill|controller:D0|y[0]                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |fill|controller:D0|y_loop_shu[0]                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |fill|controller:D0|y_loop_shu[6]                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fill|controller:D0|y_loop_sasuke[2]                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fill|controller:D0|x_loop_sasuke[5]                                                                     ;
; 15:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |fill|controller:D0|colour[15]                                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3|result_node[16] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|currentState                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|y_loop_shu                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|x_loop_shu                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|y_loop_shu                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|x_loop_shu                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|x_loop_shu                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|x_loop_shu                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|x_loop_shu                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fill|controller:D0|x_loop_shu                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:D0|sasuke:s1|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:D0|valleyofdeath:background|altsyncram:altsyncram_component|altsyncram_4tq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component|altsyncram_9mq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:D0|endscreen:endscreen|altsyncram:altsyncram_component|altsyncram_deq1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component|altsyncram_qeq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:D0|startscreen:startscreen|altsyncram:altsyncram_component|altsyncram_olq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 24                   ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 24                   ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_s9m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:D0|sasuke:s1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 24                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 300                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ../sasuke.mif        ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_hjo1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:D0|valleyofdeath:background|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                     ;
+------------------------------------+-------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                  ;
; WIDTH_A                            ; 24                                  ; Signed Integer                           ;
; WIDTHAD_A                          ; 15                                  ; Signed Integer                           ;
; NUMWORDS_A                         ; 19200                               ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                  ;
; WIDTH_B                            ; 1                                   ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                  ;
; INIT_FILE                          ; W:/game graphics/2valleyofdeath.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_4tq1                     ; Untyped                                  ;
+------------------------------------+-------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                              ; Type                                  ;
+------------------------------------+------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                               ;
; WIDTH_A                            ; 24                                 ; Signed Integer                        ;
; WIDTHAD_A                          ; 6                                  ; Signed Integer                        ;
; NUMWORDS_A                         ; 36                                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                               ;
; WIDTH_B                            ; 1                                  ; Untyped                               ;
; WIDTHAD_B                          ; 1                                  ; Untyped                               ;
; NUMWORDS_B                         ; 1                                  ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                               ;
; BYTE_SIZE                          ; 8                                  ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                               ;
; INIT_FILE                          ; W:/game graphics/rasenshuriken.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_9mq1                    ; Untyped                               ;
+------------------------------------+------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:D0|endscreen:endscreen|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                     ;
+------------------------------------+--------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                  ;
; WIDTH_A                            ; 24                             ; Signed Integer                           ;
; WIDTHAD_A                          ; 15                             ; Signed Integer                           ;
; NUMWORDS_A                         ; 19200                          ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                  ;
; WIDTH_B                            ; 1                              ; Untyped                                  ;
; WIDTHAD_B                          ; 1                              ; Untyped                                  ;
; NUMWORDS_B                         ; 1                              ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                  ;
; BYTE_SIZE                          ; 8                              ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                  ;
; INIT_FILE                          ; W:/game graphics/sasukeend.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_deq1                ; Untyped                                  ;
+------------------------------------+--------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                       ;
+------------------------------------+--------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                    ;
; WIDTH_A                            ; 24                             ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                             ; Signed Integer                             ;
; NUMWORDS_A                         ; 19200                          ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                    ;
; WIDTH_B                            ; 1                              ; Untyped                                    ;
; WIDTHAD_B                          ; 1                              ; Untyped                                    ;
; NUMWORDS_B                         ; 1                              ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                    ;
; BYTE_SIZE                          ; 8                              ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                    ;
; INIT_FILE                          ; W:/game graphics/narutoend.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_qeq1                ; Untyped                                    ;
+------------------------------------+--------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:D0|startscreen:startscreen|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                       ;
+------------------------------------+----------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                    ;
; WIDTH_A                            ; 24                               ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                               ; Signed Integer                             ;
; NUMWORDS_A                         ; 19200                            ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                    ;
; WIDTH_B                            ; 1                                ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                    ;
; INIT_FILE                          ; W:/game graphics/startscreen.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_olq1                  ; Untyped                                    ;
+------------------------------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                              ;
; LPM_WIDTHD             ; 8              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                              ;
; LPM_WIDTHD             ; 8              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                              ;
; LPM_WIDTHD             ; 8              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                              ;
; LPM_WIDTHD             ; 3              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:D0|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 24                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 24                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; controller:D0|sasuke:s1|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                     ;
;     -- NUMWORDS_A                         ; 300                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; controller:D0|valleyofdeath:background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                     ;
;     -- NUMWORDS_A                         ; 36                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; controller:D0|endscreen:endscreen|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; controller:D0|startscreen:startscreen|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:D0|startscreen:startscreen"                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (15 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..1]" will be connected to GND.                                     ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:D0|endscreen2:endscreen2"                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (15 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..1]" will be connected to GND.                                     ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:D0|endscreen:endscreen"                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (15 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..1]" will be connected to GND.                                     ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:D0|rasenshuriken:naruto"                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (6 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..1]" will be connected to GND.                                    ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:D0|valleyofdeath:background"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (15 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..1]" will be connected to GND.                                     ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:D0|sasuke:s1"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (9 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..1]" will be connected to GND.                                    ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:D0"                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; test[25..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sasukeOrigin:sasuke0"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; LEDoutput ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                   ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; x      ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (8 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y      ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (7 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 309                         ;
;     ENA               ; 72                          ;
;     ENA SCLR          ; 190                         ;
;     SCLR              ; 10                          ;
;     SLD               ; 1                           ;
;     plain             ; 36                          ;
; arriav_lcell_comb     ; 1950                        ;
;     arith             ; 786                         ;
;         0 data inputs ; 102                         ;
;         1 data inputs ; 284                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 248                         ;
;         4 data inputs ; 133                         ;
;         5 data inputs ; 1                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 1083                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 326                         ;
;         3 data inputs ; 126                         ;
;         4 data inputs ; 156                         ;
;         5 data inputs ; 235                         ;
;         6 data inputs ; 235                         ;
;     shared            ; 74                          ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 96                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 408                         ;
;                       ;                             ;
; Max LUT depth         ; 27.70                       ;
; Average LUT depth     ; 13.65                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Nov 27 16:03:50 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fill -c fill
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at fill.v(277): truncated literal to match 7 bits File: C:/DESL/Quartus18/fill.v Line: 277
Info (12021): Found 5 design units, including 5 entities, in source file fill.v
    Info (12023): Found entity 1: fill File: C:/DESL/Quartus18/fill.v Line: 1
    Info (12023): Found entity 2: sasukeOrigin File: C:/DESL/Quartus18/fill.v Line: 147
    Info (12023): Found entity 3: shurikenOrigin File: C:/DESL/Quartus18/fill.v Line: 202
    Info (12023): Found entity 4: controller File: C:/DESL/Quartus18/fill.v Line: 263
    Info (12023): Found entity 5: hex_decoder File: C:/DESL/Quartus18/fill.v Line: 770
Info (12021): Found 1 design units, including 1 entities, in source file sasuke.v
    Info (12023): Found entity 1: sasuke File: C:/DESL/Quartus18/sasuke.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file valleyofdeath.v
    Info (12023): Found entity 1: valleyofdeath File: C:/DESL/Quartus18/valleyofdeath.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file naruto.v
    Info (12023): Found entity 1: naruto File: C:/DESL/Quartus18/naruto.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rasenshuriken.v
    Info (12023): Found entity 1: rasenshuriken File: C:/DESL/Quartus18/rasenshuriken.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file endscreen.v
    Info (12023): Found entity 1: endscreen File: C:/DESL/Quartus18/endscreen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file startscreen.v
    Info (12023): Found entity 1: startscreen File: C:/DESL/Quartus18/startscreen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file endscreen2.v
    Info (12023): Found entity 1: endscreen2 File: C:/DESL/Quartus18/endscreen2.v Line: 39
Info (12127): Elaborating entity "fill" for the top level hierarchy
Warning (10034): Output port "LEDR[5..4]" at fill.v(27) has no driver File: C:/DESL/Quartus18/fill.v Line: 27
Warning (10034): Output port "HEX2" at fill.v(29) has no driver File: C:/DESL/Quartus18/fill.v Line: 29
Warning (10034): Output port "HEX3" at fill.v(29) has no driver File: C:/DESL/Quartus18/fill.v Line: 29
Warning (10034): Output port "HEX4" at fill.v(29) has no driver File: C:/DESL/Quartus18/fill.v Line: 29
Warning (10034): Output port "HEX5" at fill.v(29) has no driver File: C:/DESL/Quartus18/fill.v Line: 29
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: C:/DESL/Quartus18/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/DESL/Quartus18/fill.v Line: 90
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: C:/DESL/Quartus18/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/DESL/Quartus18/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/DESL/Quartus18/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/DESL/Quartus18/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/DESL/Quartus18/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9m1.tdf
    Info (12023): Found entity 1: altsyncram_s9m1 File: C:/DESL/Quartus18/db/altsyncram_s9m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_s9m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/DESL/Quartus18/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_7la:decode2" File: C:/DESL/Quartus18/db/altsyncram_s9m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/DESL/Quartus18/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|decode_01a:rden_decode_b" File: C:/DESL/Quartus18/db/altsyncram_s9m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/DESL/Quartus18/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s9m1:auto_generated|mux_5hb:mux3" File: C:/DESL/Quartus18/db/altsyncram_s9m1.tdf Line: 49
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: C:/DESL/Quartus18/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/DESL/Quartus18/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/DESL/Quartus18/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/DESL/Quartus18/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/DESL/Quartus18/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/DESL/Quartus18/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/DESL/Quartus18/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/DESL/Quartus18/vga_adapter.v Line: 262
Info (12128): Elaborating entity "sasukeOrigin" for hierarchy "sasukeOrigin:sasuke0" File: C:/DESL/Quartus18/fill.v Line: 104
Info (10264): Verilog HDL Case Statement information at fill.v(162): all case item expressions in this case statement are onehot File: C:/DESL/Quartus18/fill.v Line: 162
Info (12128): Elaborating entity "shurikenOrigin" for hierarchy "shurikenOrigin:shuriken0" File: C:/DESL/Quartus18/fill.v Line: 113
Warning (10235): Verilog HDL Always Construct warning at fill.v(219): variable "keyInput" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/DESL/Quartus18/fill.v Line: 219
Info (10264): Verilog HDL Case Statement information at fill.v(219): all case item expressions in this case statement are onehot File: C:/DESL/Quartus18/fill.v Line: 219
Warning (10240): Verilog HDL Always Construct warning at fill.v(217): inferring latch(es) for variable "shurikenOriginX", which holds its previous value in one or more paths through the always construct File: C:/DESL/Quartus18/fill.v Line: 217
Warning (10240): Verilog HDL Always Construct warning at fill.v(217): inferring latch(es) for variable "shurikenOriginY", which holds its previous value in one or more paths through the always construct File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[0]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[1]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[2]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[3]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[4]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[5]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[6]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[7]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[8]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[9]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginY[10]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[0]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[1]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[2]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[3]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[4]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[5]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[6]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[7]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[8]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[9]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (10041): Inferred latch for "shurikenOriginX[10]" at fill.v(217) File: C:/DESL/Quartus18/fill.v Line: 217
Info (12128): Elaborating entity "controller" for hierarchy "controller:D0" File: C:/DESL/Quartus18/fill.v Line: 132
Warning (10036): Verilog HDL or VHDL warning at fill.v(323): object "counter_goc" assigned a value but never read File: C:/DESL/Quartus18/fill.v Line: 323
Warning (10036): Verilog HDL or VHDL warning at fill.v(324): object "counter_go" assigned a value but never read File: C:/DESL/Quartus18/fill.v Line: 324
Warning (10230): Verilog HDL assignment warning at fill.v(389): truncated value with size 32 to match size of target (21) File: C:/DESL/Quartus18/fill.v Line: 389
Warning (10230): Verilog HDL assignment warning at fill.v(392): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 392
Warning (10230): Verilog HDL assignment warning at fill.v(397): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 397
Warning (10230): Verilog HDL assignment warning at fill.v(421): truncated value with size 32 to match size of target (21) File: C:/DESL/Quartus18/fill.v Line: 421
Warning (10230): Verilog HDL assignment warning at fill.v(430): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 430
Warning (10230): Verilog HDL assignment warning at fill.v(432): truncated value with size 32 to match size of target (6) File: C:/DESL/Quartus18/fill.v Line: 432
Warning (10230): Verilog HDL assignment warning at fill.v(437): truncated value with size 32 to match size of target (6) File: C:/DESL/Quartus18/fill.v Line: 437
Warning (10230): Verilog HDL assignment warning at fill.v(448): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 448
Warning (10230): Verilog HDL assignment warning at fill.v(449): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 449
Warning (10230): Verilog HDL assignment warning at fill.v(460): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 460
Warning (10230): Verilog HDL assignment warning at fill.v(475): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 475
Warning (10230): Verilog HDL assignment warning at fill.v(484): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 484
Warning (10230): Verilog HDL assignment warning at fill.v(497): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 497
Warning (10230): Verilog HDL assignment warning at fill.v(506): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 506
Warning (10230): Verilog HDL assignment warning at fill.v(519): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 519
Warning (10230): Verilog HDL assignment warning at fill.v(529): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 529
Warning (10230): Verilog HDL assignment warning at fill.v(541): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 541
Warning (10230): Verilog HDL assignment warning at fill.v(551): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 551
Warning (10230): Verilog HDL assignment warning at fill.v(575): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 575
Warning (10230): Verilog HDL assignment warning at fill.v(578): truncated value with size 32 to match size of target (6) File: C:/DESL/Quartus18/fill.v Line: 578
Warning (10230): Verilog HDL assignment warning at fill.v(583): truncated value with size 32 to match size of target (6) File: C:/DESL/Quartus18/fill.v Line: 583
Warning (10230): Verilog HDL assignment warning at fill.v(594): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 594
Warning (10230): Verilog HDL assignment warning at fill.v(595): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 595
Warning (10230): Verilog HDL assignment warning at fill.v(612): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 612
Warning (10230): Verilog HDL assignment warning at fill.v(627): truncated value with size 32 to match size of target (26) File: C:/DESL/Quartus18/fill.v Line: 627
Warning (10230): Verilog HDL assignment warning at fill.v(661): truncated value with size 32 to match size of target (21) File: C:/DESL/Quartus18/fill.v Line: 661
Warning (10230): Verilog HDL assignment warning at fill.v(663): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 663
Warning (10230): Verilog HDL assignment warning at fill.v(668): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 668
Warning (10230): Verilog HDL assignment warning at fill.v(702): truncated value with size 32 to match size of target (21) File: C:/DESL/Quartus18/fill.v Line: 702
Warning (10230): Verilog HDL assignment warning at fill.v(704): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 704
Warning (10230): Verilog HDL assignment warning at fill.v(709): truncated value with size 32 to match size of target (11) File: C:/DESL/Quartus18/fill.v Line: 709
Warning (10230): Verilog HDL assignment warning at fill.v(763): truncated value with size 32 to match size of target (4) File: C:/DESL/Quartus18/fill.v Line: 763
Info (12128): Elaborating entity "sasuke" for hierarchy "controller:D0|sasuke:s1" File: C:/DESL/Quartus18/fill.v Line: 339
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:D0|sasuke:s1|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/sasuke.v Line: 85
Info (12130): Elaborated megafunction instantiation "controller:D0|sasuke:s1|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/sasuke.v Line: 85
Info (12133): Instantiated megafunction "controller:D0|sasuke:s1|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/Quartus18/sasuke.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sasuke.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "300"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hjo1.tdf
    Info (12023): Found entity 1: altsyncram_hjo1 File: C:/DESL/Quartus18/db/altsyncram_hjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hjo1" for hierarchy "controller:D0|sasuke:s1|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "valleyofdeath" for hierarchy "controller:D0|valleyofdeath:background" File: C:/DESL/Quartus18/fill.v Line: 347
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:D0|valleyofdeath:background|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/valleyofdeath.v Line: 85
Info (12130): Elaborated megafunction instantiation "controller:D0|valleyofdeath:background|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/valleyofdeath.v Line: 85
Info (12133): Instantiated megafunction "controller:D0|valleyofdeath:background|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/Quartus18/valleyofdeath.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "W:/game graphics/2valleyofdeath.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tq1.tdf
    Info (12023): Found entity 1: altsyncram_4tq1 File: C:/DESL/Quartus18/db/altsyncram_4tq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_4tq1" for hierarchy "controller:D0|valleyofdeath:background|altsyncram:altsyncram_component|altsyncram_4tq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rasenshuriken" for hierarchy "controller:D0|rasenshuriken:naruto" File: C:/DESL/Quartus18/fill.v Line: 355
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/rasenshuriken.v Line: 85
Info (12130): Elaborated megafunction instantiation "controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/rasenshuriken.v Line: 85
Info (12133): Instantiated megafunction "controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/Quartus18/rasenshuriken.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "W:/game graphics/rasenshuriken.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "36"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9mq1.tdf
    Info (12023): Found entity 1: altsyncram_9mq1 File: C:/DESL/Quartus18/db/altsyncram_9mq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9mq1" for hierarchy "controller:D0|rasenshuriken:naruto|altsyncram:altsyncram_component|altsyncram_9mq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "endscreen" for hierarchy "controller:D0|endscreen:endscreen" File: C:/DESL/Quartus18/fill.v Line: 363
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:D0|endscreen:endscreen|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/endscreen.v Line: 85
Info (12130): Elaborated megafunction instantiation "controller:D0|endscreen:endscreen|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/endscreen.v Line: 85
Info (12133): Instantiated megafunction "controller:D0|endscreen:endscreen|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/Quartus18/endscreen.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "W:/game graphics/sasukeend.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_deq1.tdf
    Info (12023): Found entity 1: altsyncram_deq1 File: C:/DESL/Quartus18/db/altsyncram_deq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_deq1" for hierarchy "controller:D0|endscreen:endscreen|altsyncram:altsyncram_component|altsyncram_deq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "endscreen2" for hierarchy "controller:D0|endscreen2:endscreen2" File: C:/DESL/Quartus18/fill.v Line: 371
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/endscreen2.v Line: 85
Info (12130): Elaborated megafunction instantiation "controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/endscreen2.v Line: 85
Info (12133): Instantiated megafunction "controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/Quartus18/endscreen2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "W:/game graphics/narutoend.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qeq1.tdf
    Info (12023): Found entity 1: altsyncram_qeq1 File: C:/DESL/Quartus18/db/altsyncram_qeq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_qeq1" for hierarchy "controller:D0|endscreen2:endscreen2|altsyncram:altsyncram_component|altsyncram_qeq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "startscreen" for hierarchy "controller:D0|startscreen:startscreen" File: C:/DESL/Quartus18/fill.v Line: 379
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:D0|startscreen:startscreen|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/startscreen.v Line: 85
Info (12130): Elaborated megafunction instantiation "controller:D0|startscreen:startscreen|altsyncram:altsyncram_component" File: C:/DESL/Quartus18/startscreen.v Line: 85
Info (12133): Instantiated megafunction "controller:D0|startscreen:startscreen|altsyncram:altsyncram_component" with the following parameter: File: C:/DESL/Quartus18/startscreen.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "W:/game graphics/startscreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_olq1.tdf
    Info (12023): Found entity 1: altsyncram_olq1 File: C:/DESL/Quartus18/db/altsyncram_olq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_olq1" for hierarchy "controller:D0|startscreen:startscreen|altsyncram:altsyncram_component|altsyncram_olq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:H0" File: C:/DESL/Quartus18/fill.v Line: 137
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controller:D0|Mod4" File: C:/DESL/Quartus18/fill.v Line: 703
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controller:D0|Mod3" File: C:/DESL/Quartus18/fill.v Line: 662
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controller:D0|Mod0" File: C:/DESL/Quartus18/fill.v Line: 391
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controller:D0|Mod2" File: C:/DESL/Quartus18/fill.v Line: 577
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controller:D0|Mod1" File: C:/DESL/Quartus18/fill.v Line: 431
Info (12130): Elaborated megafunction instantiation "controller:D0|lpm_divide:Mod4" File: C:/DESL/Quartus18/fill.v Line: 703
Info (12133): Instantiated megafunction "controller:D0|lpm_divide:Mod4" with the following parameter: File: C:/DESL/Quartus18/fill.v Line: 703
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m File: C:/DESL/Quartus18/db/lpm_divide_n3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/DESL/Quartus18/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/DESL/Quartus18/db/alt_u_div_qve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "controller:D0|lpm_divide:Mod2" File: C:/DESL/Quartus18/fill.v Line: 577
Info (12133): Instantiated megafunction "controller:D0|lpm_divide:Mod2" with the following parameter: File: C:/DESL/Quartus18/fill.v Line: 577
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: C:/DESL/Quartus18/db/lpm_divide_h3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/DESL/Quartus18/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/DESL/Quartus18/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "controller:D0|lpm_divide:Mod1" File: C:/DESL/Quartus18/fill.v Line: 431
Info (12133): Instantiated megafunction "controller:D0|lpm_divide:Mod1" with the following parameter: File: C:/DESL/Quartus18/fill.v Line: 431
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m File: C:/DESL/Quartus18/db/lpm_divide_i3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/DESL/Quartus18/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: C:/DESL/Quartus18/db/alt_u_div_gve.tdf Line: 22
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "shurikenOrigin:shuriken0|shurikenOriginY[3]" merged with LATCH primitive "shurikenOrigin:shuriken0|shurikenOriginX[1]" File: C:/DESL/Quartus18/fill.v Line: 217
    Info (13026): Duplicate LATCH primitive "shurikenOrigin:shuriken0|shurikenOriginX[3]" merged with LATCH primitive "shurikenOrigin:shuriken0|shurikenOriginX[2]" File: C:/DESL/Quartus18/fill.v Line: 217
Warning (13012): Latch shurikenOrigin:shuriken0|shurikenOriginX[1] has unsafe behavior File: C:/DESL/Quartus18/fill.v Line: 217
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[7] File: C:/DESL/Quartus18/fill.v Line: 28
Warning (13012): Latch shurikenOrigin:shuriken0|shurikenOriginX[2] has unsafe behavior File: C:/DESL/Quartus18/fill.v Line: 217
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: C:/DESL/Quartus18/fill.v Line: 28
Warning (13012): Latch shurikenOrigin:shuriken0|shurikenOriginX[4] has unsafe behavior File: C:/DESL/Quartus18/fill.v Line: 217
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: C:/DESL/Quartus18/fill.v Line: 28
Warning (13012): Latch shurikenOrigin:shuriken0|shurikenOriginX[6] has unsafe behavior File: C:/DESL/Quartus18/fill.v Line: 217
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[7] File: C:/DESL/Quartus18/fill.v Line: 28
Warning (13012): Latch shurikenOrigin:shuriken0|shurikenOriginX[7] has unsafe behavior File: C:/DESL/Quartus18/fill.v Line: 217
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6] File: C:/DESL/Quartus18/fill.v Line: 28
Warning (13012): Latch shurikenOrigin:shuriken0|shurikenOriginY[5] has unsafe behavior File: C:/DESL/Quartus18/fill.v Line: 217
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[8] File: C:/DESL/Quartus18/fill.v Line: 28
Warning (13012): Latch shurikenOrigin:shuriken0|shurikenOriginY[4] has unsafe behavior File: C:/DESL/Quartus18/fill.v Line: 217
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[7] File: C:/DESL/Quartus18/fill.v Line: 28
Warning (13012): Latch shurikenOrigin:shuriken0|shurikenOriginY[6] has unsafe behavior File: C:/DESL/Quartus18/fill.v Line: 217
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[7] File: C:/DESL/Quartus18/fill.v Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 27
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 27
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/DESL/Quartus18/fill.v Line: 29
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/DESL/Quartus18/fill.v Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/DESL/Quartus18/output_files/fill.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/DESL/Quartus18/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/DESL/Quartus18/fill.v Line: 28
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/DESL/Quartus18/fill.v Line: 28
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/DESL/Quartus18/fill.v Line: 28
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/DESL/Quartus18/fill.v Line: 28
Info (21057): Implemented 2465 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 1960 logic cells
    Info (21064): Implemented 408 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 489 warnings
    Info: Peak virtual memory: 796 megabytes
    Info: Processing ended: Wed Nov 27 16:04:22 2019
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/DESL/Quartus18/output_files/fill.map.smsg.


