INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/ip/data_ram_phy/sim/data_ram_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/mult_clock_cpu_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_clock_cpu_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/adder_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/alu_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/reg_stack_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_stack_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/access_mem_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_mem_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/wb_reg_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_reg_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/exe_instruc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_instruc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/fetch_instruc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/decoder_code_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_code_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sources_1/new/instruc_rom_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_rom_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.srcs/sim_1/new/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
