* Project with an AXI DMA & HLS filter (this design is used for final implementation).
