<s>
The_AT Izhikevich_NP1 Neuron_NP1 model_NN1 is_VBZ currently_RR the_AT forefront_NN1 spiking_VVG neural_JJ net_JJ model_NN1 ._. 
</s>
<s>
It_PPH1 can_VM emulate_VVI all_DB the_AT key_JJ modes_NN2 of_IO firing_NN1 ,_, and_CC does_VDZ so_RR with_IW only_RR 13_MC floating_JJ point_NN1 operations_NN2 per_II second_NNT1 of_IO emulation_NN1 time_NNT1 1_MC1 ._. 
</s>
<s>
The_AT Hodgkin_NP1 's_GE and_CC Huxley_NP1 model_NN1 -_- the_AT only_JJ other_JJ model_NN1 capable_JJ of_IO displaying_VVG so_RG many_DA2 firing_NN1 modes_NN2 -_- requires_VVZ 1200_MC ._. 
</s>
<s>
In_II an_AT1 experiment_NN1 done_VDN by_II Izhikevich_NP1 ,_, where_CS he_PPHS1 ran_VVD a_AT1 network_NN1 of_IO these_DD2 neurons_NN2 with_IW 10_MC 10_MC synapses_NN2 on_II a_AT1 Beowulf_NP1 supercomputer_NN1 ,_, it_PPH1 took_VVD 50_MC days_NNT2 to_TO run_VVI what_DDQ could_VM be_VBI considered_VVN one_MC1 second_NNT1 of_IO brain_NN1 activity_NN1 ._. 
</s>
<s>
The_AT integrate-and-fire_JJ model_NN1 ,_, the_AT fastest_JJT spiking_NN1 neuron_NN1 model_NN1 ,_, which_DDQ has_VHZ drastically_RR lower_JJR functionality_NN1 ,_, still_RR requires_VVZ 5_MC FLOPS_NN2 and_CC thus_RR would_VM have_VHI still_RR taken_VVN around_RG 20_MC days_NNT2 to_TO run_VVI the_AT simulation_NN1 ._. 
</s>
<s>
This_DD1 highlights_VVZ a_AT1 problem_NN1 with_IW such_DA neurons_NN2 -_- running_VVG them_PPHO2 on_II conventional_JJ computers_NN2 -_- even_RR supercomputers_NN2 ,_, is_VBZ not_XX efficient_JJ ._. 
</s>
<s>
The_AT only_JJ way_NN1 to_TO run_VVI them_PPHO2 ,_, at_II any_DD kind_NN1 of_IO reasonable_JJ speed_NN1 is_VBZ on_II massively_RR parallel_JJ hardware_NN1 dedicated_VVN to_II running_VVG them_PPHO2 ._. 
</s>
<s>
This_DD1 report_NN1 charts_NN2 the_AT development_NN1 of_IO a_AT1 simulator_NN1 for_IF a_AT1 theoretical_JJ board_NN1 which_DDQ could_VM run_VVI Izhikevich_NP1 type_NN1 neurons_NN2 ,_, in_II a_AT1 parallel_JJ fashion_NN1 with_IW easily_RR expandable_JJ processing_NN1 capabilities_NN2 ._. 
</s>
<s>
The_AT task_NN1 in_II its_APPGE simplest_JJT terms_NN2 is_VBZ to_TO develop_VVI a_AT1 simulation_NN1 of_IO some_DD type_NN1 ,_, or_CC part_NN1 ,_, of_IO a_AT1 computer_NN1 system_NN1 ._. 
</s>
<s>
Having_VHG selected_VVN what_DDQ we_PPIS2 are_VBR going_VVGK to_TO simulate_VVI we_PPIS2 are_VBR to_TO examine_VVI other_JJ systems_NN2 ,_, and_CC develop_VVI a_AT1 design_NN1 for_IF our_APPGE own_DA version_NN1 ,_, with_IW highlight_NN1 on_II certain_JJ differences_NN2 ._. 
</s>
<s>
For_IF this_DD1 particular_JJ project_NN1 ,_, 'computer_NN1 system'_NN1 will_VM be_VBI taken_VVN to_TO be_VBI a_AT1 'Spiking_JJ Neural_JJ Network_NN1 Board'_NP1 -_- as_CSA permitted_VVN by_II the_AT project_NN1 coordinator_NN1 ._. 
</s>
<s>
Due_II21 to_II22 its_APPGE relative_JJ complexity_NN1 ,_, it_PPH1 will_VM be_VBI developed_VVN using_VVG an_AT1 iterative_JJ methodology_NN1 ,_, initially_RR only_RR being_VBG a_AT1 simulation_NN1 in_II an_AT1 abstract_JJ sense_NN1 ,_, which_DDQ will_VM then_RT be_VBI refined_VVN to_II a_AT1 greater_JJR depth_NN1 ._. 
</s>
<s>
The_AT development_NN1 of_IO Neural_JJ Networks_NN2 has_VHZ gone_VVN through_II three_MC main_JJ generations_NN2 2_MC ._. 
</s>
<s>
The_AT first_MD was_VBDZ focused_VVN around_II the_AT McCulloch-Pitts_NP1 neuron_NN1 ._. 
</s>
<s>
A_AT1 conceptually_RR simple_JJ model_NN1 ,_, consisting_VVG of_IO neurons_NN2 which_DDQ multiplied_VVD their_APPGE inputs_NN2 by_II a_AT1 weighting_NN1 ,_, summed_VVD them_PPHO2 and_CC fired_VVD a_AT1 binary_JJ high_JJ signal_NN1 if_CS its_APPGE input_NN1 went_VVD above_II a_AT1 set_NN1 threshold_NN1 ._. 
</s>
<s>
These_DD2 neurons_NN2 are_VBR quite_RG powerful_JJ ,_, have_VH0 many_DA2 uses_NN2 ,_, and_CC do_VD0 not_XX use_VVI much_DA1 computational_JJ power_NN1 however_RRQV they_PPHS2 do_VD0 have_VHI limitations_NN2 ,_, such_II21 as_II22 only_RR being_VBG about_RPK to_TO handle_VVI digital_JJ values_NN2 ._. 
</s>
<s>
The_AT second_MD generation_NN1 solved_VVN this_DD1 problem_NN1 ,_, and_CC begun_VVN using_VVG continuous_JJ activation_NN1 functions_NN2 and_CC used_JJ rate_NN1 coding_NN1 (_( a_AT1 higher_JJR rate_NN1 of_IO firing_NN1 implies_VVZ a_AT1 higher_JJR output_NN1 )_) to_TO give_VVI their_APPGE output_NN1 ._. 
</s>
<s>
This_DD1 generation_NN1 was_VBDZ more_RGR biologically_RR realistic_JJ and_CC computationally_RR powerful_JJ than_CSN the_AT first_MD -_- it_PPH1 did_VDD require_VVI more_DAR processing_NN1 time_NNT1 though_RR ._. 
</s>
<s>
It_PPH1 was_VBDZ then_RT discovered_VVN though_RR that_CST the_AT cortex_NN1 was_VBDZ able_JK to_TO perform_VVI at_II far_RG greater_JJR speeds_NN2 than_CSN possible_JJ with_IW rate_NN1 coding_NN1 ,_, when_CS Thorpe_NP1 et_RA21 Al_RA22 found_VVD that_CST it_PPH1 only_RR took_VVD 100ms_FO for_IF a_AT1 human_JJ to_TO analyse_VVI and_CC clarify_VVI visual_JJ input_NN1 (_( for_REX21 instance_REX22 ,_, in_II facial_JJ recognition_NN1 )_) ._. 
</s>
<s>
The_AT third_MD generation_NN1 thus_RR had_VHN to_TO find_VVI a_AT1 new_JJ way_NN1 to_TO transmit_VVI information_NN1 ,_, and_CC this_DD1 was_VBDZ found_VVN in_II the_AT form_NN1 of_IO pulse_NN1 coding_NN1 ,_, with_IW each_DD1 spike_NN1 being_VBG important_JJ on_II its_APPGE own_DA basis_NN1 ._. 
</s>
<s>
This_DD1 generation_NN1 begun_VVN using_VVG features_NN2 which_DDQ take_VV0 into_II account_NN1 the_AT exact_JJ time_NNT1 that_CST a_AT1 spike_NN1 is_VBZ triggered_VVN and_CC arrives_VVZ at_II the_AT postsynaptic_JJ synapse_NN1 such_II21 as_II22 axonal_JJ conductance_NN1 delays_NN2 and_CC spike-timing_JJ dependant_JJ plasticity_NN1 ,_, ._. 
</s>
<s>
This_DD1 was_VBDZ the_AT birth_NN1 of_IO the_AT Spiking_NN1 Neuron_NN1 ._. 
</s>
<s>
The_AT first_MD neuronal_JJ model_NN1 that_CST could_VM be_VBI considered_VVN a_AT1 spiking_NN1 neural_NN1 network_NN1 was_VBDZ the_AT Hodgkin_NP1 's_GE &;_NULL Huxley_NP1 model_NN1 ._. 
</s>
<s>
It_PPH1 was_VBDZ created_VVN after_II several_DA2 years_NNT2 of_IO electrical_JJ analysis_NN1 of_IO squids_NN2 neurons_NN2 ._. 
</s>
<s>
It_PPH1 was_VBDZ a_AT1 highly_RR detailed_JJ model_NN1 ,_, correctly_RR known_VVN as_II a_AT1 bio--physiological_JJ model_NN1 which_DDQ took_VVD into_II account_NN1 such_DA things_NN2 as_CSA the_AT transfer_NN1 of_IO molecules_NN2 across_II the_AT cell_NN1 membrane_NN1 along_II the_AT axon_NN1 ._. 
</s>
<s>
It_PPH1 was_VBDZ able_JK to_TO demonstrate_VVI the_AT vast_JJ array_NN1 of_IO different_JJ neuro-computational_JJ properties_NN2 that_CST are_VBR out_RP there_RL ,_, some_DD of_IO which_DDQ are_VBR shown_VVN in_II figure_NN1 one_MC1 ._. 
</s>
<s>
The_AT majority_NN1 of_IO spiking_VVG neuron_NN1 models_NN2 have_VH0 since_RR sacrificed_VVN these_DD2 though_RR in_II the_AT name_NN1 of_IO simplicity_NN1 and_CC computational_JJ efficiency_NN1 ._. 
</s>
<s>
The_AT integrate-and-fire_JJ model_NN1 ,_, probably_RR the_AT most_RGT popular_JJ -_- and_CC most_RGT computationally_RR simple_JJ ,_, has_VHZ only_RR three_MC different_JJ behaviours_NN2 1_MC1 ._. 
</s>
<s>
The_AT Izhikevich_NP1 model_NN1 on_II the_AT other_JJ hand_NN1 has_VHZ the_AT full_JJ range_NN1 of_IO neuro-computational_JJ properties_NN2 ,_, at_II the_AT same_DA time_NNT1 it_PPH1 remains_VVZ quite_RG simple_JJ ,_, and_CC computationally_RR light_JJ -_- only_RR requiring_VVG 13_MC floating_JJ point_NN1 operations_NN2 during_II each_DD1 ms_NN1 of_IO simulating_VVG time_NNT1 ._. 
</s>
<s>
The_AT model_NN1 was_VBDZ created_VVN using_VVG bifurcation_NN1 methodologies_NN2 ,_, which_DDQ allowed_VVD the_AT Hodgkin_NP1 's_GE &;_NULL Huxley_NP1 model_NN1 to_TO be_VBI reduced_VVN to_II ,_, and_CC represented_VVN as_CSA standard_JJ differential_JJ equations_NN2 ._. 
</s>
<s>
These_DD2 are_VBR 4_MC :_: Where_RRQ is_VBZ membrane_NN1 potential_NN1 and_CC is_VBZ membrane_NN1 recovery_NN1 ._. 
</s>
<s>
Synaptic_NP1 &;_NULL injected_VVD currents_NN2 are_VBR inserted_VVN via_II variable_NN1 and_CC are_VBR dimensionless_JJ parameters_NN2 describes_VVZ the_AT time_NNT1 scale_NN1 of_IO the_AT recovery_NN1 of_IO describes_VVZ the_AT sensitivity_NN1 of_IO to_II subtle_JJ changes_NN2 in_RP is_VBZ the_AT after_JJ% spike_NN1 reset_VVN value_NN1 of_IO affects_NN2% the_AT after_JJ% spike_NN1 recovery_NN1 of_IO represents_VVZ where_RRQ is_VBZ the_AT time_NNT1 ._. 
</s>
<s>
These_DD2 formulas_NN2 create_VV0 a_AT1 spike_NN1 ,_, which_DDQ affect_VV0 the_AT two_MC key_JJ variables_NN2 ,_, as_II such_DA :_: By_II altering_VVG the_AT values_NN2 of_IO a_AT1 ,_, b_ZZ1 ,_, c_ZZ1 and_CC d_ZZ1 the_AT different_JJ types_NN2 of_IO behaviour_NN1 discussed_VVN above_RL can_VM be_VBI created_VVN ._. 
</s>
<s>
For_REX21 instance_REX22 ,_, to_TO create_VVI a_AT1 Regular_JJ Spiking_NN1 neuron_NN1 you_PPY would_VM use_VVI the_AT values_NN2 ,_, a_ZZ1 =_FO 0.02_MC ,_, b_ZZ1 =_FO 0.2_MC ,_, c_ZZ1 =_FO -65_MC and_CC d_ZZ1 =_FO 2_MC ._. 
</s>
<s>
You_PPY could_VM get_VVI the_AT other_JJ types_NN2 in_II31 accordance_II32 with_II33 these_DD2 charts_NN2 :_: In_II its_APPGE simplest_JJT terms_NN2 the_AT axonal_JJ conductance_NN1 delay_NN1 is_VBZ the_AT length_NN1 of_IO time_NNT1 required_VVN for_IF a_AT1 postsynaptic_JJ neuron_NN1 to_TO become_VVI aware_JJ that_CST a_AT1 spike_NN1 occurred_VVD ._. 
</s>
<s>
In_II the_AT neocortex_NN1 it_PPH1 can_VM vary_VVI from_II 0.1ms_FO to_II 44ms_FO ,_, and_CC can_VM be_VBI precisely_RR reproduced_VVN between_II two_MC neurons_NN2 ._. 
</s>
<s>
The_AT majority_NN1 of_IO the_AT computational_JJ neuroscience_NN1 community_NN1 has_VHZ typically_RR ignored_VVN its_APPGE existence_NN1 in_II the_AT cortex_NN1 ,_, where_CS it_PPH1 has_VHZ typically_RR been_VBN treated_VVN as_II a_AT1 complicating_JJ nuisance_NN1 ._. 
</s>
<s>
But_CCB in_II recent_JJ times_NNT2 the_AT argument_NN1 has_VHZ been_VBN repeatedly_RR driven_VVN in_II that_DD1 the_AT brain_NN1 would_VM not_XX maintain_VVI different_JJ delays_NN2 with_IW such_DA precision_NN1 if_CS spike_NN1 timings_NN2 were_VBDR not_XX important_JJ ._. 
</s>
<s>
Izhikevich_NP1 proved_VVD in_II 2005_MC 5_MC that_CST delays_NN2 could_VM lead_VVI to_II an_AT1 unprecedented_JJ information_NN1 capacity_NN1 in_II neural_JJ networks_NN2 and_CC allows_VVZ stable_JJ firing_NN1 patterns_NN2 that_CST are_VBR not_XX possible_JJ without_IW the_AT delay_NN1 ._. 
</s>
<s>
Because_II21 of_II22 this_DD1 ,_, it_PPH1 is_VBZ now_RT increasingly_RR considered_VVN an_AT1 important_JJ feature_NN1 of_IO spiking_VVG neural_JJ networks_NN2 ,_, and_CC will_VM be_VBI included_VVN in_II this_DD1 simulation_NN1 ._. 
</s>
<s>
The_AT idea_NN1 can_VM be_VBI illustrated_VVN simply_RR as_CSA follows_VVZ :_: STDP_NP1 ,_, or_CC as_CSA it_PPH1 's_VBZ also_RR known_VVN ,_, Hebbian_JJ Temporally_NP1 Asymmetric_NP1 Synaptic_JJ Plasticity_NN1 ,_, is_VBZ a_AT1 form_NN1 of_IO neural_JJ learning_NN1 which_DDQ has_VHZ developed_VVN in_II31 response_II32 to_II33 the_AT growth_NN1 of_IO Spiking_VVG Neural_JJ Networks_NN2 ._. 
</s>
<s>
It_PPH1 is_VBZ essentially_RR half_DB Hebbian_JJ learning_NN1 and_CC half_DB Anti-Hebbian_JJ -_- Hebbian_JJ learning_NN1 being_VBG the_AT formally_RR accepted_JJ idea_NN1 that_CST 'those_VV0 who_PNQS fire_VV0 together_RL ,_, wire_NN1 together'_NN1 ._. 
</s>
<s>
It_PPH1 relies_VVZ on_II that_DD1 idea_NN1 that_CST synaptic_JJ plasticity_NN1 (_( the_AT strength_NN1 -_- or_CC weight_NN1 -_- or_CC a_AT1 synaptic_JJ connection_NN1 )_) depends_VVZ on_II the_AT relative_JJ timing_NN1 of_IO pre_II and_CC post_NN1 synaptic_NN1 spikes.6_FO It_PPH1 was_VBDZ formalized_VVN into_II a_AT1 mathematical_JJ system_NN1 by_II Gal_NN1 Chechik_NN1 in_II 2003_MC and_CC will_VM be_VBI the_AT learning_NN1 system_NN1 employed_VVN in_II this_DD1 simulation_NN1 ._. 
</s>
<s>
It_PPH1 can_VM be_VBI summarized_VVN simply_RR as_CSA follows_VVZ ._. 
</s>
<s>
If_CS the_AT presynaptic_JJ spike_NN1 arrives_VVZ at_II the_AT postsynaptic_JJ neuron_NN1 before_II the_AT postsynaptic_JJ neuron_NN1 fires_NN2 -_- for_REX21 example_REX22 ,_, it_PPH1 causes_VVZ the_AT firing_NN1 -_- the_AT synapse_NN1 is_VBZ potentiated_VVN ._. 
</s>
<s>
Its_APPGE weight_NN1 is_VBZ increased_VVN according_II21 to_II22 the_AT positive_JJ part_NN1 of_IO the_AT STDP_NP1 curve_NN1 in_II Figure_NN1 6_MC but_CCB does_VDZ not_XX allow_VVI growth_NN1 beyond_II a_AT1 cut-off_NN1 value_NN1 ,_, which_DDQ is_VBZ a_AT1 parameter_NN1 in_II the_AT model_NN1 ._. 
</s>
<s>
If_CS the_AT presynaptic_JJ spike_NN1 arrives_VVZ at_II the_AT postsynaptic_JJ neuron_NN1 after_CS it_PPH1 fired_VVD ,_, that_REX21 is_REX22 ,_, it_PPH1 brings_VVZ the_AT news_NN1 late_RR ,_, the_AT synapse_NN1 is_VBZ depressed_JJ ._. 
</s>
<s>
Its_APPGE weight_NN1 is_VBZ decreased_VVN according_II21 to_II22 the_AT negative_JJ part_NN1 of_IO the_AT STDP_NP1 curve_NN1 ._. 
</s>
<s>
Spiking_VVG Neural_JJ Networks_NN2 require_VV0 much_RR greater_JJR amounts_NN2 of_IO processing_NN1 than_CSN their_APPGE earlier_JJR cousins_NN2 ,_, such_II21 as_II22 the_AT McCulloch-Pitts_NP1 neuron_NN1 ._. 
</s>
<s>
Because_II21 of_II22 this_DD1 ,_, when_CS we_PPIS2 create_VV0 large_JJ networks_NN2 of_IO them_PPHO2 ,_, it_PPH1 becomes_VVZ impossible_JJ to_TO run_VVI them_PPHO2 in_II real_JJ time_NNT1 on_II a_AT1 serial_JJ processing_NN1 computer_NN1 ._. 
</s>
<s>
As_RG many_DA2 of_IO the_AT purposes_NN2 we_PPIS2 wish_VV0 to_TO assign_VVI neural_JJ networks_NN2 to_II ,_, rely_VV0 on_II being_VBG able_JK to_TO process_VVI real_JJ time_NNT1 data_NN -_- such_II21 as_II22 analyzing_VVG continuous_JJ visual_JJ and_CC audio_JJ streams_NN2 ,_, which_DDQ require_VV0 networks_NN2 of_IO around_II the_AT magnitude_NN1 of_IO 10_MC 6_MC ._. 
</s>
<s>
They_PPHS2 become_VV0 significantly_RR less_RGR useful_JJ ,_, even_RR useless_JJ ,_, when_CS they_PPHS2 are_VBR unable_JK to_TO do_VDI this_DD1 ._. 
</s>
<s>
Some_DD tasks_NN2 may_VM not_XX require_VVI real_JJ time_NNT1 simulation_NN1 ,_, but_CCB some_DD ,_, such_II21 as_II22 whole_JJ brain_NN1 simulations_NN2 ,_, certainly_RR require_VV0 speeds_NN2 higher_JJR than_CSN those_DD2 currently_RR available_JJ ._. 
</s>
<s>
Having_VHG realized_VVN this_DD1 ,_, there_EX are_VBR a_AT1 few_DA2 options_NN2 -_- to_TO either_RR make_VVI the_AT serial_JJ computer_NN1 more_RGR powerful_JJ ,_, to_TO develop_VVI a_AT1 specialised_JJ serial_JJ computer_NN1 built_VVN for_IF the_AT task_NN1 ,_, or_CC ,_, develop_VV0 the_AT network_NN1 in_II parallel_JJ hardware_NN1 ._. 
</s>
<s>
Due_II21 to_II22 the_AT very_JJ nature_NN1 of_IO neural_JJ networks_NN2 ,_, this_DD1 is_VBZ the_AT most_RGT efficient_JJ ,_, and_CC logical_JJ way_NN1 to_TO perform_VVI the_AT task_NN1 ._. 
</s>
<s>
There_EX are_VBR other_JJ reasons_NN2 beyond_II the_AT ability_NN1 to_TO process_VVI real_JJ time_NNT1 as_II21 to_II22 why_RRQ we_PPIS2 want_VV0 dedicated_JJ SNN_NP1 hardware_NN1 ._. 
</s>
<s>
If_CS they_PPHS2 are_VBR to_TO be_VBI commercialized_VVN and_CC integrated_VVN into_II appliances_NN2 and_CC working_VVG robots_NN2 then_RT it_PPH1 will_VM be_VBI necessary_JJ to_TO produce_VVI them_PPHO2 en_FW mass_NN1 ,_, in_II an_AT1 easily_RR adaptable_JJ form_NN1 ,_, small_JJ enough_RR ,_, quick_RR enough_RR and_CC cheaply_RR enough_RR to_TO justify_VVI using_VVG them_PPHO2 ._. 
</s>
<s>
They_PPHS2 will_VM also_RR have_VHI to_TO drain_VVI limited_JJ amounts_NN2 of_IO power_NN1 in_II the_AT majority_NN1 of_IO circumstances_NN2 -_- something_PN1 certainly_RR not_XX done_VDN by_II a_AT1 modern_JJ workstation_NN1 ._. 
</s>
<s>
Neural_JJ networks_NN2 based_VVN on_II the_AT first_MD two_MC generations_NN2 never_RR really_RR begun_VVN to_TO be_VBI implemented_VVN in_II hardware_NN1 to_II any_DD great_JJ extent_NN1 -_- it_PPH1 was_VBDZ never_RR necessary_JJ due_II21 to_II22 the_AT limited_JJ amount_NN1 of_IO calculation_NN1 required_VVN ._. 
</s>
<s>
However_RR ,_, with_IW the_AT move_NN1 to_II spiking_VVG neural_JJ networks_NN2 it_PPH1 has_VHZ become_VVN more_RGR important_JJ ,_, and_CC thus_RR more_RGR heavily_RR researched_VVN ._. 
</s>
<s>
The_AT majority_NN1 of_IO work_NN1 done_VDN at_II converting_VVG the_AT networks_NN2 to_II hardware_NN1 has_VHZ been_VBN with_IW FPGA_NP1 's_GE (_( Field_NP1 Programmable_NP1 Gate_NN1 Arrays_NN2 )_) 7_MC ,_, although_CS recently_RR eyes_NN2 have_VH0 begun_VVN being_VBG cast_VVN towards_II the_AT emerging_JJ technology_NN1 of_IO FPAA_NP1 (_( Field_NP1 Programmable_NP1 Analogue_JJ Arrays_NN2 )_) ._. 
</s>
<s>
This_DD1 has_VHZ been_VBN due_II21 to_II22 the_AT flexibility_NN1 of_IO implementing_VVG such_DA a_AT1 solution_NN1 without_IW commiting_VVG to_II a_AT1 costly_JJ silicon_NN1 ASIC_NN1 fabrication_NN1 ._. 
</s>
<s>
Using_VVG them_PPHO2 it_PPH1 is_VBZ effectively_RR possible_JJ to_TO simply_RR develop_VVI the_AT network_NN1 as_II a_AT1 program_NN1 then_RT directly_RR translate_VV0 it_PPH1 into_II silicon_NN1 ._. 
</s>
<s>
There_EX have_VH0 also_RR been_VBN two_MC key_JJ sides_NN2 from_II which_DDQ the_AT problem_NN1 has_VHZ been_VBN approached_VVN ,_, in_II whether_CSW it_PPH1 is_VBZ implemented_VVN in_II an_AT1 analogue_JJ form_NN1 with_IW continuous_JJ values_NN2 in_II continuous_JJ time_NNT1 ,_, or_CC digital_JJ form_NN1 with_IW discrete_JJ values_NN2 valid_JJ at_II specific_JJ instants_NNT2 ._. 
</s>
<s>
Analogue_NN1 has_VHZ drawn_VVN a_AT1 lot_NN1 of_IO attention_NN1 from_II some_DD sides_NN2 but_CCB there_EX are_VBR many_DA2 disadvantages_NN2 ._. 
</s>
<s>
There_EX are_VBR serious_JJ restrictions_NN2 due_II21 to_II22 pin-count_NN1 ,_, limiting_VVG the_AT number_NN1 of_IO neurons_NN2 per_II chip_NN1 ,_, and_CC consequently_RR the_AT size_NN1 of_IO the_AT network_NN1 ._. 
</s>
<s>
Values_NN2 are_VBR prone_JJ to_II inaccuracy_NN1 and_CC signals_NN2 are_VBR slow_JJ to_TO change_VVI ._. 
</s>
<s>
Along_II21 with_II22 this_DD1 ,_, most_DAT VLSI_NP1 design_NN1 and_CC fabrication_NN1 systems_NN2 are_VBR designed_VVN for_IF digital_JJ and_CC so_RR the_AT analogue_JJ designer_NN1 is_VBZ often_RR not_XX using_VVG the_AT best_JJT systems_NN2 ._. 
</s>
<s>
Digital_JJ systems_NN2 have_VH0 the_AT advantages_NN2 of_IO high_JJ speed_NN1 adders_NN2 ,_, multipliers_NN2 and_CC functions_NN2 ,_, but_CCB are_VBR disadvantaged_JJ in_CS21% that_CS22 the_AT same_DA things_NN2 are_VBR quite_RG large_JJ ,_, consume_VV0 large_JJ amounts_NN2 of_IO power_NN1 and_CC on_II31 top_II32 of_II33 that_DD1 -_- the_AT input_NN1 and_CC output_NN1 need_NN1 to_TO be_VBI digitized_VVN ._. 
</s>
<s>
Digital_JJ systems_NN2 usually_RR share_VV0 certain_JJ components_NN2 ,_, and_CC are_VBR thus_RR limited_VVN in_II speed_NN1 by_II the_AT number_NN1 of_IO simulated_JJ neurons_NN2 times_II% the_AT speed_NN1 of_IO the_AT signal_NN1 ._. 
</s>
<s>
Digital_JJ memory_NN1 is_VBZ also_RR far_RG more_RGR advanced_JJ than_CSN its_APPGE analogue_JJ counterparts_NN2 ,_, which_DDQ is_VBZ important_JJ due_II21 to_II22 constant_JJ and_CC alterable_JJ values_NN2 of_IO the_AT system_NN1 such_II21 as_II22 delay_NN1 lengths_NN2 and_CC synaptic_JJ weights_NN2 ._. 
</s>
<s>
As_CSA this_DD1 technology_NN1 is_VBZ on_II the_AT whole_NN1 new_JJ ,_, and_CC still_RR well_RR within_II the_AT fields_NN2 of_IO research_NN1 there_EX are_VBR no_AT existing_JJ standards_NN2 as_II21 to_II22 how_RRQ things_NN2 are_VBR done_VDN ,_, even_RR once_CS it_PPH1 has_VHZ been_VBN decided_VVN whether_CSW a_AT1 project_NN1 will_VM be_VBI done_VDN in_II analogue_NN1 or_CC digital_JJ form_NN1 ._. 
</s>
<s>
There_EX are_VBR however_RR ,_, some_DD broad_JJ overall_JJ trends_NN2 -_- such_II21 as_II22 there_RL tends_VVZ to_TO be_VBI a_AT1 controller_NN1 ,_, which_DDQ routes_VVZ% signals_NN2 ,_, and_CC a_AT1 neuron_NN1 chip_NN1 ,_, which_DDQ performs_VVZ essential_JJ calculations_NN2 ._. 
</s>
<s>
Beyond_II this_DD1 it_PPH1 is_VBZ n't_XX really_RR possible_JJ to_TO make_VVI broad_JJ sweeping_JJ statements_NN2 ,_, and_CC thus_RR I_PPIS1 shall_VM just_RR discuss_VVI two_MC existing_JJ systems_NN2 about_II which_DDQ information_NN1 is_VBZ available_JJ ._. 
</s>
<s>
There_EX are_VBR some_DD techniques_NN2 used_VVD broadly_RR across_II development_NN1 of_IO hardware_NN1 ,_, for_REX21 example_REX22 ,_, it_PPH1 was_VBDZ found_VVN by_II Roth_NP1 et_RA21 al_RA22 in_II 1995_MC ,_, that_CST there_EX was_VBDZ no_AT significant_JJ degradation_NN1 of_IO network_NN1 performance_NN1 -_- in_II31 terms_II32 of_II33 image_NN1 processing_NN1 -_- by_II limiting_JJ weights_NN2 to_II eight_MC bit_NN1 and_CC internal_JJ potentials_NN2 to_II 16_MC bits_NN2 -_- because_II21 of_II22 this_DD1 ,_, most_DAT projects_NN2 used_VVD fast_RR fixed_JJ point_NN1 arithmetic_NN1 instead_II21 of_II22 floating_JJ point_NN1 arithmetic_NN1 ,_, which_DDQ results_VVZ in_II fairly_RR significant_JJ speeds_NN2 increases_VVZ ._. 
</s>
<s>
The_AT first_MD project_NN1 we_PPIS2 shall_VM look_VVI at_II was_VBDZ developed_VVN at_II the_AT California_NP1 Institute_NN1 of_IO Technology_NN1 ,_, with_IW the_AT aim_NN1 of_IO using_VVG spiking_VVG neural_JJ nets_NN2 for_IF automotive_JJ applications_NN2 ,_, such_II21 as_II22 analysing_VVG data_NN from_II numerous_JJ subsystems_NN2 and_CC determining_VVG when_RRQ something_PN1 is_VBZ wrong_RR 8_MC ._. 
</s>
<s>
The_AT existing_JJ pressure_NN1 on_II car_NN1 processing_NN1 systems_NN2 prompted_VVD efforts_NN2 to_II development_NN1 a_AT1 VLSI_NP1 design_NN1 which_DDQ would_VM facilitate_VVI the_AT implementation_NN1 of_IO SNN_NP1 in_II high_JJ volume_NN1 products_NN2 ._. 
</s>
<s>
The_AT design_NN1 constraints_NN2 for_IF this_DD1 project_NN1 called_VVN for_IF the_AT development_NN1 of_IO an_AT1 inexpensive_JJ ,_, fully_RR autonomous_JJ ,_, and_CC commercially_RR viable_JJ electronic_JJ chip_NN1 ._. 
</s>
<s>
This_DD1 single_JJ chip_NN1 implementation_NN1 was_VBDZ required_VVN to_TO be_VBI extremely_RR compact_JJ in_II size_NN1 and_CC accurate_JJ ._. 
</s>
<s>
It_PPH1 was_VBDZ also_RR desired_VVN that_CST the_AT chip_NN1 should_VM be_VBI useable_JJ for_IF numerous_JJ applications_NN2 beyond_II the_AT current_JJ scope_NN1 ._. 
</s>
<s>
The_AT design_NN1 consists_VVZ of_IO a_AT1 global_JJ controller_NN1 ,_, a_AT1 pool_NN1 of_IO 16_MC neurons_NN2 (_( three_MC layers_NN2 -_- 7_MC inputs_NN2 ,_, 1_MC1 output_NN1 and_CC 8_MC hidden_JJ )_) ,_, a_AT1 ROM-based_JJ look-up_NN1 table_NN1 ,_, neuron_NN1 state_NN1 registers_NN2 and_CC a_AT1 synaptic_JJ weight_NN1 ram_NN1 ._. 
</s>
<s>
Inputs_NN2 and_CC outputs_NN2 are_VBR stored_VVN in_II the_AT state_NN1 registers_NN2 ._. 
</s>
<s>
When_CS triggered_VVN by_II the_AT controller_NN1 ,_, each_DD1 of_IO the_AT neurons_NN2 takes_VVZ in_II their_APPGE inputs_NN2 and_CC synaptic_JJ weights_NN2 ,_, and_CC performs_VVZ the_AT necessary_JJ functions_NN2 ._. 
</s>
<s>
As_II the_AT system_NN1 uses_VVZ layers_NN2 which_DDQ calculate_VV0 their_APPGE data_NN one_MC1 level_NN1 at_II a_AT1 time_NNT1 ,_, it_PPH1 is_VBZ possible_JJ for_IF neurons_NN2 on_II different_JJ layers_NN2 to_TO share_VVI mathematical_JJ processors_NN2 ._. 
</s>
<s>
It_PPH1 is_VBZ setup_NN1 such_CS21 that_CS22 the_AT chip_NN1 is_VBZ able_JK to_TO perform_VVI fully_RR parallel_JJ calculations_NN2 ,_, under_II the_AT supervision_NN1 of_IO the_AT global_JJ controller_NN1 ._. 
</s>
<s>
The_AT task_NN1 of_IO the_AT controller_NN1 is_VBZ essentially_RR to_TO avoid_VVI memory_NN1 access_NN1 issues_NN2 and_CC orchestrate_JJ data_NN movements_NN2 on-chip_NN1 and_CC off_II chip_NN1 ._. 
</s>
<s>
The_AT second_MD project_NN1 is_VBZ known_VVN as_II MASPINN_NP1 (_( Memory_NN1 optimized_JJ Accelerator_NN1 for_IF Spiking_VVG Neural_JJ Networks_NN2 )_) 9_MC ._. 
</s>
<s>
It_PPH1 is_VBZ the_AT latest_JJT of_IO a_AT1 series_NN of_IO network_NN1 accelerators_NN2 based_VVN on_II two_MC previous_JJ configurations_NN2 called_VVN SPIKE128k_FO and_CC NESPINN_NP1 ._. 
</s>
<s>
SPIKE_VV0 128k_FO was_VBDZ developed_VVN in_II the_AT university_NN1 of_IO Padeborn_NP1 ._. 
</s>
<s>
It_PPH1 is_VBZ a_AT1 FPGA_NN1 based_VVN structure_NN1 which_DDQ leads_VVZ to_II a_AT1 limited_JJ speed_NN1 ._. 
</s>
<s>
The_AT next_MD step_NN1 is_VBZ the_AT NESPINN-system_NN1 ,_, which_DDQ takes_VVZ advantage_NN1 of_IO the_AT VLSI-technology_NN1 using_VVG Application_NN1 Specific_JJ Integrated_JJ Circuits_NN2 (_( ASICs_NP1 )_) ._. 
</s>
<s>
MASPINN_NP1 has_VHZ the_AT purpose_NN1 of_IO allowing_VVG a_AT1 sufficient_JJ resolution_NN1 of_IO processed_JJ images_NN2 ._. 
</s>
<s>
In_II comparison_NN1 to_II the_AT NESPINN-architecture_NN1 ,_, the_AT memory_NN1 organization_NN1 and_CC dataflow_NN1 of_IO MASPINN_NN1 is_VBZ optimized_VVN in_BCL21 order_BCL22 to_TO meet_VVI this_DD1 challenge_NN1 ._. 
</s>
<s>
It_PPH1 is_VBZ important_JJ to_TO note_VVI the_AT MASPINN_NN1 is_VBZ an_AT1 accerator_NN1 designed_VVN for_IF connection_NN1 of_IO a_AT1 potentially_RR very_RG large_JJ number_NN1 of_IO the_AT boards_NN2 up_II21 to_II22 a_AT1 PC_NN1 ._. 
</s>
<s>
The_AT board_NN1 itself_PPX1 is_VBZ split_VVN into_II three_MC main_JJ sections_NN2 ,_, the_AT neuron_NN1 unit_NN1 ,_, the_AT connection_NN1 unit_NN1 and_CC the_AT spike_NN1 event_NN1 list_NN1 ._. 
</s>
<s>
The_AT actions_NN2 of_IO the_AT individual_JJ sections_NN2 is_VBZ fairly_RR self_JJ% explanatory_JJ in_II a_AT1 broad_JJ sense_NN1 but_CCB ,_, being_VBG designed_VVN for_IF acceleration_NN1 of_IO large_JJ networks_NN2 uses_VVZ a_AT1 large_JJ number_NN1 of_IO tricks_NN2 to_TO allow_VVI it_PPH1 to_TO run_VVI fast_RR -_- because_II21 of_II22 this_DD1 is_VBZ gets_VVZ exceedingly_RR complex_JJ and_CC instead_II21 of_II22 trying_VVG to_TO explain_VVI how_RRQ each_DD1 part_NN1 works_VVZ I_PPIS1 will_VM give_VVI an_AT1 overview_NN1 of_IO its_APPGE techniques_NN2 used_VMK to_TO achieve_VVI high_JJ speeds_NN2 :_: The_AT event_NN1 list_NN1 is_VBZ local_JJ to_II each_DD1 board_NN1 but_CCB directly_RR spoken_VVN to_II by_II the_AT host_NN1 computer_NN1 ;_; it_PPH1 concerns_VVZ which_DDQ neuron_NN1 has_VHZ fired_VVN and_CC those_DD2 to_TO be_VBI hit_VVN ._. 
</s>
<s>
Several_DA2 mathematical_JJ shortcuts_NN2 are_VBR used_VVN ,_, such_II21 as_II22 ,_, due_JJ to_TO decay_VVI ,_, many_DA2 action_NN1 potential_NN1 are_VBR effectively_RR zero_MC ._. 
</s>
<s>
In_II cases_NN2 where_CS this_DD1 is_VBZ true_JJ ,_, instead_II21 of_II22 performing_VVG equations_NN2 involving_VVG the_AT action_NN1 potential_NN1 (_( Known_VVN as_II IP_NP1 in_II MASPINN_NP1 documentation_NN1 )_) ,_, established_VVD values_NN2 are_VBR inserted_VVN into_II them_PPHO2 ._. 
</s>
<s>
The_AT board_NN1 is_VBZ capable_JJ of_IO simulating_VVG neurons_NN2 with_IW different_JJ sets_NN2 of_IO parameters_NN2 (_( allowing_VVG for_REX21 instance_REX22 ,_, regular_JJ spiking_NN1 and_CC fast_JJ spiking_NN1 neurons_NN2 )_) ._. 
</s>
<s>
It_PPH1 has_VHZ been_VBN setup_NN1 so_CS21 that_CS22 this_DD1 is_VBZ optimized_VVN ,_, and_CC similar_JJ neurons_NN2 work_VV0 together_RL ._. 
</s>
<s>
The_AT amount_NN1 of_IO information_NN1 available_JJ about_II simulations_NN2 of_IO SNN_NP1 hardware_NN1 is_VBZ limited_VVN ._. 
</s>
<s>
There_EX was_VBDZ only_JJ information_NN1 available_JJ about_II simulation_NN1 of_IO various_JJ parts_NN2 of_IO the_AT MASPINN_NN1 system_NN1 created_VVN during_II and_CC prior_II21 to_II22 its_APPGE silicon_NN1 implementation_NN1 ._. 
</s>
<s>
One_MC1 paper_NN1 documented_VVD the_AT simulation_NN1 of_IO the_AT entire_JJ neuro-pipe_JJ chip_NN1 -_- which_DDQ is_VBZ the_AT backbone_NN1 of_IO the_AT board_NN1 10_MC ,_, the_AT other_NN1 detailed_VVD the_AT development_NN1 of_IO the_AT decay_NN1 module_NN1 for_IF the_AT chip_NN1 9_MC ._. 
</s>
<s>
They_PPHS2 seem_VV0 to_TO have_VHI used_VVN to_II simulations_NN2 to_TO sketch_VVI out_RP implementation_NN1 methods_NN2 ,_, and_CC by_II profiling_VVG it_PPH1 ,_, worked_VVD out_RP how_RRQ to_TO make_VVI it_PPH1 run_VVN as_RG quickly_RR and_CC efficiently_RR as_CSA possible_JJ ._. 
</s>
<s>
Their_APPGE simulations_NN2 seemed_VVD to_TO go_VVI to_II a_AT1 great_JJ depth_NN1 ,_, with_IW classes_NN2 developed_VVN so_BCL21 as_BCL22 to_TO allow_VVI realistic_JJ simulation_NN1 of_IO VLSI_NP1 parts_NN2 ._. 
</s>
<s>
They_PPHS2 did_VDD such_DA things_NN2 as_CSA setup_NN1 signal_NN1 codes_NN2 representing_VVG knowledge_NN1 being_VBG passed_VVN around_RP in_II the_AT form_NN1 of_IO high/low_JJ signals_NN2 through_II pins_NN2 ._. 
</s>
<s>
It_PPH1 all_DB seems_VVZ to_TO have_VHI been_VBN done_VDN with_IW an_AT1 eye_NN1 of_IO enhancing_VVG running_JJ speeds_NN2 of_IO the_AT finished_JJ product_NN1 ._. 
</s>
<s>
The_AT design_NN1 plan_NN1 for_IF this_DD1 project_NN1 is_VBZ far_RG21 from_RG22 linear_JJ ,_, and_CC can_VM not_XX simply_RR be_VBI laid_VVN out_RP straight_RR from_II the_AT start_NN1 ._. 
</s>
<s>
The_AT first_MD step_NN1 is_VBZ to_TO reverse_VVI engineer_NN1 the_AT original_JJ Izhikevich_NP1 SNN_NP1 program_NN1 ,_, and_CC work_VV0 out_RP exactly_RR how_RRQ it_PPH1 works_VVZ ._. 
</s>
<s>
With_IW this_DD1 done_VDN it_PPH1 will_VM be_VBI possible_JJ to_TO lay_VVI down_RP the_AT core_NN1 designs_NN2 for_IF how_RRQ the_AT simulation_NN1 will_VM work_VVI overall_RR ,_, with_IW emphasis_NN1 on_II the_AT modularization_NN1 of_IO subsystems_NN2 ._. 
</s>
<s>
This_DD1 first_MD design_NN1 will_VM only_RR be_VBI for_IF a_AT1 simulation_NN1 in_II an_AT1 abstract_JJ sense_NN1 ,_, with_IW the_AT basis_NN1 laid_VVN down_RP for_IF further_JJR add-ons_NN2 which_DDQ will_VM enhance_VVI it_PPH1 as_II a_AT1 simulation_NN1 ._. 
</s>
<s>
The_AT original_JJ source_NN1 code_NN1 for_IF a_AT1 Izhikevich_NP1 type_NN1 neural_NN1 network_NN1 was_VBDZ available_JJ in_II two_MC forms_NN2 ,_, as_CSA either_RR MATLAB_VV0 or_CC C_NP1 code_NN1 11_MC ._. 
</s>
<s>
Reverse_JJ Engineering_NN1 the_AT C_NP1 code_NN1 was_VBDZ a_AT1 necessary_JJ step_NN1 to_II this_DD1 project_NN1 ,_, as_CSA I_PPIS1 had_VHD never_RR had_VHN any_DD experience_NN1 with_IW SNN_NP1 's_GE ._. 
</s>
<s>
By_II going_VVG through_II the_AT code_NN1 ,_, examining_VVG each_DD1 section_NN1 and_CC rewriting_VVG it_PPH1 as_RG pseudo-code_JJ ,_, I_PPIS1 was_VBDZ able_JK to_TO tell_VVI what_DDQ was_VBDZ simply_RR an_AT1 artefact_NN1 of_IO Izhikevich_NP1 programming_NN1 style_NN1 ,_, what_DDQ was_VBDZ a_AT1 core_NN1 feature_NN1 of_IO SNN_NP1 's_GE and_CC what_DDQ was_VBDZ necessary_JJ to_II the_AT Izhikevich_NP1 model_NN1 ._. 
</s>
<s>
The_AT pseudo_JJ code_NN1 I_PPIS1 created_VVD is_VBZ available_JJ in_II the_AT appendix_NN1 ._. 
</s>
<s>
Having_VHG now_RT analysed_VVN what_DDQ spiking_NN1 neurons_NN2 are_VBR and_CC a_AT1 large_JJ range_NN1 of_IO related_JJ systems_NN2 -_- hardware_NN1 ,_, simulations_NN2 and_CC purely_RR software_NN1 ,_, it_PPH1 is_VBZ now_RT possible_JJ to_TO lay_VVI down_RP a_AT1 set_NN1 of_IO rules_NN2 which_DDQ the_AT final_JJ system_NN1 must_VM obey_VVI ._. 
</s>
<s>
Matters_NN2 such_II21 as_II22 how_RRQ input_NN1 should_VM be_VBI gathered_VVN and_CC entered_VVN ,_, and_CC what_DDQ network_NN1 topography_NN1 should_VM be_VBI used_VVN will_VM be_VBI left_VVN to_II the_AT next_MD sections_NN2 ._. 
</s>
<s>
Here_RL are_VBR the_AT initial_JJ requirements_NN2 :_: The_AT hardware_NN1 version_NN1 should_VM be_VBI able_JK to_TO work_VVI in_II parallel_NN1 with_IW the_AT aim_NN1 of_IO allowing_VVG real_JJ time_NNT1 simulation_NN1 -_- these_DD2 parts_NN2 should_VM be_VBI based_VVN on_II dedicated_JJ hardware_NN1 ._. 
</s>
<s>
It_PPH1 should_VM be_VBI able_JK to_TO support_VVI any_DD number_NN1 of_IO neurons_NN2 ._. 
</s>
<s>
The_AT hardware_NN1 should_VM be_VBI expandable_JJ to_TO suit_VVI networks_NN2 of_IO different_JJ sizes_NN2 ._. 
</s>
<s>
Different_JJ types_NN2 of_IO neurons_NN2 ,_, such_II21 as_II22 Regular_JJ Spiking_NN1 and_CC Resonators_NN2 should_VM be_VBI supported_VVN and_CC the_AT variety_NN1 and_CC number_NN1 of_IO which_DDQ are_VBR in_II any_DD system_NN1 should_VM be_VBI editable_JJ by_II the_AT user_NN1 ._. 
</s>
<s>
The_AT ratio_NN1 of_IO excitory_JJ to_II inhibitory_JJ neurons_NN2 should_VM be_VBI variable_JJ ._. 
</s>
<s>
Inhibitory_JJ neurons_NN2 should_VM not_XX be_VBI able_JK to_TO change_VVI to_II excitory_JJ and_CC visa_NN1 versa_NN1 ._. 
</s>
<s>
Floating_JJ point_NN1 inputs_NN2 and_CC outputs_NN2 should_VM be_VBI entered_VVN and_CC taken_VVN from_II the_AT system_NN1 ._. 
</s>
<s>
The_AT SNN_NP1 model_NN1 should_VM used_JJ Axonal_JJ Delays_NN2 ,_, Spike-Timing_JJ Dependant_JJ Plasticity_NN1 and_CC the_AT Izhikevich_NP1 internal_JJ potential_JJ equations_NN2 ._. 
</s>
<s>
There_EX should_VM be_VBI a_AT1 user_NN1 interface_NN1 allowing_VVG selection_NN1 of_IO network_NN1 choices_NN2 ,_, input_NN1 of_IO data_NN and_CC viewing_NN1 of_IO network_NN1 output_NN1 ._. 
</s>
<s>
Should_VM each_DD1 'neuron'_NN1 have_VHI its_APPGE own_DA piece_NN1 of_IO hardware_NN1 ?_? ._. 
</s>
<s>
The_AT first_MD of_IO the_AT hardware_NN1 projects_NN2 looked_VVN at_II had_VHD a_AT1 separate_JJ chunk_NN1 for_IF each_DD1 neuron_NN1 ,_, and_CC had_VHD areas_NN2 of_IO memory_NN1 dedicated_VVN to_II each_DD1 ._. 
</s>
<s>
MASPINN_VV0 on_II the_AT other_JJ hand_NN1 was_VBDZ simply_RR an_AT1 accelerator_NN1 and_CC only_RR had_VHN one_MC1 of_IO each_DD1 component_NN1 and_CC was_VBDZ able_JK to_TO run_VVI any_DD number_NN1 of_IO neurons_NN2 ._. 
</s>
<s>
As_CSA it_PPH1 is_VBZ important_JJ that_CST this_DD1 hardware/simulator_NN1 be_VBI able_JK to_TO simulate_VVI any_DD number_NN1 of_IO neurons_NN2 ,_, it_PPH1 should_VM not_XX have_VHI a_AT1 physical_JJ limitation_NN1 -_- a_AT1 low_JJ one_PN1 anyway_RR -_- on_II the_AT number_NN1 of_IO neurons_NN2 that_CST can_VM be_VBI run_VVN on_II it_PPH1 per_II board_NN1 ._. 
</s>
<s>
As_II the_AT simulations_NN2 for_IF one_MC1 neuron_NN1 can_VM be_VBI run_VVN at_II a_AT1 far_RG greater_JJR speed_NN1 than_CSN required_VVN for_IF real_JJ time_NNT1 simulations_NN2 anyway_RR ,_, the_AT number_NN1 of_IO neurons_NN2 run_VVN per_II board_NN1 could_VM instead_RR be_VBI based_VVN on_II the_AT speed_NN1 of_IO the_AT operations_NN2 and_CC the_AT amount_NN1 of_IO memory_NN1 on_II the_AT chip_NN1 ,_, and_CC the_AT extent_NN1 to_II which_DDQ these_DD2 enable_VV0 x_ZZ1 number_NN1 of_IO neurons_NN2 to_TO run_VVI at_II real-time_NN1 ._. 
</s>
<s>
Implementing_VVG this_DD1 is_VBZ however_RR ,_, not_XX strictly_RR necessary_JJ for_IF the_AT first_MD version_NN1 ,_, and_CC thus_RR shall_VM be_VBI left_VVN till_II later_JJR ._. 
</s>
<s>
Should_VM each_DD1 'neuron'_VVI be_VBI able_JK to_TO directly_RR call_VVI each_PPX221 other_PPX222 neuron_NN1 ?_? ._. 
</s>
<s>
Neither_DD1 of_IO the_AT projects_NN2 looked_VVN at_II had_VHD direct_JJ connections_NN2 between_II neurons_NN2 ._. 
</s>
<s>
Having_VHG such_DA connections_NN2 would_VM only_RR really_RR have_VHI any_DD value_NN1 or_CC purpose_NN1 in_II an_AT1 analogue_JJ system_NN1 or_CC a_AT1 digital_JJ system_NN1 where_CS each_DD1 neuron_NN1 was_VBDZ physically_RR connected_VVN -_- something_PN1 that_CST could_VM only_RR happen_VVI in_II a_AT1 system_NN1 with_IW very_RG few_DA2 neurons_NN2 ._. 
</s>
<s>
In_II a_AT1 digital_JJ system_NN1 however_RR ,_, where_CS multiple_JJ neurons_NN2 are_VBR run_VVN from_II a_AT1 single_JJ chip_NN1 ,_, it_PPH1 makes_VVZ more_DAR sense_NN1 to_TO have_VHI a_AT1 'global_JJ controller'_NN1 channelling_VVG communications_NN2 between_II neurons_NN2 ._. 
</s>
<s>
Should_VM it_PPH1 all_DB be_VBI run_VVN on_II dedicated_JJ hardware_NN1 ?_? 
</s>
<s>
Having_VHG analysed_VVN the_AT original_JJ code_NN1 I_PPIS1 feel_VV0 that_CST it_PPH1 is_VBZ not_XX necessary_JJ to_TO run_VVI the_AT entire_JJ system_NN1 of_IO dedicated_JJ hardware_NN1 ,_, in_II fact_NN1 I_PPIS1 feel_VV0 it_PPH1 would_VM unnecessarily_RR complicate_VVI matters_NN2 ._. 
</s>
<s>
As_CS31 long_CS32 as_CS33 all_DB the_AT mathematics_NN1 could_VM be_VBI kept_VVN onto_II dedicated_JJ hardware_NN1 ,_, it_PPH1 is_VBZ best_JJT to_TO have_VHI a_AT1 central_JJ computer_NN1 which_DDQ would_VM route_NN1 signals_NN2 between_II neurons_NN2 ._. 
</s>
<s>
This_DD1 idea_NN1 was_VBDZ used_JJ to_II an_AT1 extent_NN1 in_II the_AT two_MC hardware_NN1 projects_NN2 analysed_VVN above_RL -_- in_II the_AT first_MD ,_, in_II the_AT form_NN1 of_IO the_AT global_JJ controller_NN1 ,_, and_CC in_II MASPINN_NP1 in_II the_AT form_NN1 of_IO the_AT PCI_NP1 Interface_NN1 ,_, taking_VVG spike_NN1 data_NN from_II the_AT neurons_NN2 and_CC adding_VVG it_PPH1 to_II the_AT event_NN1 list_NN1 ._. 
</s>
<s>
The_AT PCI_NP1 interface_NN1 is_VBZ not_XX worth_II implementing_VVG in_II the_AT first_MD version_NN1 though_RR ._. 
</s>
<s>
What_DDQ network_NN1 topographies_NN2 should_VM be_VBI used_VVN ?_? ._. 
</s>
<s>
In_II neural_JJ networks_NN2 ,_, there_EX has_VHZ always_RR been_VBN the_AT concept_NN1 of_IO network_NN1 topography_NN1 ._. 
</s>
<s>
Networks_NN2 normally_RR take_VV0 the_AT form_NN1 of_IO several_DA2 layers_NN2 ,_, the_AT first_MD taking_VVG in_II input_NN1 then_RT feeding_VVG this_DD1 into_II one_MC1 or_CC more_DAR 'hidden_NN1 layers_NN2 '_GE ,_, these_DD2 will_VM then_RT feed_VVI this_DD1 information_NN1 on_RP into_II an_AT1 output_NN1 layer_NN1 ._. 
</s>
<s>
The_AT first_MD hardware_NN1 project_NN1 looked_VVN at_II used_JJ one_MC1 hidden_JJ layer_NN1 ,_, and_CC MASPINN_NP1 was_VBDZ designed_VVN to_TO merge_VVI the_AT two_MC types_NN2 together_RL -_- focusing_VVG on_II a_AT1 general_JJ layered_JJ topology_NN1 but_CCB with_IW many_DA2 random_JJ connections_NN2 ,_, of_IO a_AT1 primarily_RR inhibitory_JJ nature_NN1 ._. 
</s>
<s>
I_PPIS1 feel_VV0 though_RR ,_, that_CST as_II the_AT original_JJ spNET_NN1 code_NN1 was_VBDZ developed_VVN to_TO work_VVI in_II random_JJ topography_NN1 ,_, with_IW no_AT enforced_JJ order_NN1 ,_, I_PPIS1 should_VM do_VDI the_AT same_DA with_IW the_AT first_MD version_NN1 to_TO aid_VVI testing_NN1 ._. 
</s>
<s>
Adding_VVG a_AT1 layered_JJ topography_NN1 should_VM be_VBI considered_VVN an_AT1 important_JJ next_MD step_NN1 though_RR ._. 
</s>
<s>
Should_VM axonal_JJ connections_NN2 and_CC delays_NN2 etc_RA be_VBI explicitly_RR stated_VVN by_II the_AT user_NN1 ?_? 
</s>
<s>
While_CS this_DD1 would_VM be_VBI a_AT1 useful_JJ and_CC interesting_JJ feature_NN1 for_IF proof_NN1 of_IO theory_NN1 in_II very_RG small_JJ networks_NN2 of_IO neurons_NN2 ,_, the_AT complexity_NN1 of_IO building_VVG a_AT1 network_NN1 by_II explicitly_RR stating_VVG connections_NN2 would_VM be_VBI an_AT1 implausible_JJ waste_NN1 of_IO time_NNT1 ,_, and_CC effectively_RR impossible_JJ to_TO comprehend_VVI ._. 
</s>
<s>
Although_CS it_PPH1 might_VM be_VBI a_AT1 useful_JJ tool_NN1 in_II testing_VVG I_PPIS1 do_VD0 not_XX feel_VVI it_PPH1 is_VBZ currently_RR worth_II the_AT time_NNT1 required_VVN to_TO implement_VVI it_PPH1 ._. 
</s>
<s>
Instead_RR they_PPHS2 should_VM be_VBI randomly_RR generated_VVN when_CS the_AT network_NN1 is_VBZ initialized_VVN ._. 
</s>
<s>
Should_VM it_PPH1 be_VBI able_JK to_TO handle_VVI input_NN1 &;_NULL output_NN1 ?_? ._. 
</s>
<s>
Complicated_JJ input_NN1 and_CC output_NN1 are_VBR beyond_II the_AT scope_NN1 of_IO getting_VVG an_AT1 initial_JJ version_NN1 to_II work_NN1 ,_, although_CS again_RT ,_, it_PPH1 may_VM be_VBI useful_JJ for_IF testing_VVG on_II some_DD levels_NN2 ,_, the_AT added_JJ complexity_NN1 of_IO the_AT user_NN1 interface_VV0 that_CST would_VM be_VBI required_VVN would_VM haul_VVI back_RP testing_VVG time_NNT1 significantly_RR ._. 
</s>
<s>
This_DD1 should_VM therefore_RR be_VBI left_VVN till_II after_RT% ._. 
</s>
<s>
Having_VHG now_RT considered_VVN the_AT requirements_NN2 and_CC associated_JJ issues_NN2 an_AT1 initial_JJ specification_NN1 for_IF the_AT first_MD version_NN1 can_VM be_VBI put_VVN together_RL ._. 
</s>
<s>
The_AT hardware_NN1 system_NN1 would_VM consist_VVI of_IO a_AT1 piece_NN1 of_IO software_NN1 run_VVN on_II a_AT1 host_NN1 computer_NN1 ._. 
</s>
<s>
Connected_VVN to_II the_AT host_NN1 ,_, would_VM be_VBI a_AT1 number_NN1 of_IO boards_NN2 -_- each_DD1 capable_JJ of_IO simulating_VVG any_DD number_NN1 of_IO neurons_NN2 -_- working_VVG in_II unison_JJ to_TO host_VVI the_AT network_NN1 ._. 
</s>
<s>
The_AT simulator_NN1 will_VM consider_VVI this_DD1 as_II a_AT1 control_NN1 module_NN1 and_CC a_AT1 neuron_NN1 module_NN1 -_- they_PPHS2 should_VM communicate_VVI directly_RR ._. 
</s>
<s>
All_DB mathematical_JJ processing_NN1 should_VM be_VBI done_VDN in_II the_AT neural_JJ module_NN1 ,_, and_CC the_AT work_NN1 done_VDN in_II the_AT control_NN1 module_NN1 constrained_VVN to_II simple_JJ data_NN channelling_VVG tasks_NN2 ._. 
</s>
<s>
The_AT learning_NN1 model_NN1 used_VVN by_II the_AT system_NN1 should_VM be_VBI Spike-Timing_JJ Dependant_JJ Plasticity_NN1 ,_, and_CC the_AT activation_NN1 model_NN1 ,_, the_AT Izhikevich_NP1 type_NN1 neuron_NN1 ._. 
</s>
<s>
These_DD2 should_VM be_VBI hard_RR coded_VVN into_II the_AT system_NN1 ._. 
</s>
<s>
The_AT system_NN1 should_VM be_VBI able_JK to_TO accommodate_VVI for_IF user_NN1 specified_VVD numbers_NN2 of_IO neurons_NN2 ,_, and_CC the_AT ratio_NN1 of_IO their_APPGE types_NN2 ._. 
</s>
<s>
The_AT system_NN1 should_VM generate_VVI random_JJ inputs_NN2 ,_, and_CC feed_VVI them_PPHO2 into_II the_AT network_NN1 at_RR21 random_RR22 locations_NN2 ._. 
</s>
<s>
No_AT specific_JJ output_NN1 beyond_II firing_VVG rate_NN1 should_VM be_VBI given_VVN to_II the_AT user_NN1 ._. 
</s>
<s>
A_AT1 random_JJ topology_NN1 should_VM be_VBI used_VVN by_II the_AT network_NN1 ,_, and_CC the_AT connections_NN2 between_II the_AT neurons_NN2 within_II the_AT network_NN1 should_VM be_VBI randomly_RR generated_VVN ._. 
</s>
<s>
The_AT nature_NN1 of_IO this_DD1 program_NN1 is_VBZ such_CS21 that_CS22 it_PPH1 could_VM not_XX be_VBI usefully_RR represented_VVN by_II a_AT1 Jason_NP1 Structure_NN1 Diagram_NN1 ,_, and_CC so_RR I_PPIS1 have_VH0 used_VVN a_AT1 basic_JJ structure_NN1 diagram_NN1 to_TO represent_VVI it_PPH1 ._. 
</s>
<s>
The_AT diagram_NN1 shows_VVZ the_AT modules_NN2 as_CSA containers_NN2 ,_, core_NN1 functions_NN2 as_CSA squares_NN2 ,_, memory_NN1 stores_NN2 as_CSA rounded_JJ squares_NN2 and_CC data_NN movements_NN2 between_II them_PPHO2 as_CSA directed_VVN arrows_NN2 :_: The_AT action_NN1 of_IO each_DD1 function_NN1 is_VBZ as_CSA follows_VVZ :_: CONTROL_VV0 LOOP_NN1 :_: HIT_VV0 MANAGEMENT_NN1 :_: STDP_NP1 FUNCTIONS_VVZ :_: ACTIVATION_NN1 FUNCTION_NN1 :_: INITIALIZATION_NP1 FUNCTION_NN1 :_: The_AT key_JJ problems_NN2 with_IW implementing_VVG this_DD1 program_NN1 lay_VVD with_IW the_AT validation_NN1 testing_NN1 ,_, and_CC ensuring_VVG that_CST it_PPH1 was_VBDZ functioning_VVG as_CSA required_VVN ._. 
</s>
<s>
This_DD1 was_VBDZ a_AT1 great_JJ problem_NN1 because_CS it_PPH1 was_VBDZ essentially_RR a_AT1 learning_NN1 process_NN1 -_- I_PPIS1 only_RR knew_VVD how_RRQ the_AT network_NN1 and_CC its_APPGE dynamic_JJ parts_NN2 should_VM behave_VVI ,_, once_CS I_PPIS1 had_VHD examined_VVN it_PPH1 in_II numerous_JJ different_JJ situations_NN2 ,_, with_IW different_JJ variables_NN2 and_CC configurations_NN2 ._. 
</s>
<s>
Comparing_VVG output_NN1 between_II the_AT original_JJ program_NN1 and_CC that_DD1 which_DDQ I_PPIS1 had_VHD developed_VVN was_VBDZ an_AT1 important_JJ method_NN1 ,_, but_CCB was_VBDZ complicated_VVN when_CS I_PPIS1 discovered_VVD a_AT1 flaw_NN1 in_II the_AT original_JJ program_NN1 -_- it_PPH1 then_RT became_VVD a_AT1 case_NN1 of_IO guessing_VVG which_DDQ was_VBDZ right_JJ ,_, based_VVN on_II assumptions_NN2 of_IO desired_JJ values_NN2 (_( i.e._REX firings_NN2 rates_NN2 should_VM ideally_RR be_VBI below_RG 1%_NNU of_IO network_NN1 capacity_NN1 )_) ._. 
</s>
<s>
Even_RR had_VHD I_PPIS1 known_VVN exactly_RR what_DDQ trends_NN2 and_CC patterns_NN2 I_PPIS1 should_VM have_VHI been_VBN looking_VVG for_IF in_II the_AT data_NN it_PPH1 would_VM still_RR have_VHI been_VBN an_AT1 immense_JJ task_NN1 ._. 
</s>
<s>
The_AT problem_NN1 was_VBDZ that_DD1 numerous_JJ features_NN2 only_RR really_RR emerged_VVD when_RRQ the_AT program_NN1 was_VBDZ configured_VVN for_IF large_JJ networks_NN2 -_- in_RG41 the_RG42 order_RG43 of_RG44 500-1000_MCMC neurons_NN2 ._. 
</s>
<s>
When_CS you_PPY run_VV0 a_AT1 network_NN1 of_IO this_DD1 size_NN1 ,_, with_IW time_NNT1 splits_NN2 of_IO millisecond_NNT1 size_NN1 ,_, the_AT amount_NN1 of_IO data_NN generated_VVN is_VBZ colossal_JJ ._. 
</s>
<s>
As_II the_AT standard_JJ debuggers_NN2 were_VBDR no_AT real_JJ use_NN1 for_IF examining_VVG the_AT multidimensional_JJ ,_, dynamic_JJ arrays_NN2 used_VMK to_TO store_VVI most_DAT the_AT data_NN ,_, all_DB testing_NN1 had_VHD to_TO be_VBI hard_RR coded_VVN ,_, and_CC data_NN sent_VVN to_II the_AT display_NN1 ._. 
</s>
<s>
As_CSA most_DAT the_AT time_NNT1 ,_, many_DA2 variables_NN2 for_IF each_DD1 neuron_NN1 had_VHD to_TO be_VBI considered_VVN side_NN1 by_II side_NN1 ,_, millisecond_NNT1 after_II millisecond_NNT1 ,_, and_CC cross_NN1 referenced_VVD ,_, backwards_RL and_CC forward_RL ;_; it_PPH1 frequently_RR got_VVN frustrating_JJ and_CC confusing_JJ ._. 
</s>
<s>
Beyond_II the_AT above_JJ issues_NN2 ,_, implementation_NN1 was_VBDZ standard_JJ -_- a_AT1 few_DA2 bugs_NN2 as_CSA ever_RR ,_, and_CC a_AT1 few_DA2 cases_NN2 of_IO having_VHG to_TO learn_VVI new_JJ facets_NN2 of_IO the_AT language_NN1 ._. 
</s>
<s>
One_MC1 thing_NN1 that_CST I_PPIS1 found_VVD quite_RG interesting_JJ was_VBDZ that_CST I_PPIS1 had_VHD never_RR had_VHN to_TO use_VVI the_AT class_NN1 libraries_NN2 for_IF dynamic_JJ arrays_NN2 (_( i.e._REX vector_NN1 or_CC deque_NN1 )_) before_RT as_CSA I_PPIS1 had_VHD always_RR written_VVN my_APPGE own_DA ._. 
</s>
<s>
However_RR ,_, it_PPH1 was_VBDZ simply_RR not_XX possible_JJ to_TO use_VVI my_APPGE classes_NN2 with_IW this_DD1 ,_, as_CSA they_PPHS2 slowed_VVD the_AT program_NN1 down_RP immensely_RR ._. 
</s>
<s>
Instead_RR I_PPIS1 had_VHD to_TO select_VVI the_AT appropriate_JJ type_NN1 of_IO array_NN1 for_IF each_DD1 task_NN1 ,_, based_VVN on_II whether_CSW they_PPHS2 could_VM perform_VVI their_APPGE core_NN1 functions_NN2 required_VVN of_IO them_PPHO2 in_II constant_JJ or_CC linear_JJ time_NNT1 ._. 
</s>
<s>
As_CSA noted_VVN above_RL ,_, the_AT testing_NN1 caused_VVD great_JJ problems_NN2 ,_, and_CC was_VBDZ in_II all_DB ,_, far_RG harder_RRR than_CSN writing_VVG the_AT program_NN1 in_II the_AT first_MD place_NN1 ._. 
</s>
<s>
It_PPH1 was_VBDZ not_XX possible_JJ to_TO use_VVI a_AT1 standard_JJ testing_NN1 framework_NN1 ,_, and_CC thus_RR ,_, I_PPIS1 can_VM not_XX simply_RR what_DDQ my_APPGE test_NN1 plan_NN1 was_VBDZ ,_, along_II21 with_II22 expected_JJ results_NN2 ,_, actual_JJ results_NN2 and_CC required_JJ changes_NN2 -_- it_PPH1 was_VBDZ instead_RR necessary_JJ that_CST I_PPIS1 concocted_VVD a_AT1 new_JJ test_NN1 every_AT1 time_NNT1 I_PPIS1 uncovered_VVD a_AT1 new_JJ lead_NN1 ,_, on_II the_AT path_NN1 to_II tracing_VVG problems_NN2 back_RP to_II their_APPGE source_NN1 ._. 
</s>
<s>
Here_RL is_VBZ an_AT1 overview_NN1 of_IO how_RRQ this_DD1 worked_VVD :_: Problem_NN1 :_: -_- No_AT explicit_JJ problem_NN1 ._. 
</s>
<s>
Plan_VV0 :_: -_- Set_VV0 up_RP 10_MC neurons_NN2 -_- 8_MC excitory_JJ ,_, 2_MC inhibitory_JJ ._. 
</s>
<s>
Before_CS control_NN1 loop_NN1 starts_VVZ display_NN1 :_: The_AT test_NN1 should_VM then_RT be_VBI repeated_VVN with_IW larger_JJR numbers_NN2 of_IO neurons_NN2 ,_, and_CC checked_VVD that_CST it_PPH1 roughly_RR still_RR works_VVZ ._. 
</s>
<s>
Here_RL is_VBZ what_DDQ data_NN I_PPIS1 expected_VVD to_TO get_VVI from_II this_DD1 :_: There_EX would_VM be_VBI one_MC1 or_CC two_MC synapses_NN2 per_II neuron_NN1 ._. 
</s>
<s>
The_AT synapse_NN1 numbers_NN2 would_VM be_VBI 0_MC and/or_CC 1_MC1 ._. 
</s>
<s>
The_AT synaptic_JJ targets_NN2 would_VM be_VBI between_II 0_MC &;_NULL 9_MC and_CC extensive_JJ ._. 
</s>
<s>
Weights_NN2 should_VM be_VBI 6_MC for_IF excitory_JJ neurons_NN2 and_CC -5_MC for_IF inhibitory_JJ ._. 
</s>
<s>
Axonal_JJ conductance_NN1 delays_NN2 should_VM be_VBI between_II 1_MC1 &;_NULL 20_MC and_CC not_XX necessarily_RR extensive_JJ ._. 
</s>
<s>
All_DB preneurons_NN2 should_VM have_VHI synapses_NN2 leading_VVG to_II all_DB post_NN1 neurons_NN2 ._. 
</s>
<s>
All_DB post_NN1 synapse_NN1 will_VM correspond_VVI to_II a_AT1 preneuron_NN1 ._. 
</s>
<s>
Predelay_VV0 data_NN corresponds_VVZ with_IW post-delay_JJ data_NN ._. 
</s>
<s>
The_AT first_MD thing_NN1 I_PPIS1 noticed_VVD upon_II running_VVG it_PPH1 was_VBDZ that_CST neurons_NN2 had_VHD either_RR zero_MC or_CC one_MC1 synapse_NN1 -_- this_DD1 I_PPIS1 fixed_VVD by_II making_VVG the_AT line_NN1 of_IO code_NN1 which_DDQ selects_VVZ the_AT number_NN1 of_IO neurons_NN2 ,_, add_VV0 one_PN1 onto_II the_AT number_NN1 it_PPH1 generates_VVZ ._. 
</s>
<s>
The_AT next_MD thing_NN1 I_PPIS1 noticed_VVD was_VBDZ that_DD1 not_XX all_DB neurons_NN2 had_VHD post_NN1 neurons_NN2 ._. 
</s>
<s>
To_TO fix_VVI this_DD1 I_PPIS1 added_VVD a_AT1 check_NN1 into_II the_AT main_JJ initialization_NN1 function_NN1 to_TO ensure_VVI all_DB neurons_NN2 had_VHD post_NN1 synapses_NN2 -_- if_CS they_PPHS2 are_VBR found_VVN lacking_VVG ,_, then_RT a_AT1 post_NN1 synapse_NN1 is_VBZ added_VVN ._. 
</s>
<s>
It_PPH1 was_VBDZ also_RR immediately_RR apparent_JJ that_CST predelays_NN2 were_VBDR being_VBG added_VVN ten_MC times_NNT2 over_RP -_- this_DD1 was_VBDZ because_CS the_AT code_NN1 section_NN1 where_CS they_PPHS2 were_VBDR added_VVN to_II the_AT array_NN1 was_VBDZ inside_II an_AT1 external_JJ loop_NN1 ._. 
</s>
<s>
By_II removing_VVG the_AT section_NN1 to_II outside_RL that_DD1 loop_NN1 ,_, the_AT bug_NN1 was_VBDZ fixed_VVN ._. 
</s>
<s>
Although_CS the_AT original_JJ problem_NN1 was_VBDZ now_RT solved_VVN ,_, I_PPIS1 was_VBDZ still_RR faced_VVN with_IW appalling_JJ speeds_NN2 (_( two_MC minutes_NNT2 and_CC over_RP to_TO simulate_VVI a_AT1 single_JJ second_NNT1 )_) ._. 
</s>
<s>
The_AT firing_NN1 rates_NN2 were_VBDR also_RR up_RP in_II the_AT hundreds_NNO2 ._. 
</s>
<s>
I_PPIS1 performed_VVD the_AT next_MD batch_NN1 of_IO tests_NN2 :_: The_AT program_NN1 had_VHD by_RT21 now_RT22 stopped_VVN running_VVG for_IF networks_NN2 smaller_JJR than_CSN 100_MC neurons_NN2 ._. 
</s>
<s>
I_PPIS1 continued_VVD on_RP ,_, planning_VVG to_TO lose_VVI this_DD1 problem_NN1 on_II the_AT way_NN1 :_: At_II this_DD1 point_NN1 I_PPIS1 decided_VVD to_TO simply_RR try_VVI outputting_VVG all_DB the_AT information_NN1 I_PPIS1 could_VM get_VVI about_II each_DD1 neuron_NN1 to_II the_AT screen_NN1 ,_, as_RG best_RRT formatted_VVN as_CSA possible_JJ ,_, and_CC to_TO just_RR stare_VVI at_II it_PPH1 till_II patterns_NN2 jumped_VVD out_RP at_II me_PPIO1 ._. 
</s>
<s>
Through_II doing_VDG this_DD1 ,_, I_PPIS1 discovered_VVD firstly_RR and_CC most_RGT importantly_RR ,_, that_DD1 inhibitory_JJ neurons_NN2 were_VBDR having_VHG no_AT effect_NN1 (_( there_EX were_VBDR no_AT negative_JJ inputs_NN2 )_) ,_, delays_NN2 were_VBDR two_MC ms_NN1 shorter_JJR than_CSN they_PPHS2 should_VM be_VBI and_CC voltages_NN2 and_CC recovery_NN1 time_NNT1 can_VM hit_VVI negative_JJ infinity_NN1 and_CC remain_VVI there_RL for_RR21 ever_RR22 ,_, after_CS the_AT 19_MC th_NNU millisecond_NNT1 ._. 
</s>
<s>
I_PPIS1 found_VVD the_AT solutions_NN2 to_II these_DD2 were_VBDR to_TO adjust_VVI the_AT line_NN1 of_IO code_NN1 which_DDQ reads_VVZ from_II the_AT hit_NN1 list_NN1 ,_, and_CC to_TO ensure_VVI the_AT hit_NN1 list_NN1 was_VBDZ properly_RR initialized_VVN to_TO zero_VVI (_( previously_RR the_AT 20_MC th_NNU value_NN1 had_VHD been_VBN random_JJ garbage_NN1 )_) ._. 
</s>
<s>
By_II fixing_VVG the_AT problem_NN1 with_IW delays_NN2 ,_, the_AT problem_NN1 with_IW inhibitory_JJ neurons_NN2 not_XX hitting_VVG was_VBDZ solved_VVN ._. 
</s>
<s>
Fixing_VVG this_DD1 problem_NN1 ,_, in_II turn_NN1 solved_VVN the_AT problem_NN1 of_IO extremely_RR high_JJ firing_NN1 rates_NN2 ,_, which_DDQ in_II turn_NN1 ,_, solved_VVN the_AT problem_NN1 of_IO extremely_RR high_JJ run_NN1 times_NNT2 ._. 
</s>
<s>
There_EX was_VBDZ still_RR a_AT1 strange_JJ problem_NN1 though_CS -_- synaptic_JJ weights_NN2 always_RR seemed_VVD to_TO reach_VVI their_APPGE limits_NN2 rather_RG quickly_RR and_CC on_II average_NN1 they_PPHS2 tended_VVD to_TO levitate_VVI around_II them_PPHO2 ._. 
</s>
<s>
While_CS I_PPIS1 appreciate_VV0 the_AT erroneous_JJ nature_NN1 of_IO this_DD1 ,_, the_AT network_NN1 still_RR functions_VVZ reasonably_RR with_IW it_PPH1 -_- albeit_CS causing_VVG a_AT1 higher_JJR firing_NN1 rate_NN1 than_CSN strictly_RR required_VVN ._. 
</s>
<s>
Due_II21 to_II22 time_NNT1 constraints_NN2 I_PPIS1 was_VBDZ forced_VVN to_TO leave_VVI solving_VVG this_DD1 to_II my_APPGE own_DA free_JJ time_NNT1 ._. 
</s>
<s>
With_IW the_AT core_NN1 part_NN1 of_IO the_AT programme_NN1 now_RT working_VVG ,_, improvements_NN2 can_VM now_RT be_VBI made_VVN with_IW two_MC key_JJ aims_NN2 :_: making_VVG the_AT network_NN1 more_RGR useful_JJ ,_, and_CC more_DAR of_IO a_AT1 simulation_NN1 than_CSN a_AT1 simple_JJ program_NN1 ._. 
</s>
<s>
The_AT three_MC key_JJ ways_NN2 I_PPIS1 plan_VV0 to_TO do_VDI this_DD1 are_VBR mentioned_VVN in_II section_NN1 2.4.1_MC ._. 
</s>
<s>
The_AT issues_NN2 at_II hand_NN1 are_VBR implementing_VVG data_NN input_NN1 and_CC output_NN1 ,_, a_AT1 layered_JJ topology_NN1 such_CS21 that_CS22 the_AT network_NN1 becomes_VVZ more_RGR useful_JJ ,_, and_CC building_VVG a_AT1 PCI_NP1 Controller_NN1 class_NN1 through_II which_DDQ all_DB communication_NN1 between_II the_AT host_NN1 computer_NN1 and_CC the_AT neuronal_JJ board_NN1 must_VM be_VBI channelled_VVN ._. 
</s>
<s>
There_EX are_VBR many_DA2 other_JJ changes_NN2 that_CST could_VM be_VBI made_VVN ,_, but_CCB time_VV0% constrictions_NN2 are_VBR such_CS21 that_CS22 implementing_VVG all_DB of_IO these_DD2 changes_NN2 are_VBR unlikely_JJ ._. 
</s>
<s>
Here_RL is_VBZ the_AT final_JJ specification_NN1 :_: The_AT hardware_NN1 system_NN1 would_VM consist_VVI of_IO a_AT1 piece_NN1 of_IO software_NN1 run_VVN on_II a_AT1 host_NN1 computer_NN1 ._. 
</s>
<s>
Connected_VVN to_II the_AT host_NN1 ,_, would_VM be_VBI a_AT1 number_NN1 of_IO boards_NN2 -_- each_DD1 capable_JJ of_IO simulating_VVG any_DD number_NN1 of_IO neurons_NN2 -_- working_VVG in_II unison_JJ to_TO host_VVI the_AT network_NN1 ._. 
</s>
<s>
The_AT simulator_NN1 will_VM consider_VVI this_DD1 as_II a_AT1 control_NN1 module_NN1 and_CC a_AT1 neuron_NN1 module_NN1 -_- they_PPHS2 should_VM communicate_VVI through_II a_AT1 PCI_NP1 bus_NN1 ._. 
</s>
<s>
All_DB mathematical_JJ processing_NN1 should_VM be_VBI done_VDN in_II the_AT neural_JJ module_NN1 ,_, and_CC the_AT work_NN1 done_VDN in_II the_AT control_NN1 module_NN1 constrained_VVN to_II simple_JJ data_NN channelling_VVG tasks_NN2 ._. 
</s>
<s>
The_AT learning_NN1 model_NN1 used_VVN by_II the_AT system_NN1 should_VM be_VBI Spike-Timing_JJ Dependant_JJ Plasticity_NN1 ,_, and_CC the_AT activation_NN1 model_NN1 ,_, the_AT Izhikevich_NP1 type_NN1 neuron_NN1 ._. 
</s>
<s>
These_DD2 should_VM be_VBI hard_RR coded_VVN into_II the_AT system_NN1 ._. 
</s>
<s>
The_AT system_NN1 should_VM be_VBI able_JK to_TO accommodate_VVI for_IF user_NN1 specified_VVD numbers_NN2 of_IO neurons_NN2 ,_, and_CC the_AT ratio_NN1 of_IO their_APPGE types_NN2 ._. 
</s>
<s>
Inputs_NN2 should_VM be_VBI read_VVN from_II a_AT1 file_NN1 ,_, and_CC inserted_VVN into_II 'input'_JJ neurons_NN2 in_II the_AT form_NN1 of_IO hits_NN2 ,_, where_CS the_AT input_NN1 is_VBZ the_AT weight_NN1 ._. 
</s>
<s>
Output_NN1 ,_, in_II the_AT form_NN1 of_IO spike_NN1 timings_NN2 for_IF each_DD1 output_NN1 neuron_NN1 ,_, should_VM be_VBI written_VVN to_TO file_VVI each_DD1 second_NNT1 ._. 
</s>
<s>
A_AT1 layered_JJ topology_NN1 should_VM be_VBI used_VVN by_II the_AT network_NN1 ,_, and_CC the_AT connections_NN2 between_II the_AT neurons_NN2 within_II the_AT network_NN1 should_VM be_VBI generated_VVN with_II31 respect_II32 to_II33 this_DD1 ._. 
</s>
<s>
Input_NN1 neurons_NN2 should_VM have_VHI no_AT preneurons_NN2 ,_, output_NN1 neurons_NN2 should_VM have_VHI no_AT post_NN1 neurons_NN2 ._. 
</s>
<s>
The_AT user_NN1 should_VM be_VBI able_JK to_TO specify_VVI a_AT1 number_NN1 of_IO hidden_JJ layers_NN2 ,_, between_II which_DDQ information_NN1 will_VM be_VBI passed_VVN mainly_RR forward_RL ,_, but_CCB with_IW some_DD backwards_RL transfers_NN2 ._. 
</s>
<s>
Each_DD1 neuron_NN1 on_II one_MC1 layer_NN1 should_VM have_VHI a_AT1 connection_NN1 to_II every_AT1 neuron_NN1 on_II the_AT next_MD layer_NN1 ._. 
</s>
<s>
The_AT structure_NN1 diagram_NN1 remains_VVZ almost_RR identical_JJ ,_, but_CCB now_RT with_IW a_AT1 PCI_NP1 function_NN1 separating_VVG the_AT two_MC main_JJ components_NN2 ,_, and_CC two_MC file_NN1 stores_NN2 for_IF I/O_NN1 :_: As_II a_AT1 conceptual_JJ aid_NN1 the_AT following_JJ diagram_NN1 can_VM be_VBI used_VVN to_TO think_VVI of_IO the_AT system_NN1 as_CSA hardware_NN1 :_: I_PPIS1 feel_VV0 that_CST the_AT best_JJT way_NN1 to_TO implement_VVI input_NN1 initially_RR will_VM be_VBI to_TO have_VHI a_AT1 separate_JJ program_NN1 generate_VV0 a_AT1 file_NN1 containing_VVG a_AT1 list_NN1 of_IO floating_JJ point_NN1 number_NN1 ,_, based_VVN on_II some_DD function_NN1 ,_, the_AT length_NN1 of_IO the_AT main_JJ control_NN1 loop_NN1 ._. 
</s>
<s>
Output_NN1 can_VM simply_RR be_VBI churned_VVN out_RP as_II a_AT1 list_NN1 of_IO neurons_NN2 and_CC every_AT1 occasion_NN1 on_II which_DDQ they_PPHS2 fired_VVD -_- I_PPIS1 feel_VV0 it_PPH1 is_VBZ more_RGR useful_JJ to_TO do_VDI so_RR for_IF every_AT1 neuron_NN1 ,_, as_CSA this_DD1 allows_VVZ for_IF easier_JJR neurocomputational_JJ studies_NN2 on_II the_AT system_NN1 ._. 
</s>
<s>
Implementing_VVG layers_NN2 can_VM be_VBI done_VDN fairly_RR simply_RR ,_, I_PPIS1 believe_VV0 ,_, by_II just_RR making_VVG a_AT1 few_DA2 small_JJ changes_NN2 to_II the_AT section_NN1 of_IO done_VDN which_DDQ handles_VVZ synapse_NN1 selection_NN1 ,_, which_DDQ limit_VV0 where_RRQ the_AT synaptic_JJ target_NN1 is_VBZ drawn_VVN from_II -_- this_DD1 assumes_VVZ it_PPH1 is_VBZ possible_JJ to_II setup_NN1 layers_NN2 as_CSA sets_NN2 of_IO neurons_NN2 ,_, whose_DDQGE indices_NN2 are_VBR continuous_JJ -_- allowing_VVG for_IF the_AT divide_NN1 in_II values_NN2 between_II excitory_JJ and_CC inhibitory_JJ indices_NN2 ._. 
</s>
<s>
By_II looking_VVG at_RR21 all_RR22 the_AT function_NN1 headers_NN2 for_IF transfer_NN1 between_II functions_NN2 in_II the_AT host_NN1 computer_NN1 and_CC on_II the_AT board_NN1 ,_, I_PPIS1 was_VBDZ able_JK to_TO determine_VVI that_CST there_EX was_VBDZ a_AT1 generic_JJ structure_NN1 used_VVN in_II most_DAT of_IO the_AT transfers_NN2 -_- there_EX was_VBDZ a_AT1 mention_NN1 of_IO the_AT neuron_NN1 referred_VVN to_II ,_, a_AT1 sub-reference_NN1 and_CC then_RT a_AT1 piece_NN1 of_IO floating_JJ point_NN1 data_NN ._. 
</s>
<s>
Even_CS21 if_CS22 the_AT exact_JJ pattern_NN1 was_VBDZ not_XX exactly_RR met_VVN in_II all_DB circumstances_NN2 ,_, the_AT data_NN could_VM be_VBI manipulated_VVN to_TO fit_VVI the_AT form_NN1 -_- Boolean_NN1 represented_VVN as_CSA 0_MC &;_NULL 1_MC1 integer_NN1 values_NN2 ,_, integer_NN1 values_NN2 represented_VVN as_CSA floats_NN2 etc_RA ._. 
</s>
<s>
Even_RR requests_VVZ for_IF data_NN from_II the_AT other_JJ side_NN1 can_VM be_VBI made_VVN using_VVG this_DD1 function_NN1 ,_, as_CSA I_PPIS1 have_VH0 imbued_VVN the_AT PCI_NP1 controller_NN1 with_IW a_AT1 basic_JJ form_NN1 of_IO processing_NN1 power_NN1 ,_, allowing_VVG it_PPH1 to_TO direct_VVI and_CC pull_VVI information_NN1 ._. 
</s>
<s>
Having_VHG determined_VVN this_DD1 ,_, I_PPIS1 plan_VV0 to_TO implement_VVI the_AT PCI_NP1 bus_NN1 with_IW one_MC1 function_NN1 being_VBG involved_JJ in_II all_DB data_NN transfers_NN2 ,_, it_PPH1 shall_VM have_VHI the_AT form_NN1 :_: PCI_NP1 (_( function_NN1 ,_, index_NN1 ,_, subref_VV0 ,_, data_NN )_) ._. 
</s>
<s>
Here_RL is_VBZ a_AT1 screen_NN1 shot_NN1 of_IO the_AT displayed_JJ output_NN1 :_: To_TO show_VVI the_AT input_NN1 and_CC output_NN1 as_CSA text_NN1 is_VBZ realistically_RR not_XX possible_JJ ,_, as_CSA it_PPH1 would_VM fill_VVI a_AT1 small_JJ library_NN1 if_CS the_AT program_NN1 was_VBDZ merely_RR left_VVN to_TO run_VVI for_IF five_MC minutes_NNT2 ._. 
</s>
<s>
I_PPIS1 would_VM display_VVI it_PPH1 as_II a_AT1 sequence_NN1 of_IO graphs_NN2 ,_, but_CCB have_VH0 not_XX found_VVN time_NNT1 to_TO write_VVI the_AT relevant_JJ MATLAB_NN1 code_NN1 yet_RR ._. 
</s>
<s>
Here_RL is_VBZ a_AT1 brief_JJ look_NN1 at_II what_DDQ some_DD of_IO the_AT output_NN1 looks_VVZ like_II :_: The_AT values_NN2 on_II the_AT left_JJ are_VBR the_AT number_NN1 of_IO the_AT neuron_NN1 ,_, and_CC those_DD2 on_II the_AT right_NN1 are_VBR the_AT time_NNT1 of_IO each_DD1 spike_NN1 in_II milliseconds_NNT2 ._. 
</s>
<s>
When_CS I_PPIS1 tried_VVD generated_VVN an_AT1 input_NN1 file_NN1 the_AT same_DA length_NN1 as_CSA the_AT main_JJ control_NN1 file_NN1 ,_, the_AT file_NN1 reached_VVD ridiculous_JJ sizes_NN2 in_II the_AT region_NN1 of_IO 50_MC megabytes_NNU2 ._. 
</s>
<s>
I_PPIS1 therefore_RR settled_VVD for_IF a_AT1 quick_JJ fix_NN1 of_IO simply_RR reducing_VVG the_AT number_NN1 of_IO seconds_NNT2 simulated_VVD ._. 
</s>
<s>
In_II many_DA2 circumstances_NN2 though_CS ,_, inputs_NN2 would_VM be_VBI generated_VVN either_RR randomly_RR ,_, based_VVN on_II some_DD function_NN1 made_VVD internal_JJ to_II the_AT program_NN1 or_CC fed_VVD in_RP from_II some_DD external_JJ sensor_NN1 generated_VVN at_II real_JJ time_NNT1 ._. 
</s>
<s>
Because_II21 of_II22 this_DD1 I_PPIS1 do_VD0 n't_XX consider_VVI this_DD1 a_AT1 great_JJ problem_NN1 ._. 
</s>
<s>
After_II adding_VVG the_AT PCI_NP1 calls_VVZ ,_, the_AT code_NN1 became_VVD a_RR21 lot_RR22 harder_JJR to_TO read_VVI and_CC understand_VVI ,_, as_CSA the_AT "_" English_NN1 speak_VV0 "_" function_NN1 names_NN2 were_VBDR now_RT replaced_VVN by_II a_AT1 block_NN1 standard_NN1 function_NN1 call_NN1 ,_, and_CC while_CS it_PPH1 is_VBZ possible_JJ to_TO differentiate_VVI between_II them_PPHO2 by_II their_APPGE function_NN1 numbers_NN2 -_- it_PPH1 's_VBZ simply_RR ,_, a_RR21 lot_RR22 harder_RRR ._. 
</s>
<s>
This_DD1 added_VVD even_RR further_RRR to_II the_AT complexity_NN1 of_IO debugging_VVG and_CC testing_VVG this_DD1 new_JJ version_NN1 of_IO the_AT program_NN1 ._. 
</s>
<s>
The_AT result_NN1 of_IO this_DD1 highly_RR complex_JJ testing_NN1 and_CC a_AT1 lack_NN1 of_IO time_NNT1 has_VHZ been_VBN that_CST I_PPIS1 ran_VVD out_II21 of_II22 time_NNT1 to_TO finish_VVI implementing_VVG this_DD1 version_NN1 ._. 
</s>
<s>
The_AT neural_JJ network_NN1 still_RR has_VHZ a_AT1 bug_NN1 in_II it_PPH1 ,_, resulting_VVG in_II neurons_NN2 not_XX being_VBG fully_RR affected_VVN by_II spikes_NN2 hitting_VVG it_PPH1 ,_, and_CC also_RR the_AT layered_JJ topology_NN1 has_VHZ not_XX been_VBN implemented_VVN at_RR21 all_RR22 ._. 
</s>
<s>
Testing_VVG with_IW this_DD1 new_JJ version_NN1 progressed_VVD in_RP much_RR the_AT same_DA way_NN1 as_CSA the_AT last_MD ,_, with_IW each_DD1 step_NN1 leading_VVG onto_II the_AT next_MD possible_JJ step_NN1 along_II the_AT trail_NN1 ._. 
</s>
<s>
As_CSA pieces_NN2 of_IO data_NN were_VBDR taking_VVG long_JJ journeys_NN2 from_II being_VBG created_VVN through_II the_AT neurons_NN2 ,_, up_RP an_AT1 axon_NN1 ,_, across_II the_AT PCI_NP1 board_NN1 ,_, into_II the_AT hit_NN1 list_NN1 ,_, into_II the_AT activation_NN1 function_NN1 etc_RA ,_, finding_VVG out_RP what_DDQ part_NN1 was_VBDZ n't_XX actually_RR working_VVG was_VBDZ not_XX approachable_JJ in_II31 terms_II32 of_II33 standard_JJ testing_NN1 ,_, and_CC noting_VVG each_DD1 individual_NN1 test_VV0 down_RP would_VM have_VHI slowed_VVN it_PPH1 down_RP to_II an_AT1 unworkably_RR low_JJ speed_NN1 ._. 
</s>
<s>
Suspicions_NN2 just_RR had_VHN to_TO be_VBI clarified_VVN and_CC leads_NN2 traced_VVD back_RP to_II their_APPGE roots_NN2 ,_, as_CSA and_CC when_CS they_PPHS2 popped_VVD up_RP ._. 
</s>
<s>
While_CS I_PPIS1 did_VDD solve_VVI some_DD errors_NN2 -_- such_II21 as_II22 a_AT1 mix-up_NN1 in_II the_AT PCI_NP1 unit_NN1 over_II whether_CSW a_AT1 0_MC or_CC 1_MC1 signified_VVD an_AT1 excitory_JJ neuron_NN1 was_VBDZ causing_VVG the_AT neurons_NN2 to_TO be_VBI setup_NN1 wrong_NN1 ._. 
</s>
<s>
In_II the_AT end_NN1 though_CS ,_, it_PPH1 was_VBDZ not_XX possible_JJ to_TO fix_VVI all_DB the_AT bugs_NN2 before_II the_AT time_NNT1 was_VBDZ up_RP ._. 
</s>
<s>
When_CS all_DB is_VBZ said_VVN and_CC done_VDN ,_, I_PPIS1 am_VBM very_RG proud_JJ of_IO this_DD1 project_NN1 ,_, even_CS21 though_CS22 it_PPH1 is_VBZ not_XX really_RR complete_JJ and_CC has_VHZ much_DA1 work_NN1 left_VVN to_TO go_VVI on_II it_PPH1 ._. 
</s>
<s>
It_PPH1 has_VHZ been_VBN a_AT1 fascinating_JJ task_NN1 and_CC I_PPIS1 have_VH0 learnt_VVN a_AT1 huge_JJ amount_NN1 from_II working_VVG on_II it_PPH1 ._. 
</s>
<s>
When_CS I_PPIS1 embarked_VVD upon_II it_PPH1 ,_, my_APPGE knowledge_NN1 of_IO spiking_VVG neural_JJ networks_NN2 was_VBDZ next_II21 to_II22 non-existent_JJ and_CC it_PPH1 was_VBDZ the_AT perfect_JJ way_NN1 to_TO learn_VVI more_RRR about_II them_PPHO2 ._. 
</s>
<s>
While_CS battling_VVG through_II mountains_NN2 of_IO data_NN trying_VVG to_TO debug_VVI it_PPH1 did_VDD get_VVI extremely_RR frustrating_JJ ,_, it_PPH1 has_VHZ given_VVN me_PPIO1 a_AT1 good_JJ ,_, clear_JJ understanding_NN1 of_IO the_AT processes_NN2 that_CST occur_VV0 within_II the_AT neurons_NN2 ._. 
</s>
<s>
Due_II21 to_II22 the_AT enourmous_JJ amounts_NN2 of_IO data_NN generated_VVD ,_, and_CC calculations_NN2 done_VDN by_II the_AT program_NN1 it_PPH1 forced_VVD me_PPIO1 to_TO deal_VVI with_IW certain_JJ issues_NN2 I_PPIS1 had_VHD never_RR had_VHN to_TO consider_VVI before_RT in_II my_APPGE time_NNT1 as_II a_AT1 programmer_NN1 ._. 
</s>
<s>
How_RRQ to_TO optimize_VVI the_AT speeds_NN2 of_IO processes_NN2 ,_, selecting_VVG functions_NN2 that_CST can_VM operate_VVI at_II the_AT lowest_JJT order_NN1 of_IO time_NNT1 possible_JJ -_- never_RR before_RT had_VHD I_PPIS1 had_VHN the_AT need_NN1 to_TO really_RR consider_VVI these_DD2 things_NN2 ,_, and_CC it_PPH1 brought_VVD into_II perspective_NN1 all_DB that_CST I_PPIS1 have_VH0 learnt_VVN recently_RR in_II the_AT algorithms_NN2 module_NN1 ._. 
</s>
<s>
And_CC while_CS last_MD programs_NN2 of_IO mine_PPGE have_VH0 generated_VVN multidimensional_JJ ,_, dynamic_JJ arrays_NN2 of_IO regularly_RR changing_JJ data_NN -_- it_PPH1 has_VHZ never_RR quite_RR been_VBN on_II this_DD1 scale_NN1 before_RT ._. 
</s>
<s>
The_AT methods_NN2 I_PPIS1 found_VVD and_CC used_VVN to_TO order_VVI my_APPGE thoughts_NN2 ,_, and_CC the_AT data_NN in_II such_DA a_AT1 way_NN1 that_CST I_PPIS1 could_VM handle_VVI debugging_NN1 was_VBDZ an_AT1 important_JJ lesson_NN1 for_IF me_PPIO1 ._. 
</s>
<s>
While_CS a_AT1 few_DA2 of_IO the_AT requirements_NN2 and_CC parts_NN2 of_IO the_AT specification_NN1 have_VH0 not_XX quite_RR been_VBN met_VVN -_- for_REX21 instance_REX22 ,_, the_AT interface_NN1 is_VBZ not_XX quite_RR up_II21 to_II22 the_AT standard_NN1 suggested_VVD ,_, only_RR four_MC types_NN2 of_IO neurons_NN2 are_VBR possible_JJ and_CC a_AT1 layered_JJ topology_NN1 is_VBZ not_XX implemented_VVN ,_, I_PPIS1 consider_VV0 this_DD1 to_TO be_VBI simply_RR part_NN1 of_IO the_AT nature_NN1 of_IO the_AT program_NN1 ._. 
</s>
<s>
There_EX will_VM always_RR be_VBI more_RRR work_VV0 that_CST can_VM be_VBI done_VDN with_IW it_PPH1 -_- and_CC as_CS31 soon_CS32 as_CS33 I_PPIS1 can_VM find_VVI the_AT time_NNT1 ,_, I_PPIS1 have_VH0 every_AT1 intention_NN1 of_IO continuing_VVG through_RP with_IW it_PPH1 ,_, to_TO add_VVI as_RG many_DA2 of_IO them_PPHO2 in_RP as_CSA I_PPIS1 can_VM ._. 
</s>
<s>
There_EX are_VBR many_DA2 more_DAR features_NN2 that_CST I_PPIS1 wish_VV0 to_TO add_VVI to_II it_PPH1 yet_RR ._. 
</s>
<s>
A_AT1 full_JJ SDL_NP1 interface_NN1 ,_, real_JJ time_NNT1 graph_NN1 plotting_NN1 of_IO spikes_NN2 ,_, multithreading_VVG for_IF the_AT different_JJ neurons_NN2 ,_, more_DAR user_NN1 control_NN1 over_II network_NN1 setup_NN1 and_CC types_NN2 of_IO neurons_NN2 and_CC different_JJ ways_NN2 of_IO entering_VVG input_NN1 are_VBR just_RR the_AT start_NN1 of_IO what_DDQ I_PPIS1 want_VV0 to_TO do_VDI with_IW them_PPHO2 -_- and_CC they_PPHS2 can_VM only_RR really_RR be_VBI done_VDN once_RR I_PPIS1 've_VH0 filled_VVN in_II the_AT holes_NN2 within_II the_AT current_JJ specification_NN1 ._. 
</s>
<s>
There_EX are_VBR still_RR two_MC key_JJ bugs_NN2 within_II the_AT program_NN1 ,_, but_CCB these_DD2 should_VM be_VBI easily_RR dealt_VVN with_IW ._. 
</s>
<s>
I_PPIS1 will_VM be_VBI removing_VVG the_AT PCI_NP1 interface_NN1 from_II my_APPGE version_NN1 ,_, and_CC returning_VVG it_PPH1 to_II a_AT1 purely_RR software_NN1 oriented_VVD program_NN1 -_- this_DD1 will_VM remove_VVI the_AT 'no-secondary-fire'_JJ problem_NN1 from_II the_AT second_MD version_NN1 ._. 
</s>
<s>
The_AT other_JJ problem_NN1 -_- that_DD1 synaptic_JJ weights_NN2 quickly_RR reach_VV0 their_APPGE limits_NN2 ,_, can_VM be_VBI dealt_VVN with_IW by_II making_VVG changes_NN2 to_II them_PPHO2 occur_VV0 through_II the_AT use_NN1 of_IO a_AT1 derivative_NN1 ,_, which_DDQ slows_VVZ down_RP the_AT rate_NN1 at_II which_DDQ they_PPHS2 change_VV0 ,_, stretching_VVG it_PPH1 slowly_RR across_II a_AT1 few_DA2 seconds_NNT2 ._. 
</s>
<s>
I_PPIS1 do_VD0 feel_VVI that_CST the_AT level_NN1 and_CC range_NN1 of_IO the_AT actual_JJ programming_NN1 demonstrated_VVN within_II the_AT program_NN1 was_VBDZ unfortunately_RR fairly_RR low_JJ ,_, but_CCB due_II21 to_II22 the_AT huge_JJ amount_NN1 of_IO research_NN1 ,_, testing_VVG and_CC debugging_VVG required_JJ I_PPIS1 did_VDD not_XX find_VVI time_NNT1 to_TO really_RR push_VVI the_AT limits_NN2 ,_, as_CSA this_DD1 would_VM have_VHI required_VVN a_AT1 greater_JJR range_NN1 of_IO functionality_NN1 to_TO make_VVI room_NN1 ,_, and_CC require_VVI a_AT1 wider_JJR range_NN1 of_IO programming_VVG skills_NN2 ._. 
</s>
<s>
If_CS I_PPIS1 was_VBDZ to_TO do_VDI it_PPH1 again_RT I_PPIS1 would_VM make_VVI it_PPH1 easier_JJR to_TO perform_VVI the_AT testing_NN1 ._. 
</s>
<s>
By_II adding_VVG in_II a_AT1 separate_JJ function_NN1 or_CC so_RR ,_, which_DDQ could_VM adjust_VVI certain_JJ values_NN2 ,_, and_CC output_NN1 strings_NN2 of_IO values_NN2 ,_, which_DDQ again_RT and_CC again_RT I_PPIS1 found_VVD myself_PPX1 having_VHG to_TO adjust_VVI and_CC code_NN1 for_IF ,_, I_PPIS1 think_VV0 I_PPIS1 could_VM have_VHI cut_VVN a_AT1 large_JJ amount_NN1 of_IO the_AT development_NN1 time_NNT1 ._. 
</s>
<s>
But_CCB as_CSA they_PPHS2 say_VV0 -_- we_PPIS2 live_VV0 and_CC learn_VV0 ._. 
</s>
<s>
Or_CC more_RGR precisely_RR -_- our_APPGE neural_JJ nets_NN2 do_VD0 ._. 
</s>
