<stg><name>AddRoundKey</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %roundKey_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %roundKey

]]></Node>
<StgValue><ssdm name="roundKey_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="8">
<![CDATA[
:1 %roundKey_cast = zext i8 %roundKey_read

]]></Node>
<StgValue><ssdm name="roundKey_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %state_addr = getelementptr i8 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %roundKey_cast

]]></Node>
<StgValue><ssdm name="expandedKey_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8">
<![CDATA[
:6 %expandedKey_load = load i8 %expandedKey_addr

]]></Node>
<StgValue><ssdm name="expandedKey_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
:7 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_83 = getelementptr i8 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_83"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:15 %state_load_83 = load i4 %state_addr_83

]]></Node>
<StgValue><ssdm name="state_load_83"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8">
<![CDATA[
:6 %expandedKey_load = load i8 %expandedKey_addr

]]></Node>
<StgValue><ssdm name="expandedKey_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
:7 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %xor_ln148 = xor i8 %state_load, i8 %expandedKey_load

]]></Node>
<StgValue><ssdm name="xor_ln148"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %add_ln148 = add i8 %roundKey_read, i8 1

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="8">
<![CDATA[
:11 %zext_ln148 = zext i8 %add_ln148

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %expandedKey_addr_1 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="expandedKey_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
:13 %expandedKey_load_1 = load i8 %expandedKey_addr_1

]]></Node>
<StgValue><ssdm name="expandedKey_load_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:15 %state_load_83 = load i4 %state_addr_83

]]></Node>
<StgValue><ssdm name="state_load_83"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %state_addr_84 = getelementptr i8 %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_84"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
:23 %state_load_84 = load i4 %state_addr_84

]]></Node>
<StgValue><ssdm name="state_load_84"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %state_addr_85 = getelementptr i8 %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_85"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:31 %state_load_85 = load i4 %state_addr_85

]]></Node>
<StgValue><ssdm name="state_load_85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
:13 %expandedKey_load_1 = load i8 %expandedKey_addr_1

]]></Node>
<StgValue><ssdm name="expandedKey_load_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16 %xor_ln148_1 = xor i8 %state_load_83, i8 %expandedKey_load_1

]]></Node>
<StgValue><ssdm name="xor_ln148_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18 %add_ln148_1 = add i8 %roundKey_read, i8 2

]]></Node>
<StgValue><ssdm name="add_ln148_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
:19 %zext_ln148_1 = zext i8 %add_ln148_1

]]></Node>
<StgValue><ssdm name="zext_ln148_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %expandedKey_addr_2 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="expandedKey_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
:21 %expandedKey_load_2 = load i8 %expandedKey_addr_2

]]></Node>
<StgValue><ssdm name="expandedKey_load_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
:23 %state_load_84 = load i4 %state_addr_84

]]></Node>
<StgValue><ssdm name="state_load_84"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
:31 %state_load_85 = load i4 %state_addr_85

]]></Node>
<StgValue><ssdm name="state_load_85"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %state_addr_86 = getelementptr i8 %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_86"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:39 %state_load_86 = load i4 %state_addr_86

]]></Node>
<StgValue><ssdm name="state_load_86"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %state_addr_87 = getelementptr i8 %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_87"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
:47 %state_load_87 = load i4 %state_addr_87

]]></Node>
<StgValue><ssdm name="state_load_87"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
:21 %expandedKey_load_2 = load i8 %expandedKey_addr_2

]]></Node>
<StgValue><ssdm name="expandedKey_load_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24 %xor_ln148_2 = xor i8 %state_load_84, i8 %expandedKey_load_2

]]></Node>
<StgValue><ssdm name="xor_ln148_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26 %add_ln148_2 = add i8 %roundKey_read, i8 3

]]></Node>
<StgValue><ssdm name="add_ln148_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
:27 %zext_ln148_2 = zext i8 %add_ln148_2

]]></Node>
<StgValue><ssdm name="zext_ln148_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %expandedKey_addr_3 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_2

]]></Node>
<StgValue><ssdm name="expandedKey_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
:29 %expandedKey_load_3 = load i8 %expandedKey_addr_3

]]></Node>
<StgValue><ssdm name="expandedKey_load_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:39 %state_load_86 = load i4 %state_addr_86

]]></Node>
<StgValue><ssdm name="state_load_86"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
:47 %state_load_87 = load i4 %state_addr_87

]]></Node>
<StgValue><ssdm name="state_load_87"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %state_addr_88 = getelementptr i8 %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_88"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
:55 %state_load_88 = load i4 %state_addr_88

]]></Node>
<StgValue><ssdm name="state_load_88"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %state_addr_89 = getelementptr i8 %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_89"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:63 %state_load_89 = load i4 %state_addr_89

]]></Node>
<StgValue><ssdm name="state_load_89"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
:29 %expandedKey_load_3 = load i8 %expandedKey_addr_3

]]></Node>
<StgValue><ssdm name="expandedKey_load_3"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32 %xor_ln148_3 = xor i8 %state_load_85, i8 %expandedKey_load_3

]]></Node>
<StgValue><ssdm name="xor_ln148_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34 %add_ln148_3 = add i8 %roundKey_read, i8 4

]]></Node>
<StgValue><ssdm name="add_ln148_3"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
:35 %zext_ln148_3 = zext i8 %add_ln148_3

]]></Node>
<StgValue><ssdm name="zext_ln148_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %expandedKey_addr_4 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_3

]]></Node>
<StgValue><ssdm name="expandedKey_addr_4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
:37 %expandedKey_load_4 = load i8 %expandedKey_addr_4

]]></Node>
<StgValue><ssdm name="expandedKey_load_4"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
:55 %state_load_88 = load i4 %state_addr_88

]]></Node>
<StgValue><ssdm name="state_load_88"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:63 %state_load_89 = load i4 %state_addr_89

]]></Node>
<StgValue><ssdm name="state_load_89"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %state_addr_90 = getelementptr i8 %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_90"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
:71 %state_load_90 = load i4 %state_addr_90

]]></Node>
<StgValue><ssdm name="state_load_90"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %state_addr_91 = getelementptr i8 %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_91"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
:79 %state_load_91 = load i4 %state_addr_91

]]></Node>
<StgValue><ssdm name="state_load_91"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
:37 %expandedKey_load_4 = load i8 %expandedKey_addr_4

]]></Node>
<StgValue><ssdm name="expandedKey_load_4"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40 %xor_ln148_4 = xor i8 %state_load_86, i8 %expandedKey_load_4

]]></Node>
<StgValue><ssdm name="xor_ln148_4"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42 %add_ln148_4 = add i8 %roundKey_read, i8 5

]]></Node>
<StgValue><ssdm name="add_ln148_4"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
:43 %zext_ln148_4 = zext i8 %add_ln148_4

]]></Node>
<StgValue><ssdm name="zext_ln148_4"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %expandedKey_addr_5 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_4

]]></Node>
<StgValue><ssdm name="expandedKey_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:45 %expandedKey_load_5 = load i8 %expandedKey_addr_5

]]></Node>
<StgValue><ssdm name="expandedKey_load_5"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
:71 %state_load_90 = load i4 %state_addr_90

]]></Node>
<StgValue><ssdm name="state_load_90"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
:79 %state_load_91 = load i4 %state_addr_91

]]></Node>
<StgValue><ssdm name="state_load_91"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %state_addr_92 = getelementptr i8 %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_92"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
:87 %state_load_92 = load i4 %state_addr_92

]]></Node>
<StgValue><ssdm name="state_load_92"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %state_addr_93 = getelementptr i8 %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_93"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="4">
<![CDATA[
:95 %state_load_93 = load i4 %state_addr_93

]]></Node>
<StgValue><ssdm name="state_load_93"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:45 %expandedKey_load_5 = load i8 %expandedKey_addr_5

]]></Node>
<StgValue><ssdm name="expandedKey_load_5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:48 %xor_ln148_5 = xor i8 %state_load_87, i8 %expandedKey_load_5

]]></Node>
<StgValue><ssdm name="xor_ln148_5"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50 %add_ln148_5 = add i8 %roundKey_read, i8 6

]]></Node>
<StgValue><ssdm name="add_ln148_5"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
:51 %zext_ln148_5 = zext i8 %add_ln148_5

]]></Node>
<StgValue><ssdm name="zext_ln148_5"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %expandedKey_addr_6 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_5

]]></Node>
<StgValue><ssdm name="expandedKey_addr_6"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:53 %expandedKey_load_6 = load i8 %expandedKey_addr_6

]]></Node>
<StgValue><ssdm name="expandedKey_load_6"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
:87 %state_load_92 = load i4 %state_addr_92

]]></Node>
<StgValue><ssdm name="state_load_92"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="4">
<![CDATA[
:95 %state_load_93 = load i4 %state_addr_93

]]></Node>
<StgValue><ssdm name="state_load_93"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102 %state_addr_94 = getelementptr i8 %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_94"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
:103 %state_load_94 = load i4 %state_addr_94

]]></Node>
<StgValue><ssdm name="state_load_94"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %state_addr_95 = getelementptr i8 %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_95"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="4">
<![CDATA[
:111 %state_load_95 = load i4 %state_addr_95

]]></Node>
<StgValue><ssdm name="state_load_95"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:53 %expandedKey_load_6 = load i8 %expandedKey_addr_6

]]></Node>
<StgValue><ssdm name="expandedKey_load_6"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56 %xor_ln148_6 = xor i8 %state_load_88, i8 %expandedKey_load_6

]]></Node>
<StgValue><ssdm name="xor_ln148_6"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:58 %add_ln148_6 = add i8 %roundKey_read, i8 7

]]></Node>
<StgValue><ssdm name="add_ln148_6"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
:59 %zext_ln148_6 = zext i8 %add_ln148_6

]]></Node>
<StgValue><ssdm name="zext_ln148_6"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %expandedKey_addr_7 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_6

]]></Node>
<StgValue><ssdm name="expandedKey_addr_7"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
:61 %expandedKey_load_7 = load i8 %expandedKey_addr_7

]]></Node>
<StgValue><ssdm name="expandedKey_load_7"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
:103 %state_load_94 = load i4 %state_addr_94

]]></Node>
<StgValue><ssdm name="state_load_94"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="4">
<![CDATA[
:111 %state_load_95 = load i4 %state_addr_95

]]></Node>
<StgValue><ssdm name="state_load_95"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %state_addr_96 = getelementptr i8 %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_96"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
:119 %state_load_96 = load i4 %state_addr_96

]]></Node>
<StgValue><ssdm name="state_load_96"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126 %state_addr_97 = getelementptr i8 %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_97"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
:127 %state_load_97 = load i4 %state_addr_97

]]></Node>
<StgValue><ssdm name="state_load_97"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:9 %store_ln148 = store i8 %xor_ln148, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:17 %store_ln148 = store i8 %xor_ln148_1, i4 %state_addr_83

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
:61 %expandedKey_load_7 = load i8 %expandedKey_addr_7

]]></Node>
<StgValue><ssdm name="expandedKey_load_7"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64 %xor_ln148_7 = xor i8 %state_load_89, i8 %expandedKey_load_7

]]></Node>
<StgValue><ssdm name="xor_ln148_7"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:66 %add_ln148_7 = add i8 %roundKey_read, i8 8

]]></Node>
<StgValue><ssdm name="add_ln148_7"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
:67 %zext_ln148_7 = zext i8 %add_ln148_7

]]></Node>
<StgValue><ssdm name="zext_ln148_7"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %expandedKey_addr_8 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_7

]]></Node>
<StgValue><ssdm name="expandedKey_addr_8"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
:69 %expandedKey_load_8 = load i8 %expandedKey_addr_8

]]></Node>
<StgValue><ssdm name="expandedKey_load_8"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
:119 %state_load_96 = load i4 %state_addr_96

]]></Node>
<StgValue><ssdm name="state_load_96"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
:127 %state_load_97 = load i4 %state_addr_97

]]></Node>
<StgValue><ssdm name="state_load_97"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:25 %store_ln148 = store i8 %xor_ln148_2, i4 %state_addr_84

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:33 %store_ln148 = store i8 %xor_ln148_3, i4 %state_addr_85

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
:69 %expandedKey_load_8 = load i8 %expandedKey_addr_8

]]></Node>
<StgValue><ssdm name="expandedKey_load_8"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:72 %xor_ln148_8 = xor i8 %state_load_90, i8 %expandedKey_load_8

]]></Node>
<StgValue><ssdm name="xor_ln148_8"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:74 %add_ln148_8 = add i8 %roundKey_read, i8 9

]]></Node>
<StgValue><ssdm name="add_ln148_8"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
:75 %zext_ln148_8 = zext i8 %add_ln148_8

]]></Node>
<StgValue><ssdm name="zext_ln148_8"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %expandedKey_addr_9 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_8

]]></Node>
<StgValue><ssdm name="expandedKey_addr_9"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
:77 %expandedKey_load_9 = load i8 %expandedKey_addr_9

]]></Node>
<StgValue><ssdm name="expandedKey_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="128" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:41 %store_ln148 = store i8 %xor_ln148_4, i4 %state_addr_86

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:49 %store_ln148 = store i8 %xor_ln148_5, i4 %state_addr_87

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
:77 %expandedKey_load_9 = load i8 %expandedKey_addr_9

]]></Node>
<StgValue><ssdm name="expandedKey_load_9"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:80 %xor_ln148_9 = xor i8 %state_load_91, i8 %expandedKey_load_9

]]></Node>
<StgValue><ssdm name="xor_ln148_9"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:82 %add_ln148_9 = add i8 %roundKey_read, i8 10

]]></Node>
<StgValue><ssdm name="add_ln148_9"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
:83 %zext_ln148_9 = zext i8 %add_ln148_9

]]></Node>
<StgValue><ssdm name="zext_ln148_9"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %expandedKey_addr_10 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_9

]]></Node>
<StgValue><ssdm name="expandedKey_addr_10"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
:85 %expandedKey_load_10 = load i8 %expandedKey_addr_10

]]></Node>
<StgValue><ssdm name="expandedKey_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="136" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:57 %store_ln148 = store i8 %xor_ln148_6, i4 %state_addr_88

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:65 %store_ln148 = store i8 %xor_ln148_7, i4 %state_addr_89

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
:85 %expandedKey_load_10 = load i8 %expandedKey_addr_10

]]></Node>
<StgValue><ssdm name="expandedKey_load_10"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:88 %xor_ln148_10 = xor i8 %state_load_92, i8 %expandedKey_load_10

]]></Node>
<StgValue><ssdm name="xor_ln148_10"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:90 %add_ln148_10 = add i8 %roundKey_read, i8 11

]]></Node>
<StgValue><ssdm name="add_ln148_10"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
:91 %zext_ln148_10 = zext i8 %add_ln148_10

]]></Node>
<StgValue><ssdm name="zext_ln148_10"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92 %expandedKey_addr_11 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_10

]]></Node>
<StgValue><ssdm name="expandedKey_addr_11"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
:93 %expandedKey_load_11 = load i8 %expandedKey_addr_11

]]></Node>
<StgValue><ssdm name="expandedKey_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:73 %store_ln148 = store i8 %xor_ln148_8, i4 %state_addr_90

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:81 %store_ln148 = store i8 %xor_ln148_9, i4 %state_addr_91

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
:93 %expandedKey_load_11 = load i8 %expandedKey_addr_11

]]></Node>
<StgValue><ssdm name="expandedKey_load_11"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:96 %xor_ln148_11 = xor i8 %state_load_93, i8 %expandedKey_load_11

]]></Node>
<StgValue><ssdm name="xor_ln148_11"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:98 %add_ln148_11 = add i8 %roundKey_read, i8 12

]]></Node>
<StgValue><ssdm name="add_ln148_11"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
:99 %zext_ln148_11 = zext i8 %add_ln148_11

]]></Node>
<StgValue><ssdm name="zext_ln148_11"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %expandedKey_addr_12 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_11

]]></Node>
<StgValue><ssdm name="expandedKey_addr_12"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
:101 %expandedKey_load_12 = load i8 %expandedKey_addr_12

]]></Node>
<StgValue><ssdm name="expandedKey_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="152" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:89 %store_ln148 = store i8 %xor_ln148_10, i4 %state_addr_92

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:97 %store_ln148 = store i8 %xor_ln148_11, i4 %state_addr_93

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
:101 %expandedKey_load_12 = load i8 %expandedKey_addr_12

]]></Node>
<StgValue><ssdm name="expandedKey_load_12"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:104 %xor_ln148_12 = xor i8 %state_load_94, i8 %expandedKey_load_12

]]></Node>
<StgValue><ssdm name="xor_ln148_12"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:106 %add_ln148_12 = add i8 %roundKey_read, i8 13

]]></Node>
<StgValue><ssdm name="add_ln148_12"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
:107 %zext_ln148_12 = zext i8 %add_ln148_12

]]></Node>
<StgValue><ssdm name="zext_ln148_12"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %expandedKey_addr_13 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_12

]]></Node>
<StgValue><ssdm name="expandedKey_addr_13"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
:109 %expandedKey_load_13 = load i8 %expandedKey_addr_13

]]></Node>
<StgValue><ssdm name="expandedKey_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:105 %store_ln148 = store i8 %xor_ln148_12, i4 %state_addr_94

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
:109 %expandedKey_load_13 = load i8 %expandedKey_addr_13

]]></Node>
<StgValue><ssdm name="expandedKey_load_13"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:112 %xor_ln148_13 = xor i8 %state_load_95, i8 %expandedKey_load_13

]]></Node>
<StgValue><ssdm name="xor_ln148_13"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:113 %store_ln148 = store i8 %xor_ln148_13, i4 %state_addr_95

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:114 %add_ln148_13 = add i8 %roundKey_read, i8 14

]]></Node>
<StgValue><ssdm name="add_ln148_13"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="8">
<![CDATA[
:115 %zext_ln148_13 = zext i8 %add_ln148_13

]]></Node>
<StgValue><ssdm name="zext_ln148_13"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %expandedKey_addr_14 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_13

]]></Node>
<StgValue><ssdm name="expandedKey_addr_14"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
:117 %expandedKey_load_14 = load i8 %expandedKey_addr_14

]]></Node>
<StgValue><ssdm name="expandedKey_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
:117 %expandedKey_load_14 = load i8 %expandedKey_addr_14

]]></Node>
<StgValue><ssdm name="expandedKey_load_14"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:120 %xor_ln148_14 = xor i8 %state_load_96, i8 %expandedKey_load_14

]]></Node>
<StgValue><ssdm name="xor_ln148_14"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:121 %store_ln148 = store i8 %xor_ln148_14, i4 %state_addr_96

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:122 %add_ln148_14 = add i8 %roundKey_read, i8 15

]]></Node>
<StgValue><ssdm name="add_ln148_14"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
:123 %zext_ln148_14 = zext i8 %add_ln148_14

]]></Node>
<StgValue><ssdm name="zext_ln148_14"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124 %expandedKey_addr_15 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_14

]]></Node>
<StgValue><ssdm name="expandedKey_addr_15"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
:125 %expandedKey_load_15 = load i8 %expandedKey_addr_15

]]></Node>
<StgValue><ssdm name="expandedKey_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %expandedKey, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %expandedKey, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
:125 %expandedKey_load_15 = load i8 %expandedKey_addr_15

]]></Node>
<StgValue><ssdm name="expandedKey_load_15"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:128 %xor_ln148_15 = xor i8 %state_load_97, i8 %expandedKey_load_15

]]></Node>
<StgValue><ssdm name="xor_ln148_15"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
:129 %store_ln148 = store i8 %xor_ln148_15, i4 %state_addr_97

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
:130 %ret_ln150 = ret

]]></Node>
<StgValue><ssdm name="ret_ln150"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="214" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="expandedKey" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="roundKey" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="roundKey"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="218" from="_ssdm_op_Read.ap_auto.i8" to="roundKey_read" fromId="217" toId="18">
</dataflow>
<dataflow id="219" from="roundKey" to="roundKey_read" fromId="216" toId="18">
</dataflow>
<dataflow id="220" from="roundKey_read" to="roundKey_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="221" from="state" to="state_addr" fromId="214" toId="20">
</dataflow>
<dataflow id="223" from="StgValue_222" to="state_addr" fromId="222" toId="20">
</dataflow>
<dataflow id="224" from="StgValue_222" to="state_addr" fromId="222" toId="20">
</dataflow>
<dataflow id="225" from="expandedKey" to="expandedKey_addr" fromId="215" toId="21">
</dataflow>
<dataflow id="226" from="StgValue_222" to="expandedKey_addr" fromId="222" toId="21">
</dataflow>
<dataflow id="227" from="roundKey_cast" to="expandedKey_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="228" from="expandedKey_addr" to="expandedKey_load" fromId="21" toId="22">
</dataflow>
<dataflow id="229" from="state_addr" to="state_load" fromId="20" toId="23">
</dataflow>
<dataflow id="230" from="state" to="state_addr_83" fromId="214" toId="24">
</dataflow>
<dataflow id="231" from="StgValue_222" to="state_addr_83" fromId="222" toId="24">
</dataflow>
<dataflow id="233" from="StgValue_232" to="state_addr_83" fromId="232" toId="24">
</dataflow>
<dataflow id="234" from="state_addr_83" to="state_load_83" fromId="24" toId="25">
</dataflow>
<dataflow id="235" from="expandedKey_addr" to="expandedKey_load" fromId="21" toId="26">
</dataflow>
<dataflow id="236" from="state_addr" to="state_load" fromId="20" toId="27">
</dataflow>
<dataflow id="237" from="state_load" to="xor_ln148" fromId="27" toId="28">
</dataflow>
<dataflow id="238" from="expandedKey_load" to="xor_ln148" fromId="26" toId="28">
</dataflow>
<dataflow id="239" from="roundKey_read" to="add_ln148" fromId="18" toId="29">
</dataflow>
<dataflow id="241" from="StgValue_240" to="add_ln148" fromId="240" toId="29">
</dataflow>
<dataflow id="242" from="add_ln148" to="zext_ln148" fromId="29" toId="30">
</dataflow>
<dataflow id="243" from="expandedKey" to="expandedKey_addr_1" fromId="215" toId="31">
</dataflow>
<dataflow id="244" from="StgValue_222" to="expandedKey_addr_1" fromId="222" toId="31">
</dataflow>
<dataflow id="245" from="zext_ln148" to="expandedKey_addr_1" fromId="30" toId="31">
</dataflow>
<dataflow id="246" from="expandedKey_addr_1" to="expandedKey_load_1" fromId="31" toId="32">
</dataflow>
<dataflow id="247" from="state_addr_83" to="state_load_83" fromId="24" toId="33">
</dataflow>
<dataflow id="248" from="state" to="state_addr_84" fromId="214" toId="34">
</dataflow>
<dataflow id="249" from="StgValue_222" to="state_addr_84" fromId="222" toId="34">
</dataflow>
<dataflow id="251" from="StgValue_250" to="state_addr_84" fromId="250" toId="34">
</dataflow>
<dataflow id="252" from="state_addr_84" to="state_load_84" fromId="34" toId="35">
</dataflow>
<dataflow id="253" from="state" to="state_addr_85" fromId="214" toId="36">
</dataflow>
<dataflow id="254" from="StgValue_222" to="state_addr_85" fromId="222" toId="36">
</dataflow>
<dataflow id="256" from="StgValue_255" to="state_addr_85" fromId="255" toId="36">
</dataflow>
<dataflow id="257" from="state_addr_85" to="state_load_85" fromId="36" toId="37">
</dataflow>
<dataflow id="258" from="expandedKey_addr_1" to="expandedKey_load_1" fromId="31" toId="38">
</dataflow>
<dataflow id="259" from="state_load_83" to="xor_ln148_1" fromId="33" toId="39">
</dataflow>
<dataflow id="260" from="expandedKey_load_1" to="xor_ln148_1" fromId="38" toId="39">
</dataflow>
<dataflow id="261" from="roundKey_read" to="add_ln148_1" fromId="18" toId="40">
</dataflow>
<dataflow id="263" from="StgValue_262" to="add_ln148_1" fromId="262" toId="40">
</dataflow>
<dataflow id="264" from="add_ln148_1" to="zext_ln148_1" fromId="40" toId="41">
</dataflow>
<dataflow id="265" from="expandedKey" to="expandedKey_addr_2" fromId="215" toId="42">
</dataflow>
<dataflow id="266" from="StgValue_222" to="expandedKey_addr_2" fromId="222" toId="42">
</dataflow>
<dataflow id="267" from="zext_ln148_1" to="expandedKey_addr_2" fromId="41" toId="42">
</dataflow>
<dataflow id="268" from="expandedKey_addr_2" to="expandedKey_load_2" fromId="42" toId="43">
</dataflow>
<dataflow id="269" from="state_addr_84" to="state_load_84" fromId="34" toId="44">
</dataflow>
<dataflow id="270" from="state_addr_85" to="state_load_85" fromId="36" toId="45">
</dataflow>
<dataflow id="271" from="state" to="state_addr_86" fromId="214" toId="46">
</dataflow>
<dataflow id="272" from="StgValue_222" to="state_addr_86" fromId="222" toId="46">
</dataflow>
<dataflow id="274" from="StgValue_273" to="state_addr_86" fromId="273" toId="46">
</dataflow>
<dataflow id="275" from="state_addr_86" to="state_load_86" fromId="46" toId="47">
</dataflow>
<dataflow id="276" from="state" to="state_addr_87" fromId="214" toId="48">
</dataflow>
<dataflow id="277" from="StgValue_222" to="state_addr_87" fromId="222" toId="48">
</dataflow>
<dataflow id="279" from="StgValue_278" to="state_addr_87" fromId="278" toId="48">
</dataflow>
<dataflow id="280" from="state_addr_87" to="state_load_87" fromId="48" toId="49">
</dataflow>
<dataflow id="281" from="expandedKey_addr_2" to="expandedKey_load_2" fromId="42" toId="50">
</dataflow>
<dataflow id="282" from="state_load_84" to="xor_ln148_2" fromId="44" toId="51">
</dataflow>
<dataflow id="283" from="expandedKey_load_2" to="xor_ln148_2" fromId="50" toId="51">
</dataflow>
<dataflow id="284" from="roundKey_read" to="add_ln148_2" fromId="18" toId="52">
</dataflow>
<dataflow id="286" from="StgValue_285" to="add_ln148_2" fromId="285" toId="52">
</dataflow>
<dataflow id="287" from="add_ln148_2" to="zext_ln148_2" fromId="52" toId="53">
</dataflow>
<dataflow id="288" from="expandedKey" to="expandedKey_addr_3" fromId="215" toId="54">
</dataflow>
<dataflow id="289" from="StgValue_222" to="expandedKey_addr_3" fromId="222" toId="54">
</dataflow>
<dataflow id="290" from="zext_ln148_2" to="expandedKey_addr_3" fromId="53" toId="54">
</dataflow>
<dataflow id="291" from="expandedKey_addr_3" to="expandedKey_load_3" fromId="54" toId="55">
</dataflow>
<dataflow id="292" from="state_addr_86" to="state_load_86" fromId="46" toId="56">
</dataflow>
<dataflow id="293" from="state_addr_87" to="state_load_87" fromId="48" toId="57">
</dataflow>
<dataflow id="294" from="state" to="state_addr_88" fromId="214" toId="58">
</dataflow>
<dataflow id="295" from="StgValue_222" to="state_addr_88" fromId="222" toId="58">
</dataflow>
<dataflow id="297" from="StgValue_296" to="state_addr_88" fromId="296" toId="58">
</dataflow>
<dataflow id="298" from="state_addr_88" to="state_load_88" fromId="58" toId="59">
</dataflow>
<dataflow id="299" from="state" to="state_addr_89" fromId="214" toId="60">
</dataflow>
<dataflow id="300" from="StgValue_222" to="state_addr_89" fromId="222" toId="60">
</dataflow>
<dataflow id="302" from="StgValue_301" to="state_addr_89" fromId="301" toId="60">
</dataflow>
<dataflow id="303" from="state_addr_89" to="state_load_89" fromId="60" toId="61">
</dataflow>
<dataflow id="304" from="expandedKey_addr_3" to="expandedKey_load_3" fromId="54" toId="62">
</dataflow>
<dataflow id="305" from="state_load_85" to="xor_ln148_3" fromId="45" toId="63">
</dataflow>
<dataflow id="306" from="expandedKey_load_3" to="xor_ln148_3" fromId="62" toId="63">
</dataflow>
<dataflow id="307" from="roundKey_read" to="add_ln148_3" fromId="18" toId="64">
</dataflow>
<dataflow id="309" from="StgValue_308" to="add_ln148_3" fromId="308" toId="64">
</dataflow>
<dataflow id="310" from="add_ln148_3" to="zext_ln148_3" fromId="64" toId="65">
</dataflow>
<dataflow id="311" from="expandedKey" to="expandedKey_addr_4" fromId="215" toId="66">
</dataflow>
<dataflow id="312" from="StgValue_222" to="expandedKey_addr_4" fromId="222" toId="66">
</dataflow>
<dataflow id="313" from="zext_ln148_3" to="expandedKey_addr_4" fromId="65" toId="66">
</dataflow>
<dataflow id="314" from="expandedKey_addr_4" to="expandedKey_load_4" fromId="66" toId="67">
</dataflow>
<dataflow id="315" from="state_addr_88" to="state_load_88" fromId="58" toId="68">
</dataflow>
<dataflow id="316" from="state_addr_89" to="state_load_89" fromId="60" toId="69">
</dataflow>
<dataflow id="317" from="state" to="state_addr_90" fromId="214" toId="70">
</dataflow>
<dataflow id="318" from="StgValue_222" to="state_addr_90" fromId="222" toId="70">
</dataflow>
<dataflow id="320" from="StgValue_319" to="state_addr_90" fromId="319" toId="70">
</dataflow>
<dataflow id="321" from="state_addr_90" to="state_load_90" fromId="70" toId="71">
</dataflow>
<dataflow id="322" from="state" to="state_addr_91" fromId="214" toId="72">
</dataflow>
<dataflow id="323" from="StgValue_222" to="state_addr_91" fromId="222" toId="72">
</dataflow>
<dataflow id="325" from="StgValue_324" to="state_addr_91" fromId="324" toId="72">
</dataflow>
<dataflow id="326" from="state_addr_91" to="state_load_91" fromId="72" toId="73">
</dataflow>
<dataflow id="327" from="expandedKey_addr_4" to="expandedKey_load_4" fromId="66" toId="74">
</dataflow>
<dataflow id="328" from="state_load_86" to="xor_ln148_4" fromId="56" toId="75">
</dataflow>
<dataflow id="329" from="expandedKey_load_4" to="xor_ln148_4" fromId="74" toId="75">
</dataflow>
<dataflow id="330" from="roundKey_read" to="add_ln148_4" fromId="18" toId="76">
</dataflow>
<dataflow id="332" from="StgValue_331" to="add_ln148_4" fromId="331" toId="76">
</dataflow>
<dataflow id="333" from="add_ln148_4" to="zext_ln148_4" fromId="76" toId="77">
</dataflow>
<dataflow id="334" from="expandedKey" to="expandedKey_addr_5" fromId="215" toId="78">
</dataflow>
<dataflow id="335" from="StgValue_222" to="expandedKey_addr_5" fromId="222" toId="78">
</dataflow>
<dataflow id="336" from="zext_ln148_4" to="expandedKey_addr_5" fromId="77" toId="78">
</dataflow>
<dataflow id="337" from="expandedKey_addr_5" to="expandedKey_load_5" fromId="78" toId="79">
</dataflow>
<dataflow id="338" from="state_addr_90" to="state_load_90" fromId="70" toId="80">
</dataflow>
<dataflow id="339" from="state_addr_91" to="state_load_91" fromId="72" toId="81">
</dataflow>
<dataflow id="340" from="state" to="state_addr_92" fromId="214" toId="82">
</dataflow>
<dataflow id="341" from="StgValue_222" to="state_addr_92" fromId="222" toId="82">
</dataflow>
<dataflow id="343" from="StgValue_342" to="state_addr_92" fromId="342" toId="82">
</dataflow>
<dataflow id="344" from="state_addr_92" to="state_load_92" fromId="82" toId="83">
</dataflow>
<dataflow id="345" from="state" to="state_addr_93" fromId="214" toId="84">
</dataflow>
<dataflow id="346" from="StgValue_222" to="state_addr_93" fromId="222" toId="84">
</dataflow>
<dataflow id="348" from="StgValue_347" to="state_addr_93" fromId="347" toId="84">
</dataflow>
<dataflow id="349" from="state_addr_93" to="state_load_93" fromId="84" toId="85">
</dataflow>
<dataflow id="350" from="expandedKey_addr_5" to="expandedKey_load_5" fromId="78" toId="86">
</dataflow>
<dataflow id="351" from="state_load_87" to="xor_ln148_5" fromId="57" toId="87">
</dataflow>
<dataflow id="352" from="expandedKey_load_5" to="xor_ln148_5" fromId="86" toId="87">
</dataflow>
<dataflow id="353" from="roundKey_read" to="add_ln148_5" fromId="18" toId="88">
</dataflow>
<dataflow id="355" from="StgValue_354" to="add_ln148_5" fromId="354" toId="88">
</dataflow>
<dataflow id="356" from="add_ln148_5" to="zext_ln148_5" fromId="88" toId="89">
</dataflow>
<dataflow id="357" from="expandedKey" to="expandedKey_addr_6" fromId="215" toId="90">
</dataflow>
<dataflow id="358" from="StgValue_222" to="expandedKey_addr_6" fromId="222" toId="90">
</dataflow>
<dataflow id="359" from="zext_ln148_5" to="expandedKey_addr_6" fromId="89" toId="90">
</dataflow>
<dataflow id="360" from="expandedKey_addr_6" to="expandedKey_load_6" fromId="90" toId="91">
</dataflow>
<dataflow id="361" from="state_addr_92" to="state_load_92" fromId="82" toId="92">
</dataflow>
<dataflow id="362" from="state_addr_93" to="state_load_93" fromId="84" toId="93">
</dataflow>
<dataflow id="363" from="state" to="state_addr_94" fromId="214" toId="94">
</dataflow>
<dataflow id="364" from="StgValue_222" to="state_addr_94" fromId="222" toId="94">
</dataflow>
<dataflow id="366" from="StgValue_365" to="state_addr_94" fromId="365" toId="94">
</dataflow>
<dataflow id="367" from="state_addr_94" to="state_load_94" fromId="94" toId="95">
</dataflow>
<dataflow id="368" from="state" to="state_addr_95" fromId="214" toId="96">
</dataflow>
<dataflow id="369" from="StgValue_222" to="state_addr_95" fromId="222" toId="96">
</dataflow>
<dataflow id="371" from="StgValue_370" to="state_addr_95" fromId="370" toId="96">
</dataflow>
<dataflow id="372" from="state_addr_95" to="state_load_95" fromId="96" toId="97">
</dataflow>
<dataflow id="373" from="expandedKey_addr_6" to="expandedKey_load_6" fromId="90" toId="98">
</dataflow>
<dataflow id="374" from="state_load_88" to="xor_ln148_6" fromId="68" toId="99">
</dataflow>
<dataflow id="375" from="expandedKey_load_6" to="xor_ln148_6" fromId="98" toId="99">
</dataflow>
<dataflow id="376" from="roundKey_read" to="add_ln148_6" fromId="18" toId="100">
</dataflow>
<dataflow id="378" from="StgValue_377" to="add_ln148_6" fromId="377" toId="100">
</dataflow>
<dataflow id="379" from="add_ln148_6" to="zext_ln148_6" fromId="100" toId="101">
</dataflow>
<dataflow id="380" from="expandedKey" to="expandedKey_addr_7" fromId="215" toId="102">
</dataflow>
<dataflow id="381" from="StgValue_222" to="expandedKey_addr_7" fromId="222" toId="102">
</dataflow>
<dataflow id="382" from="zext_ln148_6" to="expandedKey_addr_7" fromId="101" toId="102">
</dataflow>
<dataflow id="383" from="expandedKey_addr_7" to="expandedKey_load_7" fromId="102" toId="103">
</dataflow>
<dataflow id="384" from="state_addr_94" to="state_load_94" fromId="94" toId="104">
</dataflow>
<dataflow id="385" from="state_addr_95" to="state_load_95" fromId="96" toId="105">
</dataflow>
<dataflow id="386" from="state" to="state_addr_96" fromId="214" toId="106">
</dataflow>
<dataflow id="387" from="StgValue_222" to="state_addr_96" fromId="222" toId="106">
</dataflow>
<dataflow id="389" from="StgValue_388" to="state_addr_96" fromId="388" toId="106">
</dataflow>
<dataflow id="390" from="state_addr_96" to="state_load_96" fromId="106" toId="107">
</dataflow>
<dataflow id="391" from="state" to="state_addr_97" fromId="214" toId="108">
</dataflow>
<dataflow id="392" from="StgValue_222" to="state_addr_97" fromId="222" toId="108">
</dataflow>
<dataflow id="394" from="StgValue_393" to="state_addr_97" fromId="393" toId="108">
</dataflow>
<dataflow id="395" from="state_addr_97" to="state_load_97" fromId="108" toId="109">
</dataflow>
<dataflow id="396" from="xor_ln148" to="store_ln148" fromId="28" toId="110">
</dataflow>
<dataflow id="397" from="state_addr" to="store_ln148" fromId="20" toId="110">
</dataflow>
<dataflow id="398" from="xor_ln148_1" to="store_ln148" fromId="39" toId="111">
</dataflow>
<dataflow id="399" from="state_addr_83" to="store_ln148" fromId="24" toId="111">
</dataflow>
<dataflow id="400" from="expandedKey_addr_7" to="expandedKey_load_7" fromId="102" toId="112">
</dataflow>
<dataflow id="401" from="state_load_89" to="xor_ln148_7" fromId="69" toId="113">
</dataflow>
<dataflow id="402" from="expandedKey_load_7" to="xor_ln148_7" fromId="112" toId="113">
</dataflow>
<dataflow id="403" from="roundKey_read" to="add_ln148_7" fromId="18" toId="114">
</dataflow>
<dataflow id="405" from="StgValue_404" to="add_ln148_7" fromId="404" toId="114">
</dataflow>
<dataflow id="406" from="add_ln148_7" to="zext_ln148_7" fromId="114" toId="115">
</dataflow>
<dataflow id="407" from="expandedKey" to="expandedKey_addr_8" fromId="215" toId="116">
</dataflow>
<dataflow id="408" from="StgValue_222" to="expandedKey_addr_8" fromId="222" toId="116">
</dataflow>
<dataflow id="409" from="zext_ln148_7" to="expandedKey_addr_8" fromId="115" toId="116">
</dataflow>
<dataflow id="410" from="expandedKey_addr_8" to="expandedKey_load_8" fromId="116" toId="117">
</dataflow>
<dataflow id="411" from="state_addr_96" to="state_load_96" fromId="106" toId="118">
</dataflow>
<dataflow id="412" from="state_addr_97" to="state_load_97" fromId="108" toId="119">
</dataflow>
<dataflow id="413" from="xor_ln148_2" to="store_ln148" fromId="51" toId="120">
</dataflow>
<dataflow id="414" from="state_addr_84" to="store_ln148" fromId="34" toId="120">
</dataflow>
<dataflow id="415" from="xor_ln148_3" to="store_ln148" fromId="63" toId="121">
</dataflow>
<dataflow id="416" from="state_addr_85" to="store_ln148" fromId="36" toId="121">
</dataflow>
<dataflow id="417" from="expandedKey_addr_8" to="expandedKey_load_8" fromId="116" toId="122">
</dataflow>
<dataflow id="418" from="state_load_90" to="xor_ln148_8" fromId="80" toId="123">
</dataflow>
<dataflow id="419" from="expandedKey_load_8" to="xor_ln148_8" fromId="122" toId="123">
</dataflow>
<dataflow id="420" from="roundKey_read" to="add_ln148_8" fromId="18" toId="124">
</dataflow>
<dataflow id="422" from="StgValue_421" to="add_ln148_8" fromId="421" toId="124">
</dataflow>
<dataflow id="423" from="add_ln148_8" to="zext_ln148_8" fromId="124" toId="125">
</dataflow>
<dataflow id="424" from="expandedKey" to="expandedKey_addr_9" fromId="215" toId="126">
</dataflow>
<dataflow id="425" from="StgValue_222" to="expandedKey_addr_9" fromId="222" toId="126">
</dataflow>
<dataflow id="426" from="zext_ln148_8" to="expandedKey_addr_9" fromId="125" toId="126">
</dataflow>
<dataflow id="427" from="expandedKey_addr_9" to="expandedKey_load_9" fromId="126" toId="127">
</dataflow>
<dataflow id="428" from="xor_ln148_4" to="store_ln148" fromId="75" toId="128">
</dataflow>
<dataflow id="429" from="state_addr_86" to="store_ln148" fromId="46" toId="128">
</dataflow>
<dataflow id="430" from="xor_ln148_5" to="store_ln148" fromId="87" toId="129">
</dataflow>
<dataflow id="431" from="state_addr_87" to="store_ln148" fromId="48" toId="129">
</dataflow>
<dataflow id="432" from="expandedKey_addr_9" to="expandedKey_load_9" fromId="126" toId="130">
</dataflow>
<dataflow id="433" from="state_load_91" to="xor_ln148_9" fromId="81" toId="131">
</dataflow>
<dataflow id="434" from="expandedKey_load_9" to="xor_ln148_9" fromId="130" toId="131">
</dataflow>
<dataflow id="435" from="roundKey_read" to="add_ln148_9" fromId="18" toId="132">
</dataflow>
<dataflow id="437" from="StgValue_436" to="add_ln148_9" fromId="436" toId="132">
</dataflow>
<dataflow id="438" from="add_ln148_9" to="zext_ln148_9" fromId="132" toId="133">
</dataflow>
<dataflow id="439" from="expandedKey" to="expandedKey_addr_10" fromId="215" toId="134">
</dataflow>
<dataflow id="440" from="StgValue_222" to="expandedKey_addr_10" fromId="222" toId="134">
</dataflow>
<dataflow id="441" from="zext_ln148_9" to="expandedKey_addr_10" fromId="133" toId="134">
</dataflow>
<dataflow id="442" from="expandedKey_addr_10" to="expandedKey_load_10" fromId="134" toId="135">
</dataflow>
<dataflow id="443" from="xor_ln148_6" to="store_ln148" fromId="99" toId="136">
</dataflow>
<dataflow id="444" from="state_addr_88" to="store_ln148" fromId="58" toId="136">
</dataflow>
<dataflow id="445" from="xor_ln148_7" to="store_ln148" fromId="113" toId="137">
</dataflow>
<dataflow id="446" from="state_addr_89" to="store_ln148" fromId="60" toId="137">
</dataflow>
<dataflow id="447" from="expandedKey_addr_10" to="expandedKey_load_10" fromId="134" toId="138">
</dataflow>
<dataflow id="448" from="state_load_92" to="xor_ln148_10" fromId="92" toId="139">
</dataflow>
<dataflow id="449" from="expandedKey_load_10" to="xor_ln148_10" fromId="138" toId="139">
</dataflow>
<dataflow id="450" from="roundKey_read" to="add_ln148_10" fromId="18" toId="140">
</dataflow>
<dataflow id="452" from="StgValue_451" to="add_ln148_10" fromId="451" toId="140">
</dataflow>
<dataflow id="453" from="add_ln148_10" to="zext_ln148_10" fromId="140" toId="141">
</dataflow>
<dataflow id="454" from="expandedKey" to="expandedKey_addr_11" fromId="215" toId="142">
</dataflow>
<dataflow id="455" from="StgValue_222" to="expandedKey_addr_11" fromId="222" toId="142">
</dataflow>
<dataflow id="456" from="zext_ln148_10" to="expandedKey_addr_11" fromId="141" toId="142">
</dataflow>
<dataflow id="457" from="expandedKey_addr_11" to="expandedKey_load_11" fromId="142" toId="143">
</dataflow>
<dataflow id="458" from="xor_ln148_8" to="store_ln148" fromId="123" toId="144">
</dataflow>
<dataflow id="459" from="state_addr_90" to="store_ln148" fromId="70" toId="144">
</dataflow>
<dataflow id="460" from="xor_ln148_9" to="store_ln148" fromId="131" toId="145">
</dataflow>
<dataflow id="461" from="state_addr_91" to="store_ln148" fromId="72" toId="145">
</dataflow>
<dataflow id="462" from="expandedKey_addr_11" to="expandedKey_load_11" fromId="142" toId="146">
</dataflow>
<dataflow id="463" from="state_load_93" to="xor_ln148_11" fromId="93" toId="147">
</dataflow>
<dataflow id="464" from="expandedKey_load_11" to="xor_ln148_11" fromId="146" toId="147">
</dataflow>
<dataflow id="465" from="roundKey_read" to="add_ln148_11" fromId="18" toId="148">
</dataflow>
<dataflow id="467" from="StgValue_466" to="add_ln148_11" fromId="466" toId="148">
</dataflow>
<dataflow id="468" from="add_ln148_11" to="zext_ln148_11" fromId="148" toId="149">
</dataflow>
<dataflow id="469" from="expandedKey" to="expandedKey_addr_12" fromId="215" toId="150">
</dataflow>
<dataflow id="470" from="StgValue_222" to="expandedKey_addr_12" fromId="222" toId="150">
</dataflow>
<dataflow id="471" from="zext_ln148_11" to="expandedKey_addr_12" fromId="149" toId="150">
</dataflow>
<dataflow id="472" from="expandedKey_addr_12" to="expandedKey_load_12" fromId="150" toId="151">
</dataflow>
<dataflow id="473" from="xor_ln148_10" to="store_ln148" fromId="139" toId="152">
</dataflow>
<dataflow id="474" from="state_addr_92" to="store_ln148" fromId="82" toId="152">
</dataflow>
<dataflow id="475" from="xor_ln148_11" to="store_ln148" fromId="147" toId="153">
</dataflow>
<dataflow id="476" from="state_addr_93" to="store_ln148" fromId="84" toId="153">
</dataflow>
<dataflow id="477" from="expandedKey_addr_12" to="expandedKey_load_12" fromId="150" toId="154">
</dataflow>
<dataflow id="478" from="state_load_94" to="xor_ln148_12" fromId="104" toId="155">
</dataflow>
<dataflow id="479" from="expandedKey_load_12" to="xor_ln148_12" fromId="154" toId="155">
</dataflow>
<dataflow id="480" from="roundKey_read" to="add_ln148_12" fromId="18" toId="156">
</dataflow>
<dataflow id="482" from="StgValue_481" to="add_ln148_12" fromId="481" toId="156">
</dataflow>
<dataflow id="483" from="add_ln148_12" to="zext_ln148_12" fromId="156" toId="157">
</dataflow>
<dataflow id="484" from="expandedKey" to="expandedKey_addr_13" fromId="215" toId="158">
</dataflow>
<dataflow id="485" from="StgValue_222" to="expandedKey_addr_13" fromId="222" toId="158">
</dataflow>
<dataflow id="486" from="zext_ln148_12" to="expandedKey_addr_13" fromId="157" toId="158">
</dataflow>
<dataflow id="487" from="expandedKey_addr_13" to="expandedKey_load_13" fromId="158" toId="159">
</dataflow>
<dataflow id="488" from="xor_ln148_12" to="store_ln148" fromId="155" toId="160">
</dataflow>
<dataflow id="489" from="state_addr_94" to="store_ln148" fromId="94" toId="160">
</dataflow>
<dataflow id="490" from="expandedKey_addr_13" to="expandedKey_load_13" fromId="158" toId="161">
</dataflow>
<dataflow id="491" from="state_load_95" to="xor_ln148_13" fromId="105" toId="162">
</dataflow>
<dataflow id="492" from="expandedKey_load_13" to="xor_ln148_13" fromId="161" toId="162">
</dataflow>
<dataflow id="493" from="xor_ln148_13" to="store_ln148" fromId="162" toId="163">
</dataflow>
<dataflow id="494" from="state_addr_95" to="store_ln148" fromId="96" toId="163">
</dataflow>
<dataflow id="495" from="roundKey_read" to="add_ln148_13" fromId="18" toId="164">
</dataflow>
<dataflow id="497" from="StgValue_496" to="add_ln148_13" fromId="496" toId="164">
</dataflow>
<dataflow id="498" from="add_ln148_13" to="zext_ln148_13" fromId="164" toId="165">
</dataflow>
<dataflow id="499" from="expandedKey" to="expandedKey_addr_14" fromId="215" toId="166">
</dataflow>
<dataflow id="500" from="StgValue_222" to="expandedKey_addr_14" fromId="222" toId="166">
</dataflow>
<dataflow id="501" from="zext_ln148_13" to="expandedKey_addr_14" fromId="165" toId="166">
</dataflow>
<dataflow id="502" from="expandedKey_addr_14" to="expandedKey_load_14" fromId="166" toId="167">
</dataflow>
<dataflow id="503" from="expandedKey_addr_14" to="expandedKey_load_14" fromId="166" toId="168">
</dataflow>
<dataflow id="504" from="state_load_96" to="xor_ln148_14" fromId="118" toId="169">
</dataflow>
<dataflow id="505" from="expandedKey_load_14" to="xor_ln148_14" fromId="168" toId="169">
</dataflow>
<dataflow id="506" from="xor_ln148_14" to="store_ln148" fromId="169" toId="170">
</dataflow>
<dataflow id="507" from="state_addr_96" to="store_ln148" fromId="106" toId="170">
</dataflow>
<dataflow id="508" from="roundKey_read" to="add_ln148_14" fromId="18" toId="171">
</dataflow>
<dataflow id="510" from="StgValue_509" to="add_ln148_14" fromId="509" toId="171">
</dataflow>
<dataflow id="511" from="add_ln148_14" to="zext_ln148_14" fromId="171" toId="172">
</dataflow>
<dataflow id="512" from="expandedKey" to="expandedKey_addr_15" fromId="215" toId="173">
</dataflow>
<dataflow id="513" from="StgValue_222" to="expandedKey_addr_15" fromId="222" toId="173">
</dataflow>
<dataflow id="514" from="zext_ln148_14" to="expandedKey_addr_15" fromId="172" toId="173">
</dataflow>
<dataflow id="515" from="expandedKey_addr_15" to="expandedKey_load_15" fromId="173" toId="174">
</dataflow>
<dataflow id="517" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="516" toId="175">
</dataflow>
<dataflow id="518" from="expandedKey" to="specmemcore_ln0" fromId="215" toId="175">
</dataflow>
<dataflow id="520" from="StgValue_519" to="specmemcore_ln0" fromId="519" toId="175">
</dataflow>
<dataflow id="522" from="StgValue_521" to="specmemcore_ln0" fromId="521" toId="175">
</dataflow>
<dataflow id="523" from="StgValue_232" to="specmemcore_ln0" fromId="232" toId="175">
</dataflow>
<dataflow id="525" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="524" toId="176">
</dataflow>
<dataflow id="526" from="expandedKey" to="specinterface_ln0" fromId="215" toId="176">
</dataflow>
<dataflow id="528" from="empty_6" to="specinterface_ln0" fromId="527" toId="176">
</dataflow>
<dataflow id="530" from="StgValue_529" to="specinterface_ln0" fromId="529" toId="176">
</dataflow>
<dataflow id="531" from="StgValue_529" to="specinterface_ln0" fromId="529" toId="176">
</dataflow>
<dataflow id="533" from="empty_0" to="specinterface_ln0" fromId="532" toId="176">
</dataflow>
<dataflow id="535" from="StgValue_534" to="specinterface_ln0" fromId="534" toId="176">
</dataflow>
<dataflow id="536" from="StgValue_529" to="specinterface_ln0" fromId="529" toId="176">
</dataflow>
<dataflow id="537" from="empty_0" to="specinterface_ln0" fromId="532" toId="176">
</dataflow>
<dataflow id="538" from="empty_0" to="specinterface_ln0" fromId="532" toId="176">
</dataflow>
<dataflow id="539" from="empty_0" to="specinterface_ln0" fromId="532" toId="176">
</dataflow>
<dataflow id="540" from="StgValue_529" to="specinterface_ln0" fromId="529" toId="176">
</dataflow>
<dataflow id="541" from="StgValue_529" to="specinterface_ln0" fromId="529" toId="176">
</dataflow>
<dataflow id="542" from="StgValue_529" to="specinterface_ln0" fromId="529" toId="176">
</dataflow>
<dataflow id="543" from="StgValue_529" to="specinterface_ln0" fromId="529" toId="176">
</dataflow>
<dataflow id="544" from="empty_0" to="specinterface_ln0" fromId="532" toId="176">
</dataflow>
<dataflow id="545" from="empty_0" to="specinterface_ln0" fromId="532" toId="176">
</dataflow>
<dataflow id="546" from="expandedKey_addr_15" to="expandedKey_load_15" fromId="173" toId="177">
</dataflow>
<dataflow id="547" from="state_load_97" to="xor_ln148_15" fromId="119" toId="178">
</dataflow>
<dataflow id="548" from="expandedKey_load_15" to="xor_ln148_15" fromId="177" toId="178">
</dataflow>
<dataflow id="549" from="xor_ln148_15" to="store_ln148" fromId="178" toId="179">
</dataflow>
<dataflow id="550" from="state_addr_97" to="store_ln148" fromId="108" toId="179">
</dataflow>
</dataflows>


</stg>
