############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

Net sys_clk_pin LOC=B13 | IOSTANDARD = LVCMOS25;
Net sys_rst_pin LOC=H4;
Net sys_rst_pin PULLUP  | IOSTANDARD = LVCMOS33;
## System level constraints
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;
Net sys_rst_pin TIG;
NET "C405RSTCORERESETREQ" TPTHRU = "RST_GRP";
NET "C405RSTCHIPRESETREQ" TPTHRU = "RST_GRP";
NET "C405RSTSYSRESETREQ" TPTHRU = "RST_GRP";
TIMESPEC "TS_RST1" = FROM CPUS THRU RST_GRP TO FFS  TIG;
Net fpga_0_DDR_CLK_FB LOC=B14;
Net fpga_0_DDR_CLK_FB IOSTANDARD = SSTL2_I;

## IO Devices constraints

#### Module RS232 constraints

Net fpga_0_RS232_RX_pin LOC=G1  | IOSTANDARD = LVCMOS33;
Net fpga_0_RS232_TX_pin LOC=H2  | IOSTANDARD = LVCMOS33;

#### Module TriMode_MAC_GMII constraints

Net fpga_0_TriMode_MAC_GMII_PhyResetN_pin LOC =M3 | IOSTANDARD = LVCMOS33;
Net fpga_0_TriMode_MAC_GMII_PhyResetN_pin TIG;

#### Module DDR_SDRAM_32Mx16 constraints

Net fpga_0_DDR_SDRAM_32Mx16_DDR_Clk_pin LOC=J15;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Clk_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Clkn_pin LOC=J16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Clkn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<12> LOC=A15;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<12> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<11> LOC=A11;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<11> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<10> LOC=A13;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<10> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<9> LOC=B8;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<9> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<8> LOC=B19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<8> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<7> LOC=C19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<7> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<6> LOC=C20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<6> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<5> LOC=D19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<5> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<4> LOC=E20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<4> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<3> LOC=F19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<3> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<2> LOC=A14;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<2> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<1> LOC=F20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<0> LOC=G20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_Addr_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_BankAddr_pin<1> LOC=B15;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_BankAddr_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_BankAddr_pin<0> LOC=A16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_BankAddr_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CASn_pin LOC=A18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CASn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CKE_pin LOC=G19;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CKE_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CSn_pin LOC=B16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_CSn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_RASn_pin LOC=B17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_RASn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_WEn_pin LOC=B18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_WEn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DM_pin<1> LOC=E16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DM_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DM_pin<0> LOC=H20;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DM_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS_pin<1> LOC=E18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS_pin<1> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS_pin<1> PULLDOWN;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS_pin<0> LOC=F18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS_pin<0> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQS_pin<0> PULLDOWN;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<15> LOC=D17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<15> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<14> LOC=D18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<14> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<13> LOC=F16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<13> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<12> LOC=D16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<12> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<11> LOC=C18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<11> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<10> LOC=C16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<10> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<9> LOC=F17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<9> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<8> LOC=C15;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<8> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<7> LOC=M17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<7> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<6> LOC=G16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<6> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<5> LOC=M15;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<5> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<4> LOC=H16;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<4> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<3> LOC=H18;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<3> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<2> LOC=G17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<2> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<1> LOC=J17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<1> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<0> LOC=H17;
Net fpga_0_DDR_SDRAM_32Mx16_DDR_DQ_pin<0> IOSTANDARD = SSTL2_II;

#### Module Hard_Temac_0 constraints

Net fpga_0_Hard_Temac_0_GMII_TXD_0<7> LOC =P5 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<6> LOC =P4 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<5> LOC =N5 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<4> LOC =P2 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<3> LOC =M1 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<3> SLEW=FAST;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<2> LOC =L1 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<2> SLEW=FAST;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<1> LOC =N4 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<1> SLEW=FAST;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<0> LOC =M4 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TXD_0<0> SLEW=FAST;
Net fpga_0_Hard_Temac_0_GMII_TX_EN_0 LOC =N2 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TX_EN_0 SLEW=FAST;
Net fpga_0_Hard_Temac_0_GMII_TX_ER_0 LOC =P1 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TX_CLK_0 LOC =M2 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_TX_CLK_0 MAXSKEW= 1.0 ns;
Net fpga_0_Hard_Temac_0_GMII_TX_CLK_0 SLEW=FAST;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<7> LOC =K2 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<7> IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<7> NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<6> LOC =K1 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<6> IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<6> NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<5> LOC =L2 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<5> IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<5> NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<4> LOC =M6 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<4> IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<4> NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<3> LOC =K4 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<3> IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<3> NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<2> LOC =J4 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<2> IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<2> NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<1> LOC =K3 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<1> IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<1> NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<0> LOC =J5 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<0> IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RXD_0<0> NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RX_DV_0 LOC =J6 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RX_DV_0 IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RX_DV_0 NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RX_ER_0 LOC =H1 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RX_ER_0 IOBDELAY=NONE;
Net fpga_0_Hard_Temac_0_GMII_RX_ER_0 NODELAY;
Net fpga_0_Hard_Temac_0_GMII_RX_CLK_0 LOC =W11 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_GMII_RX_CLK_0 MAXSKEW= 1.0 ns;
Net fpga_0_Hard_Temac_0_MII_TX_CLK_0 LOC =Y5 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_MII_TX_CLK_0 PERIOD = 40 ns;
Net fpga_0_Hard_Temac_0_MII_TX_CLK_0 MAXSKEW= 1.0 ns;
Net fpga_0_Hard_Temac_0_MDIO_0_pin LOC =N3 | IOSTANDARD = LVCMOS33;
Net fpga_0_Hard_Temac_0_MDC_0_pin LOC =J3 | IOSTANDARD = LVCMOS33;

Net fpga_0_DDR_CLK_FB TNM_NET = fpga_0_DDR_CLK_FB;
TIMESPEC TS_fpga_0_DDR_CLK_FB = PERIOD fpga_0_DDR_CLK_FB 10000 ps;

