<!doctype html>
<html>
<head>
<title>GUSB2PHYACC_ULPI (USB3_XHCI) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___usb3_xhci.html")>USB3_XHCI Module</a> &gt; GUSB2PHYACC_ULPI (USB3_XHCI) Register</p><h1>GUSB2PHYACC_ULPI (USB3_XHCI) Register</h1>
<h2>GUSB2PHYACC_ULPI (USB3_XHCI) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GUSB2PHYACC_ULPI</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000C280</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FE20C280 (USB3_0_XHCI)<br/>0x00FE30C280 (USB3_1_XHCI)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Global USB 2.0 UTMI PHY Vendor Control Register<br/>The application used this register to access PHY registers. For an ULPI PHY, the core uses the ULPI interface for PHY register access.<br/>The application sets the Vendor Control register for PHY register access and times the PHY register access. The application polls the VStatus Done bit in this register for the completion of the PHY register access.<br/>In Device-only configurations, only one register is needed. In Host mode, per-port registers are implemented</td></tr>
</table>
<p></p>
<h2>GUSB2PHYACC_ULPI (USB3_XHCI) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:27</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>DISUIPIDRVR</td><td class="center">26</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>DISUIPIDRVR</td></tr>
<tr valign=top><td>NEWREGREQ</td><td class="center">25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>New Register Request<br/>The application sets this bit for a new vendor control access.<br/>Setting this bit to 1 asserts the utmi_vcontrolload_n (1'b0) on the UTMI interface.</td></tr>
<tr valign=top><td>VSTSDONE</td><td class="center">24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>VSTSDONE</td></tr>
<tr valign=top><td>VSTSBSY</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>VSTSBSY</td></tr>
<tr valign=top><td>REGWR</td><td class="center">22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Register Write<br/>The application sets this bit for register writes and clears it for register reads.<br/>Note: This bit is applicable for ULPI register read/write access only.</td></tr>
<tr valign=top><td>REGADDR</td><td class="center">21:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Register Address<br/>The 6-bit PHY register address for immediate PHY Register Set access.<br/>Set to 6'h2F for Extended PHY Register Set access.<br/>Note: These bits are applicable for ULPI only.</td></tr>
<tr valign=top><td>EXTREGADDR</td><td class="center">15:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>EXTREGADDR</td></tr>
<tr valign=top><td>REGDATA</td><td class="center"> 7:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>REGDATA</td></tr>
</table><p>Alternate Register GUSB2PHYACC_UTMI, reset=0x0, mask=0xf8000000<br/>Alternate Register Field: REGDATA Offset=0 Width=8 read-only<br/>[[*]] Description: REGDATA<br/>Alternate Register Field: VCTRL Offset=8 Width=8 read-only<br/>[[*]] Description: VCTRL<br/>This field contains the 4-bit register address, and the vendor-defined 4-bit parallel output bus. Bits [11:8] of this field are also placed on bits [3:0] of the utmi_vcontrol output signal.<br/>Alternate Register Field: REGADDR Offset=16 Width=6 read-only<br/>[[*]] Description: REGADDR<br/>Alternate Register Field: REGWR Offset=22 Width=1 read-only<br/>[[*]] Description: REGWR<br/>Alternate Register Field: VSTSBSY Offset=23 Width=1 read-only<br/>[[*]] Description: VSTSBSY<br/>Alternate Register Field: VSTSDONE Offset=24 Width=1 read-only<br/>[[*]] Description: VSTSDONE:<br/>Alternate Register Field: NEWREGREQ Offset=25 Width=1 read-only<br/>[[*]] Description: NEWREGREQ<br/>Alternate Register Field: DISUIPIDRVR Offset=26 Width=1 read-only<br/>[[*]] Description: DISUIPIDRVR<br/>Alternate Register Field: reserved_31_27 Offset=27 Width=5 read-only<br/>[[*]] Description: Reserved</p>
<p id=foot class=footer></p>
</body>
</html>