

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_256_11'
================================================================
* Date:           Mon Oct  7 21:30:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.250 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  59.085 ns|  59.085 ns|   13|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_256_11  |       11|       11|         8|          1|          1|     5|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      442|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   176|     4851|     3084|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      366|    -|
|Register             |        -|     -|      315|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   176|     5166|     3956|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     7|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     2|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_5ns_7ns_11_1_1_U120     |mul_5ns_7ns_11_1_1     |        0|   0|    0|   33|    0|
    |mul_64ns_66ns_129_5_1_U109  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U110  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U111  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U112  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U113  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U114  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U115  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U116  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U117  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U118  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |mul_64ns_66ns_129_5_1_U119  |mul_64ns_66ns_129_5_1  |        0|  16|  441|  249|    0|
    |sparsemux_11_3_32_1_1_U121  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U122  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U123  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U124  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U125  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U126  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U127  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U128  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U129  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U130  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U131  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U132  |sparsemux_11_3_32_1_1  |        0|   0|    0|   26|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                       |                       |        0| 176| 4851| 3084|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln256_fu_986_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln258_1_fu_1082_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln258_2_fu_1087_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln258_3_fu_1092_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln258_4_fu_1097_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln258_5_fu_1102_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln258_6_fu_1107_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln258_7_fu_1112_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln258_8_fu_1371_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln258_fu_1077_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln259_fu_1357_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln260_fu_1223_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln262_fu_1236_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln264_fu_1259_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln266_fu_1274_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln268_fu_1289_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln270_fu_1409_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln272_fu_1422_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln274_fu_1435_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln276_fu_1448_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln278_fu_1461_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln280_fu_1474_p2    |         +|   0|  0|  20|          13|          13|
    |sub_ln258_fu_1016_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln256_fu_980_p2    |      icmp|   0|  0|  10|           3|           3|
    |or_ln258_1_fu_1022_p2   |        or|   0|  0|   8|           8|           2|
    |or_ln258_2_fu_1028_p2   |        or|   0|  0|   8|           8|           1|
    |or_ln258_fu_1117_p2     |        or|   0|  0|   8|           8|           2|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 442|         273|         217|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_v129_1  |   9|          2|    3|          6|
    |v129_fu_150              |   9|          2|    3|          6|
    |v2_10_address0           |  20|          4|   13|         52|
    |v2_11_address0           |  20|          4|   13|         52|
    |v2_12_address0           |  26|          5|   13|         65|
    |v2_13_address0           |  20|          4|   13|         52|
    |v2_14_address0           |  20|          4|   13|         52|
    |v2_1_address0            |  20|          4|   13|         52|
    |v2_2_address0            |  20|          4|   13|         52|
    |v2_3_address0            |  26|          5|   13|         65|
    |v2_4_address0            |  20|          4|   13|         52|
    |v2_5_address0            |  20|          4|   13|         52|
    |v2_6_address0            |  26|          5|   13|         65|
    |v2_7_address0            |  20|          4|   13|         52|
    |v2_8_address0            |  20|          4|   13|         52|
    |v2_9_address0            |  26|          5|   13|         65|
    |v2_address0              |  26|          5|   13|         65|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 366|         73|  203|        861|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln264_reg_2005                |  13|   0|   13|          0|
    |add_ln266_reg_2010                |  13|   0|   13|          0|
    |add_ln268_reg_2015                |  13|   0|   13|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |sub_ln258_reg_1872                |   6|   0|    8|          2|
    |tmp_2_reg_1885                    |   3|   0|    3|          0|
    |udiv_ln10_cast_reg_2040           |  13|   0|   13|          0|
    |udiv_ln11_cast_reg_2045           |  13|   0|   13|          0|
    |udiv_ln1_cast_reg_1945            |  13|   0|   13|          0|
    |udiv_ln2_cast_reg_1950            |  13|   0|   13|          0|
    |udiv_ln6_cast_reg_2020            |  13|   0|   13|          0|
    |udiv_ln7_cast_reg_2025            |  13|   0|   13|          0|
    |udiv_ln8_cast_reg_2030            |  13|   0|   13|          0|
    |udiv_ln9_cast_reg_2035            |  13|   0|   13|          0|
    |v129_1_reg_1851                   |   3|   0|    3|          0|
    |v129_fu_150                       |   3|   0|    3|          0|
    |zext_ln259_1_reg_2050             |  14|   0|   64|         50|
    |tmp_2_reg_1885                    |  64|  32|    3|          0|
    |v129_1_reg_1851                   |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 315|  64|  245|         52|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_256_11|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_256_11|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_256_11|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_256_11|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_256_11|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_256_11|  return value|
|empty_32        |   in|   14|     ap_none|                               empty_32|        scalar|
|v0_address0     |  out|   14|   ap_memory|                                     v0|         array|
|v0_ce0          |  out|    1|   ap_memory|                                     v0|         array|
|v0_we0          |  out|    1|   ap_memory|                                     v0|         array|
|v0_d0           |  out|   32|   ap_memory|                                     v0|         array|
|v0_1_address0   |  out|   14|   ap_memory|                                   v0_1|         array|
|v0_1_ce0        |  out|    1|   ap_memory|                                   v0_1|         array|
|v0_1_we0        |  out|    1|   ap_memory|                                   v0_1|         array|
|v0_1_d0         |  out|   32|   ap_memory|                                   v0_1|         array|
|v0_2_address0   |  out|   14|   ap_memory|                                   v0_2|         array|
|v0_2_ce0        |  out|    1|   ap_memory|                                   v0_2|         array|
|v0_2_we0        |  out|    1|   ap_memory|                                   v0_2|         array|
|v0_2_d0         |  out|   32|   ap_memory|                                   v0_2|         array|
|v0_3_address0   |  out|   14|   ap_memory|                                   v0_3|         array|
|v0_3_ce0        |  out|    1|   ap_memory|                                   v0_3|         array|
|v0_3_we0        |  out|    1|   ap_memory|                                   v0_3|         array|
|v0_3_d0         |  out|   32|   ap_memory|                                   v0_3|         array|
|v0_4_address0   |  out|   14|   ap_memory|                                   v0_4|         array|
|v0_4_ce0        |  out|    1|   ap_memory|                                   v0_4|         array|
|v0_4_we0        |  out|    1|   ap_memory|                                   v0_4|         array|
|v0_4_d0         |  out|   32|   ap_memory|                                   v0_4|         array|
|v0_5_address0   |  out|   14|   ap_memory|                                   v0_5|         array|
|v0_5_ce0        |  out|    1|   ap_memory|                                   v0_5|         array|
|v0_5_we0        |  out|    1|   ap_memory|                                   v0_5|         array|
|v0_5_d0         |  out|   32|   ap_memory|                                   v0_5|         array|
|v0_6_address0   |  out|   14|   ap_memory|                                   v0_6|         array|
|v0_6_ce0        |  out|    1|   ap_memory|                                   v0_6|         array|
|v0_6_we0        |  out|    1|   ap_memory|                                   v0_6|         array|
|v0_6_d0         |  out|   32|   ap_memory|                                   v0_6|         array|
|v0_7_address0   |  out|   14|   ap_memory|                                   v0_7|         array|
|v0_7_ce0        |  out|    1|   ap_memory|                                   v0_7|         array|
|v0_7_we0        |  out|    1|   ap_memory|                                   v0_7|         array|
|v0_7_d0         |  out|   32|   ap_memory|                                   v0_7|         array|
|v0_8_address0   |  out|   14|   ap_memory|                                   v0_8|         array|
|v0_8_ce0        |  out|    1|   ap_memory|                                   v0_8|         array|
|v0_8_we0        |  out|    1|   ap_memory|                                   v0_8|         array|
|v0_8_d0         |  out|   32|   ap_memory|                                   v0_8|         array|
|v0_9_address0   |  out|   14|   ap_memory|                                   v0_9|         array|
|v0_9_ce0        |  out|    1|   ap_memory|                                   v0_9|         array|
|v0_9_we0        |  out|    1|   ap_memory|                                   v0_9|         array|
|v0_9_d0         |  out|   32|   ap_memory|                                   v0_9|         array|
|v0_10_address0  |  out|   14|   ap_memory|                                  v0_10|         array|
|v0_10_ce0       |  out|    1|   ap_memory|                                  v0_10|         array|
|v0_10_we0       |  out|    1|   ap_memory|                                  v0_10|         array|
|v0_10_d0        |  out|   32|   ap_memory|                                  v0_10|         array|
|v0_11_address0  |  out|   14|   ap_memory|                                  v0_11|         array|
|v0_11_ce0       |  out|    1|   ap_memory|                                  v0_11|         array|
|v0_11_we0       |  out|    1|   ap_memory|                                  v0_11|         array|
|v0_11_d0        |  out|   32|   ap_memory|                                  v0_11|         array|
|empty           |   in|   13|     ap_none|                                  empty|        scalar|
|v2_address0     |  out|   13|   ap_memory|                                     v2|         array|
|v2_ce0          |  out|    1|   ap_memory|                                     v2|         array|
|v2_q0           |   in|   32|   ap_memory|                                     v2|         array|
|v2_3_address0   |  out|   13|   ap_memory|                                   v2_3|         array|
|v2_3_ce0        |  out|    1|   ap_memory|                                   v2_3|         array|
|v2_3_q0         |   in|   32|   ap_memory|                                   v2_3|         array|
|v2_6_address0   |  out|   13|   ap_memory|                                   v2_6|         array|
|v2_6_ce0        |  out|    1|   ap_memory|                                   v2_6|         array|
|v2_6_q0         |   in|   32|   ap_memory|                                   v2_6|         array|
|v2_9_address0   |  out|   13|   ap_memory|                                   v2_9|         array|
|v2_9_ce0        |  out|    1|   ap_memory|                                   v2_9|         array|
|v2_9_q0         |   in|   32|   ap_memory|                                   v2_9|         array|
|v2_12_address0  |  out|   13|   ap_memory|                                  v2_12|         array|
|v2_12_ce0       |  out|    1|   ap_memory|                                  v2_12|         array|
|v2_12_q0        |   in|   32|   ap_memory|                                  v2_12|         array|
|v2_1_address0   |  out|   13|   ap_memory|                                   v2_1|         array|
|v2_1_ce0        |  out|    1|   ap_memory|                                   v2_1|         array|
|v2_1_q0         |   in|   32|   ap_memory|                                   v2_1|         array|
|v2_1_address1   |  out|   13|   ap_memory|                                   v2_1|         array|
|v2_1_ce1        |  out|    1|   ap_memory|                                   v2_1|         array|
|v2_1_q1         |   in|   32|   ap_memory|                                   v2_1|         array|
|v2_4_address0   |  out|   13|   ap_memory|                                   v2_4|         array|
|v2_4_ce0        |  out|    1|   ap_memory|                                   v2_4|         array|
|v2_4_q0         |   in|   32|   ap_memory|                                   v2_4|         array|
|v2_4_address1   |  out|   13|   ap_memory|                                   v2_4|         array|
|v2_4_ce1        |  out|    1|   ap_memory|                                   v2_4|         array|
|v2_4_q1         |   in|   32|   ap_memory|                                   v2_4|         array|
|v2_7_address0   |  out|   13|   ap_memory|                                   v2_7|         array|
|v2_7_ce0        |  out|    1|   ap_memory|                                   v2_7|         array|
|v2_7_q0         |   in|   32|   ap_memory|                                   v2_7|         array|
|v2_7_address1   |  out|   13|   ap_memory|                                   v2_7|         array|
|v2_7_ce1        |  out|    1|   ap_memory|                                   v2_7|         array|
|v2_7_q1         |   in|   32|   ap_memory|                                   v2_7|         array|
|v2_10_address0  |  out|   13|   ap_memory|                                  v2_10|         array|
|v2_10_ce0       |  out|    1|   ap_memory|                                  v2_10|         array|
|v2_10_q0        |   in|   32|   ap_memory|                                  v2_10|         array|
|v2_10_address1  |  out|   13|   ap_memory|                                  v2_10|         array|
|v2_10_ce1       |  out|    1|   ap_memory|                                  v2_10|         array|
|v2_10_q1        |   in|   32|   ap_memory|                                  v2_10|         array|
|v2_13_address0  |  out|   13|   ap_memory|                                  v2_13|         array|
|v2_13_ce0       |  out|    1|   ap_memory|                                  v2_13|         array|
|v2_13_q0        |   in|   32|   ap_memory|                                  v2_13|         array|
|v2_13_address1  |  out|   13|   ap_memory|                                  v2_13|         array|
|v2_13_ce1       |  out|    1|   ap_memory|                                  v2_13|         array|
|v2_13_q1        |   in|   32|   ap_memory|                                  v2_13|         array|
|v2_2_address0   |  out|   13|   ap_memory|                                   v2_2|         array|
|v2_2_ce0        |  out|    1|   ap_memory|                                   v2_2|         array|
|v2_2_q0         |   in|   32|   ap_memory|                                   v2_2|         array|
|v2_2_address1   |  out|   13|   ap_memory|                                   v2_2|         array|
|v2_2_ce1        |  out|    1|   ap_memory|                                   v2_2|         array|
|v2_2_q1         |   in|   32|   ap_memory|                                   v2_2|         array|
|v2_5_address0   |  out|   13|   ap_memory|                                   v2_5|         array|
|v2_5_ce0        |  out|    1|   ap_memory|                                   v2_5|         array|
|v2_5_q0         |   in|   32|   ap_memory|                                   v2_5|         array|
|v2_5_address1   |  out|   13|   ap_memory|                                   v2_5|         array|
|v2_5_ce1        |  out|    1|   ap_memory|                                   v2_5|         array|
|v2_5_q1         |   in|   32|   ap_memory|                                   v2_5|         array|
|v2_8_address0   |  out|   13|   ap_memory|                                   v2_8|         array|
|v2_8_ce0        |  out|    1|   ap_memory|                                   v2_8|         array|
|v2_8_q0         |   in|   32|   ap_memory|                                   v2_8|         array|
|v2_8_address1   |  out|   13|   ap_memory|                                   v2_8|         array|
|v2_8_ce1        |  out|    1|   ap_memory|                                   v2_8|         array|
|v2_8_q1         |   in|   32|   ap_memory|                                   v2_8|         array|
|v2_11_address0  |  out|   13|   ap_memory|                                  v2_11|         array|
|v2_11_ce0       |  out|    1|   ap_memory|                                  v2_11|         array|
|v2_11_q0        |   in|   32|   ap_memory|                                  v2_11|         array|
|v2_11_address1  |  out|   13|   ap_memory|                                  v2_11|         array|
|v2_11_ce1       |  out|    1|   ap_memory|                                  v2_11|         array|
|v2_11_q1        |   in|   32|   ap_memory|                                  v2_11|         array|
|v2_14_address0  |  out|   13|   ap_memory|                                  v2_14|         array|
|v2_14_ce0       |  out|    1|   ap_memory|                                  v2_14|         array|
|v2_14_q0        |   in|   32|   ap_memory|                                  v2_14|         array|
|v2_14_address1  |  out|   13|   ap_memory|                                  v2_14|         array|
|v2_14_ce1       |  out|    1|   ap_memory|                                  v2_14|         array|
|v2_14_q1        |   in|   32|   ap_memory|                                  v2_14|         array|
+----------------+-----+-----+------------+---------------------------------------+--------------+

