#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14ec620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ddbf0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x14e4f80 .functor NOT 1, L_0x152ef30, C4<0>, C4<0>, C4<0>;
L_0x152ed20 .functor XOR 3, L_0x152e8e0, L_0x152eaa0, C4<000>, C4<000>;
L_0x152ee90 .functor XOR 3, L_0x152ed20, L_0x152edc0, C4<000>, C4<000>;
v0x152c1b0_0 .net *"_ivl_10", 2 0, L_0x152edc0;  1 drivers
v0x152c2b0_0 .net *"_ivl_12", 2 0, L_0x152ee90;  1 drivers
v0x152c390_0 .net *"_ivl_2", 2 0, L_0x152e840;  1 drivers
v0x152c450_0 .net *"_ivl_4", 2 0, L_0x152e8e0;  1 drivers
v0x152c530_0 .net *"_ivl_6", 2 0, L_0x152eaa0;  1 drivers
v0x152c660_0 .net *"_ivl_8", 2 0, L_0x152ed20;  1 drivers
v0x152c740_0 .var "clk", 0 0;
v0x152c7e0_0 .net "in", 3 0, v0x1529ab0_0;  1 drivers
v0x152c880_0 .net "out_and_dut", 0 0, L_0x14e2a00;  1 drivers
v0x152c9b0_0 .net "out_and_ref", 0 0, L_0x152d230;  1 drivers
v0x152ca50_0 .net "out_or_dut", 0 0, L_0x152daf0;  1 drivers
v0x152cb40_0 .net "out_or_ref", 0 0, L_0x152d320;  1 drivers
v0x152cbe0_0 .net "out_xor_dut", 0 0, L_0x152e130;  1 drivers
v0x152ccd0_0 .net "out_xor_ref", 0 0, L_0x152d3c0;  1 drivers
v0x152cd70_0 .var/2u "stats1", 287 0;
v0x152ce10_0 .var/2u "strobe", 0 0;
v0x152ceb0_0 .net "tb_match", 0 0, L_0x152ef30;  1 drivers
v0x152cf70_0 .net "tb_mismatch", 0 0, L_0x14e4f80;  1 drivers
v0x152d030_0 .net "wavedrom_enable", 0 0, v0x1529b70_0;  1 drivers
v0x152d100_0 .net "wavedrom_title", 511 0, v0x1529c10_0;  1 drivers
L_0x152e840 .concat [ 1 1 1 0], L_0x152d3c0, L_0x152d320, L_0x152d230;
L_0x152e8e0 .concat [ 1 1 1 0], L_0x152d3c0, L_0x152d320, L_0x152d230;
L_0x152eaa0 .concat [ 1 1 1 0], L_0x152e130, L_0x152daf0, L_0x14e2a00;
L_0x152edc0 .concat [ 1 1 1 0], L_0x152d3c0, L_0x152d320, L_0x152d230;
L_0x152ef30 .cmp/eeq 3, L_0x152e840, L_0x152ee90;
S_0x14e1d40 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x14ddbf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0x1505130_0 .net "in", 3 0, v0x1529ab0_0;  alias, 1 drivers
v0x15051d0_0 .net "out_and", 0 0, L_0x152d230;  alias, 1 drivers
v0x14e28b0_0 .net "out_or", 0 0, L_0x152d320;  alias, 1 drivers
v0x14e2ad0_0 .net "out_xor", 0 0, L_0x152d3c0;  alias, 1 drivers
L_0x152d230 .reduce/and v0x1529ab0_0;
L_0x152d320 .reduce/or v0x1529ab0_0;
L_0x152d3c0 .reduce/xor v0x1529ab0_0;
S_0x1529200 .scope module, "stim1" "stimulus_gen" 3 95, 3 18 0, S_0x14ddbf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x15299f0_0 .net "clk", 0 0, v0x152c740_0;  1 drivers
v0x1529ab0_0 .var "in", 3 0;
v0x1529b70_0 .var "wavedrom_enable", 0 0;
v0x1529c10_0 .var "wavedrom_title", 511 0;
E_0x14ef8b0/0 .event negedge, v0x15299f0_0;
E_0x14ef8b0/1 .event posedge, v0x15299f0_0;
E_0x14ef8b0 .event/or E_0x14ef8b0/0, E_0x14ef8b0/1;
E_0x14efb10 .event negedge, v0x15299f0_0;
E_0x14efd60 .event posedge, v0x15299f0_0;
S_0x15294f0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1529200;
 .timescale -12 -12;
v0x15296f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15297f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1529200;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1529d80 .scope module, "top_module1" "top_module" 3 105, 4 1 0, S_0x14ddbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0x152bbf0_0 .net "in", 3 0, v0x1529ab0_0;  alias, 1 drivers
v0x152bd20_0 .net "out_and", 0 0, L_0x14e2a00;  alias, 1 drivers
v0x152bde0_0 .net "out_or", 0 0, L_0x152daf0;  alias, 1 drivers
v0x152beb0_0 .net "out_xor", 0 0, L_0x152e130;  alias, 1 drivers
L_0x152d5a0 .part v0x1529ab0_0, 0, 1;
L_0x152d690 .part v0x1529ab0_0, 1, 1;
L_0x152d890 .part v0x1529ab0_0, 2, 1;
L_0x152d980 .part v0x1529ab0_0, 3, 1;
L_0x152dbb0 .part v0x1529ab0_0, 0, 1;
L_0x152dca0 .part v0x1529ab0_0, 1, 1;
L_0x152ddd0 .part v0x1529ab0_0, 2, 1;
L_0x152dec0 .part v0x1529ab0_0, 3, 1;
L_0x152e1f0 .part v0x1529ab0_0, 0, 1;
L_0x152e2e0 .part v0x1529ab0_0, 1, 1;
L_0x152e640 .part v0x1529ab0_0, 2, 1;
L_0x152e6e0 .part v0x1529ab0_0, 3, 1;
S_0x152a020 .scope module, "and1" "and_gate" 4 8, 4 33 0, S_0x1529d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /INPUT 1 "in4";
    .port_info 4 /OUTPUT 1 "out";
L_0x1504ec0 .functor AND 1, L_0x152d5a0, L_0x152d690, C4<1>, C4<1>;
L_0x14e27e0 .functor AND 1, L_0x1504ec0, L_0x152d890, C4<1>, C4<1>;
L_0x14e2a00 .functor AND 1, L_0x14e27e0, L_0x152d980, C4<1>, C4<1>;
v0x152a2e0_0 .net *"_ivl_0", 0 0, L_0x1504ec0;  1 drivers
v0x152a3e0_0 .net *"_ivl_2", 0 0, L_0x14e27e0;  1 drivers
v0x152a4c0_0 .net "in1", 0 0, L_0x152d5a0;  1 drivers
v0x152a590_0 .net "in2", 0 0, L_0x152d690;  1 drivers
v0x152a650_0 .net "in3", 0 0, L_0x152d890;  1 drivers
v0x152a760_0 .net "in4", 0 0, L_0x152d980;  1 drivers
v0x152a820_0 .net "out", 0 0, L_0x14e2a00;  alias, 1 drivers
S_0x152a980 .scope module, "or1" "or_gate" 4 16, 4 42 0, S_0x1529d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /INPUT 1 "in4";
    .port_info 4 /OUTPUT 1 "out";
L_0x14f8a10 .functor OR 1, L_0x152dbb0, L_0x152dca0, C4<0>, C4<0>;
L_0x1504f30 .functor OR 1, L_0x14f8a10, L_0x152ddd0, C4<0>, C4<0>;
L_0x152daf0 .functor OR 1, L_0x1504f30, L_0x152dec0, C4<0>, C4<0>;
v0x152ac30_0 .net *"_ivl_0", 0 0, L_0x14f8a10;  1 drivers
v0x152ad10_0 .net *"_ivl_2", 0 0, L_0x1504f30;  1 drivers
v0x152adf0_0 .net "in1", 0 0, L_0x152dbb0;  1 drivers
v0x152aec0_0 .net "in2", 0 0, L_0x152dca0;  1 drivers
v0x152af80_0 .net "in3", 0 0, L_0x152ddd0;  1 drivers
v0x152b090_0 .net "in4", 0 0, L_0x152dec0;  1 drivers
v0x152b150_0 .net "out", 0 0, L_0x152daf0;  alias, 1 drivers
S_0x152b2b0 .scope module, "xor1" "xor_gate" 4 24, 4 51 0, S_0x1529d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /INPUT 1 "in4";
    .port_info 4 /OUTPUT 1 "out";
L_0x152e000 .functor XOR 1, L_0x152e1f0, L_0x152e2e0, C4<0>, C4<0>;
L_0x152e070 .functor XOR 1, L_0x152e000, L_0x152e640, C4<0>, C4<0>;
L_0x152e130 .functor XOR 1, L_0x152e070, L_0x152e6e0, C4<0>, C4<0>;
v0x152b570_0 .net *"_ivl_0", 0 0, L_0x152e000;  1 drivers
v0x152b650_0 .net *"_ivl_2", 0 0, L_0x152e070;  1 drivers
v0x152b730_0 .net "in1", 0 0, L_0x152e1f0;  1 drivers
v0x152b800_0 .net "in2", 0 0, L_0x152e2e0;  1 drivers
v0x152b8c0_0 .net "in3", 0 0, L_0x152e640;  1 drivers
v0x152b9d0_0 .net "in4", 0 0, L_0x152e6e0;  1 drivers
v0x152ba90_0 .net "out", 0 0, L_0x152e130;  alias, 1 drivers
S_0x152bfb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x14ddbf0;
 .timescale -12 -12;
E_0x14d9a20 .event anyedge, v0x152ce10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x152ce10_0;
    %nor/r;
    %assign/vec4 v0x152ce10_0, 0;
    %wait E_0x14d9a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1529200;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1529ab0_0, 0;
    %wait E_0x14efb10;
    %wait E_0x14efd60;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14efd60;
    %load/vec4 v0x1529ab0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1529ab0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x14efb10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x15297f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ef8b0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1529ab0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14ddbf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152c740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152ce10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14ddbf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x152c740_0;
    %inv;
    %store/vec4 v0x152c740_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x14ddbf0;
T_6 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15299f0_0, v0x152cf70_0, v0x152c7e0_0, v0x152c9b0_0, v0x152c880_0, v0x152cb40_0, v0x152ca50_0, v0x152ccd0_0, v0x152cbe0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14ddbf0;
T_7 ;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 130 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x14ddbf0;
T_8 ;
    %wait E_0x14ef8b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x152cd70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
    %load/vec4 v0x152ceb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x152cd70_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x152c9b0_0;
    %load/vec4 v0x152c9b0_0;
    %load/vec4 v0x152c880_0;
    %xor;
    %load/vec4 v0x152c9b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x152cb40_0;
    %load/vec4 v0x152cb40_0;
    %load/vec4 v0x152ca50_0;
    %xor;
    %load/vec4 v0x152cb40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 149 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x152ccd0_0;
    %load/vec4 v0x152ccd0_0;
    %load/vec4 v0x152cbe0_0;
    %xor;
    %load/vec4 v0x152ccd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x152cd70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152cd70_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gates4/gates4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/gates4/iter0/response0/top_module.sv";
