// Seed: 671632016
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_6 = 1'b0;
  wire id_7;
  ;
  parameter id_8 = 1;
  wire id_9;
  wire id_10;
  wire [1 : -1] id_11;
endmodule
module module_1 #(
    parameter id_8 = 32'd56,
    parameter id_9 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire _id_9;
  input wire _id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  inout tri0 id_4;
  output logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  wire id_13;
  logic [1 : id_9] id_14;
  ;
  parameter id_15 = 1;
  wire id_16;
  assign id_3[id_8] = -1;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_4,
      id_7,
      id_7
  );
  assign id_6[-1'b0] = id_4;
  assign id_4 = -1;
endmodule
