#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep  6 23:40:23 2025
# Process ID: 21184
# Current directory: D:/Material/CSDP/CNN_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17292 D:\Material\CSDP\CNN_FPGA\CNN_FPGA.xpr
# Log file: D:/Material/CSDP/CNN_FPGA/vivado.log
# Journal file: D:/Material/CSDP/CNN_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Material/CSDP/CNN_FPGA/CNN_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:41:00 on Sep 06,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Compiling module ANNfull
# -- Compiling module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 23:41:00 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:41:00 on Sep 06,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:41:00 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=19728)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:41:27 on Sep 06,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Compiling module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 23:41:27 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:41:27 on Sep 06,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:41:27 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=16516)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:43:54 on Sep 06,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Compiling module ANNfull
# -- Compiling module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 23:43:54 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:43:54 on Sep 06,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:43:54 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=8296)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:47:52 on Sep 06,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 23:47:52 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:47:52 on Sep 06,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:47:52 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=8440)
set_property top ANNfull_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:59:40 on Sep 06,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Compiling module activationFunction
# -- Compiling module floatAdd
# -- Compiling module floatMult
# -- Compiling module layer
# -- Compiling module processingElement
# -- Compiling module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 23:59:40 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 23:59:40 on Sep 06,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:59:40 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=24728)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:03:48 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Compiling module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:03:48 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:03:48 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:03:48 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=4080)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:12:00 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:12:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:12:00 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:12:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=22172)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:15:53 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:15:53 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:15:53 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:15:53 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=16752)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:23:53 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:23:53 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:23:53 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:23:53 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=2752)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:26:03 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:26:03 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:26:03 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:26:03 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=11684)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:26:56 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:26:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:26:56 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:26:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=8316)
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:38:12 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:38:12 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:38:12 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:38:12 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=24496)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:46:42 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Compiling module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:46:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:46:42 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:46:42 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=11488)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:55:15 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 00:55:15 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 00:55:15 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:55:15 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=14312)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:08:31 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:08:31 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:08:31 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:08:31 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=28472)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:13:07 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:13:08 on Sep 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:13:08 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:13:08 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=5016)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:27:20 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Compiling module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:27:20 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:27:20 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:27:20 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=6956)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:31:46 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Compiling module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:31:46 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:31:46 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:31:46 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=27860)
set_property top convLayerSingle_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convLayerSingle_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {convLayerSingle_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:36:49 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/TB/convLayerSingle_TB.v 
# -- Skipping module RFselector
# -- Skipping module convLayerSingle
# -- Compiling module convUnit
# -- Skipping module floatAdd16
# -- Skipping module floatMult16
# -- Skipping module processingElement16
# -- Skipping module convLayerSingle_TB
# 
# Top level modules:
# 	convLayerSingle_TB
# End time: 01:36:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:36:49 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:36:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=22672)
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convLayerSingle_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {convLayerSingle_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:37:36 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/TB/convLayerSingle_TB.v 
# -- Skipping module RFselector
# -- Skipping module convLayerSingle
# -- Compiling module convUnit
# -- Skipping module floatAdd16
# -- Skipping module floatMult16
# -- Skipping module processingElement16
# -- Skipping module convLayerSingle_TB
# 
# Top level modules:
# 	convLayerSingle_TB
# End time: 01:37:36 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:37:36 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:37:36 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=7932)
set_property top ANNfull_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:43:23 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Compiling module floatAdd
# -- Compiling module floatMult
# -- Skipping module layer
# -- Compiling module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:43:23 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:43:23 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:43:23 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=12844)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:46:10 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:46:10 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:46:10 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:46:10 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=5472)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:47:10 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:47:10 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:47:10 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:47:10 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=27912)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:48:15 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Compiling module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:48:15 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:48:15 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:48:15 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=2852)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:49:02 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 01:49:02 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:49:02 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:49:02 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=21944)
set_property top Lenet_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:52:00 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Compiling module UsingTheRelu16
# -- Compiling module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Compiling module floatAdd
# -- Skipping module floatAdd16
# -- Compiling module floatMult
# -- Skipping module floatMult16
# -- Compiling module layer
# -- Skipping module max
# -- Skipping module padding
# -- Compiling module processingElement
# -- Skipping module processingElement16
# -- Compiling module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 01:52:00 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:52:01 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:52:01 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=25444)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:52:57 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Compiling module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 01:52:57 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:52:57 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:52:57 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=23216)
set_property top ANNfull_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:07:09 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Compiling module activationFunction
# -- Compiling module floatAdd
# -- Compiling module floatMult
# -- Compiling module layer
# -- Compiling module processingElement
# -- Compiling module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:07:09 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:07:09 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:07:09 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=16184)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:09:51 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:09:51 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:09:51 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:09:51 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=20508)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:13:10 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:13:10 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:13:10 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:13:10 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=12924)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:29:21 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:29:22 on Sep 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:29:22 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:29:22 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=28316)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:32:43 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:32:43 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:32:43 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:32:43 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=9664)
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:37:13 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:37:13 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:37:13 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:37:13 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=7560)
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:39:36 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:39:36 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:39:36 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:39:36 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=27912)
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:40:49 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:40:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:40:49 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:40:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=27600)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:53:10 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:53:10 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:53:10 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:53:10 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=23100)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:55:59 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 02:55:59 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 02:55:59 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:55:59 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=2132)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:14:43 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 03:14:43 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:14:43 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:14:44 on Sep 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=17964)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ANNfull_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {ANNfull_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:34:55 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/ANNfull_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module activationFunction
# -- Skipping module floatAdd
# -- Skipping module floatMult
# -- Skipping module layer
# -- Skipping module processingElement
# -- Skipping module weightMemory
# -- Skipping module ANNfull_TB
# 
# Top level modules:
# 	ANNfull_TB
# End time: 03:34:55 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:34:55 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:34:55 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=496)
set_property top Lenet_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:35:21 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Compiling module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Compiling module floatAdd
# -- Skipping module floatAdd16
# -- Compiling module floatMult
# -- Skipping module floatMult16
# -- Compiling module layer
# -- Skipping module max
# -- Skipping module padding
# -- Compiling module processingElement
# -- Skipping module processingElement16
# -- Compiling module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 03:35:21 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:35:21 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:35:21 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=2364)
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:41:15 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 03:41:15 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:41:15 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:41:15 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=10144)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:47:39 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 03:47:39 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:47:39 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:47:39 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=27172)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:52:58 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Compiling module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 03:52:58 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 03:52:58 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:52:58 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=25896)
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  7 03:58:34 2025...
