m255
K3
13
cModel Technology
Z0 dC:\Users\Michael\Documents\GitHub\374Computer\Phase1\simulation\modelsim
Ealu
Z1 w1488816329
Z2 DPx3 lpm 14 lpm_components 0 22 aHRA3clF>2DcWDhgFTAbM3
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z6 dC:\Users\Michael\Documents\GitHub\374Computer\Phase1\simulation\modelsim
Z7 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/alu.vhd
Z8 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/alu.vhd
l0
L10
VDd[3=@l4NOjhiU^[5QKDG0
Z9 OV;C;10.1d;51
31
Z10 !s108 1488914013.523000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/alu.vhd|
Z12 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/alu.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 Z>4;1AZ[2O<JMMTQYiG5T2
!i10b 1
Abehavioral
R2
R3
R4
R5
DEx4 work 3 alu 0 22 Dd[3=@l4NOjhiU^[5QKDG0
l32
L21
VWS^<5dJU5_QDDLHM;1BKS0
R9
31
R10
R11
R12
R13
R14
!s100 ]>WbP1lQQSFK[Uaj8=9fg1
!i10b 1
Ebus_mux32
Z15 w1488811397
R4
R3
R6
Z16 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/bus_mux32.vhd
Z17 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/bus_mux32.vhd
l0
L7
V2W50mUlc[ajPP<=7OZL?V3
R9
31
Z18 !s108 1488914014.622000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/bus_mux32.vhd|
Z20 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/bus_mux32.vhd|
R13
R14
!s100 _O[Vm5L]fC_e4nY42VbV20
!i10b 1
Abehavioral
R4
R3
DEx4 work 9 bus_mux32 0 22 2W50mUlc[ajPP<=7OZL?V3
l53
L52
V`JIh<gm<2e[8di>>NXMi[2
R9
31
R18
R19
R20
R13
R14
!s100 eUjI8Y4^3L>>EFW4eo4Po2
!i10b 1
Eencoder32
R15
R4
R3
R6
Z21 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/encoder32.vhd
Z22 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/encoder32.vhd
l0
L7
VlHf8J^8K]O]j^XeiG2X6i1
R9
31
Z23 !s108 1488914015.575000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/encoder32.vhd|
Z25 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/encoder32.vhd|
R13
R14
!s100 5Qd5_]9c0M_c@WP]oaeTL1
!i10b 1
Abehavioral
R4
R3
DEx4 work 9 encoder32 0 22 lHf8J^8K]O]j^XeiG2X6i1
l51
L50
VI6B2d_3InHcOl[:ORfJZj3
R9
31
R23
R24
R25
R13
R14
!s100 ?a3OmPYXiA76FV14k:_OW0
!i10b 1
Emult32
Z26 w1488812142
R4
R3
R6
Z27 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/mult32.vhd
Z28 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/mult32.vhd
l0
L42
V6_]47`D0;JH?6Ih^82@5l2
R9
31
Z29 !s108 1488914016.185000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/mult32.vhd|
Z31 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/mult32.vhd|
R13
R14
!s100 Ua[Tf`;GS3@WD<HLdk?341
!i10b 1
Asyn
R4
R3
DEx4 work 6 mult32 0 22 6_]47`D0;JH?6Ih^82@5l2
l74
L52
VP44JJU^Om`Abicc9h_85R0
R9
31
R29
R30
R31
R13
R14
!s100 k8[Bo7iEjFVFOzQh;9m>M0
!i10b 1
Emuxmdr
Z32 w1488811398
R4
R3
R6
Z33 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/muxMDR.vhd
Z34 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/muxMDR.vhd
l0
L7
VCDHaNBB_4<kY4o4In9neI1
R9
31
Z35 !s108 1488914015.039000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/muxMDR.vhd|
Z37 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/muxMDR.vhd|
R13
R14
!s100 ?HfDPjm:MK_C=<K2_ZLeG0
!i10b 1
Abehavioral
R4
R3
DEx4 work 6 muxmdr 0 22 CDHaNBB_4<kY4o4In9neI1
l19
L18
V2]>H?O>nYbKLG^Imd6`5@1
R9
31
R35
R36
R37
R13
R14
!s100 Kofc3@BZm7H^W<PeD[k?83
!i10b 1
Ephase1
Z38 w1488210087
R4
R3
R6
Z39 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/phase1.vhd
Z40 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/phase1.vhd
l0
L24
V8_>NiMJD`Vo0e9L4B:SoC1
R9
31
Z41 !s108 1488914012.827000
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/phase1.vhd|
Z43 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/phase1.vhd|
R13
R14
!s100 N;E^bIl15<Eb1ZHT4Icgo3
!i10b 1
Abdf_type
R4
R3
DEx4 work 6 phase1 0 22 8_>NiMJD`Vo0e9L4B:SoC1
l208
L115
VLLk7AVf4gnIGAh]U9^_:F1
R9
31
R41
R42
R43
R13
R14
!s100 <]?h[]Rf?dLm4cDWW^`_32
!i10b 1
Ephase1_vhd_tst
Z44 w1488817042
R4
R3
R6
Z45 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/simulation/modelsim/phase1.vht
Z46 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/simulation/modelsim/phase1.vht
l0
L30
VW:4=?n`oK3SfeZa]O@Q9W1
!s100 ]EW6<D7I?OZ`za`>bVY:P1
R9
31
!i10b 1
Z47 !s108 1488914016.659000
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/simulation/modelsim/phase1.vht|
Z49 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/simulation/modelsim/phase1.vht|
R13
R14
Aphase1_arch
R4
R3
DEx4 work 14 phase1_vhd_tst 0 22 W:4=?n`oK3SfeZa]O@Q9W1
l227
L32
VN[R]@OOdlHH`VZMZjdGb30
!s100 B0RdF5ZW4@Rc32Cz]E9jl1
R9
31
!i10b 1
R47
R48
R49
R13
R14
Ereg32
R32
R4
R3
R6
Z50 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/reg32.vhd
Z51 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/reg32.vhd
l0
L6
V2MO:5f2lKMQ[ZZ:hAf>m82
R9
31
Z52 !s108 1488914014.003000
Z53 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/reg32.vhd|
Z54 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/reg32.vhd|
R13
R14
!s100 Gn<:NU0jI]QP^ke5B9_001
!i10b 1
Abehavioral
R4
R3
DEx4 work 5 reg32 0 22 2MO:5f2lKMQ[ZZ:hAf>m82
l18
L17
V[_Ia6Vfe;2[LMAWHR1b:M0
R9
31
R52
R53
R54
R13
R14
!s100 R0@gB1HO><J`W7Z:OznGg2
!i10b 1
