
---------- Begin Simulation Statistics ----------
final_tick                                33410087500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191249                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   358842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    69.86                       # Real time elapsed on the host
host_tick_rate                              478245622                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13360589                       # Number of instructions simulated
sim_ops                                      25068571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033410                       # Number of seconds simulated
sim_ticks                                 33410087500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.682017                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503886                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32883                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1220                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34313544                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.149655                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366716                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          208                       # TLB misses on write requests
system.cpu0.numCycles                        66820175                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32506631                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     65                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3360589                       # Number of instructions committed
system.cpu1.committedOps                      6152191                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             19.883367                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1947697                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     554903                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2035                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2901159                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        10897                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       56722530                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.050293                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1259555                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          181                       # TLB misses on write requests
system.cpu1.numCycles                        66819825                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3043688     49.47%     49.51% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     49.52% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     49.54% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     49.56% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     49.56% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     49.57% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.57% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.61% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.25%     52.86% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.17%     55.03% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.03%     55.05% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2765139     44.95%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6152191                       # Class of committed instruction
system.cpu1.tickCycles                       10097295                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       397240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        795522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2651264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1537                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5302593                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1537                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       385984                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11256                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381885                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1193803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1193803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1193803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50192960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50192960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50192960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            398282                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  398282    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              398282                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2509094000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2104577000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730768                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730768                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730768                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730768                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635895                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635895                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635895                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635895                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21458820500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21458820500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21458820500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21458820500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366663                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366663                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366663                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366663                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485910                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485910                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485910                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485910                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13117.480340                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13117.480340                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13117.480340                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13117.480340                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635879                       # number of writebacks
system.cpu0.icache.writebacks::total          1635879                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635895                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635895                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635895                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635895                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19822925500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19822925500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19822925500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19822925500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485910                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485910                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485910                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485910                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12117.480340                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12117.480340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12117.480340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12117.480340                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635879                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730768                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730768                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635895                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635895                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21458820500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21458820500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485910                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485910                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13117.480340                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13117.480340                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635895                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635895                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19822925500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19822925500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485910                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485910                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12117.480340                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12117.480340                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999585                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366663                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635895                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.057995                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999585                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28569199                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28569199                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3401963                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3401963                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3401963                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3401963                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722723                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722723                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722723                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722723                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14428321000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14428321000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14428321000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14428321000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124686                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124686                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175219                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175219                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175219                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175219                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19963.832616                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19963.832616                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19963.832616                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19963.832616                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       433898                       # number of writebacks
system.cpu0.dcache.writebacks::total           433898                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85467                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85467                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85467                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85467                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637256                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637256                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637256                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637256                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11303326000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11303326000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11303326000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11303326000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154498                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154498                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154498                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154498                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17737.496391                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17737.496391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17737.496391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17737.496391                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637240                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963608                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963608                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466693                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466693                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7007084500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7007084500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192031                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192031                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15014.333834                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15014.333834                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448602                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448602                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6297988500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6297988500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184587                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184587                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14039.144944                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14039.144944                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438355                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438355                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       256030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       256030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7421236500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7421236500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28985.808304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28985.808304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67376                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67376                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5005337500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5005337500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26531.838710                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26531.838710                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999611                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039219                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637256                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338456                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999611                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634744                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634744                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1250673                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1250673                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1250673                       # number of overall hits
system.cpu1.icache.overall_hits::total        1250673                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8839                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8839                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8839                       # number of overall misses
system.cpu1.icache.overall_misses::total         8839                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    289048500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    289048500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    289048500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    289048500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1259512                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1259512                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1259512                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1259512                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007018                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007018                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007018                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007018                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32701.493382                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32701.493382                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32701.493382                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32701.493382                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8823                       # number of writebacks
system.cpu1.icache.writebacks::total             8823                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8839                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8839                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    280209500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    280209500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    280209500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    280209500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007018                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007018                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007018                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007018                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31701.493382                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31701.493382                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31701.493382                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31701.493382                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8823                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1250673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1250673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8839                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8839                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    289048500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    289048500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1259512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1259512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007018                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007018                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32701.493382                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32701.493382                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    280209500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    280209500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007018                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007018                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31701.493382                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31701.493382                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999566                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1259512                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8839                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           142.494852                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999566                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10084935                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10084935                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2725283                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2725283                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2725283                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2725283                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       720238                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        720238                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       720238                       # number of overall misses
system.cpu1.dcache.overall_misses::total       720238                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  58770807500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  58770807500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  58770807500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  58770807500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3445521                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3445521                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3445521                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3445521                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209036                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209036                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209036                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209036                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81599.148476                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81599.148476                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81599.148476                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81599.148476                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       355183                       # number of writebacks
system.cpu1.dcache.writebacks::total           355183                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       350899                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       350899                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       350899                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       350899                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       369339                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       369339                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       369339                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       369339                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  29320340500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29320340500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  29320340500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29320340500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107194                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107194                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107194                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107194                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79385.985504                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79385.985504                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79385.985504                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79385.985504                       # average overall mshr miss latency
system.cpu1.dcache.replacements                369322                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       535979                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         535979                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    531922500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    531922500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       552375                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       552375                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.029683                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029683                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 32442.211515                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32442.211515                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16088                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16088                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    499811000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    499811000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 31067.317255                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31067.317255                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2189304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2189304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       703842                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       703842                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  58238885000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  58238885000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2893146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2893146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243279                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243279                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82744.259365                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82744.259365                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       350591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       350591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       353251                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       353251                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28820529500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28820529500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122099                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122099                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81586.547526                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81586.547526                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999595                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3094621                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           369338                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.378832                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999595                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         27933506                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        27933506                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1634116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6434                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               16854                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2253047                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1634116                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595643                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6434                       # number of overall hits
system.l2.overall_hits::.cpu1.data              16854                       # number of overall hits
system.l2.overall_hits::total                 2253047                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            352485                       # number of demand (read+write) misses
system.l2.demand_misses::total                 398282                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1779                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41613                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2405                       # number of overall misses
system.l2.overall_misses::.cpu1.data           352485                       # number of overall misses
system.l2.overall_misses::total                398282                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    146040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3791529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    193592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  28494819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32625980500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    146040000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3791529000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    193592000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  28494819500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32625980500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          369339                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2651329                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         369339                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2651329                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065300                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.272090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.954367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150220                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065300                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.272090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.954367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150220                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82091.062395                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91114.050898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80495.634096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80839.807368                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81916.783837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82091.062395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91114.050898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80495.634096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80839.807368                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81916.783837                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              385984                       # number of writebacks
system.l2.writebacks::total                    385984                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       352485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            398282                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       352485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           398282                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    128250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3375399000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    169542000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  24969979500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28643170500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    128250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3375399000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    169542000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  24969979500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28643170500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.272090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.954367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150220                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.272090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.954367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150220                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72091.062395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81114.050898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70495.634096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70839.835738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71916.808944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72091.062395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81114.050898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70495.634096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70839.835738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71916.808944                       # average overall mshr miss latency
system.l2.replacements                         398042                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       789081                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           789081                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       789081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       789081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1644702                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1644702                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1644702                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1644702                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          735                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           735                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                160020                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         348228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              381885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3074065500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  28144785000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31218850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       353251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            541905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.704708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91335.101168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80822.866053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81749.349935                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       348228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         381885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2737495500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  24662515000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27400010500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985781                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.704708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81335.101168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70822.894770                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71749.376121                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1634116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1640550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    146040000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    193592000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    339632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1644734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.272090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82091.062395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80495.634096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81173.996176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    128250000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    169542000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    297792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.272090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72091.062395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70495.634096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71173.996176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        11831                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            452477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    717463500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    350034500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1067498000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.264607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90178.921569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82225.628377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87406.697781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    637903500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    307464500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    945368000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.264607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80178.921569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72225.628377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77406.697781                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.053001                       # Cycle average of tags in use
system.l2.tags.total_refs                     5301857                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    399066                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.285665                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.815467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      169.793218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      719.472429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.995162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      126.976725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.165814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.702610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999075                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42819810                       # Number of tag accesses
system.l2.tags.data_accesses                 42819810                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        113856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2663232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        153920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22559040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25490048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       113856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       153920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24702976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24702976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         352485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              398282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       385984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             385984                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3407833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         79713410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4606992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        675216430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762944665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3407833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4606992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8014825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      739386750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            739386750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      739386750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3407833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        79713410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4606992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       675216430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1502331414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    385904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    352279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000174358500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24053                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24053                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1155536                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             362421                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      398282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     385984                       # Number of write requests accepted
system.mem_ctrls.readBursts                    398282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   385984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    80                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24219                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4751846750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1990335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12215603000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11937.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30687.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   352182                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  341132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                398282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               385984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  365846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    553.554737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   335.414921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   429.298178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18831     20.78%     20.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19612     21.64%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4844      5.34%     47.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3013      3.32%     51.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1913      2.11%     53.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1836      2.03%     55.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1578      1.74%     56.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1591      1.76%     58.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37416     41.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90634                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.549536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.235328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.394423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          23908     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            87      0.36%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            17      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24053                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.344236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23644     98.30%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.16%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              142      0.59%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              201      0.84%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24053                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25476288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24696768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25490048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24702976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       762.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       739.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    739.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33409908500                       # Total gap between requests
system.mem_ctrls.avgGap                      42600.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       113856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2662656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       153920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22545856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24696768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3407833.038449839689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79696169.607457637787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4606991.825447928160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 674821818.410382866859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 739200937.441424012184                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       352485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       385984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55167500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1656383500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     70895500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  10433156500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 829314899000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31010.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39804.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29478.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29598.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2148573.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            329789460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            175275870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1418946480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1007058060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2636805600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13380040350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1562071200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20509987020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        613.886061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3923873750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1115400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28370813750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            317380140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            168680160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1423251900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1007272080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2636805600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13424718090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1524447840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20502555810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.663637                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3823807250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1115400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28470880250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2109424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1175065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1644702                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          229539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           541905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          541904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1644734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4907669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1107999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7953921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209393536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     68553856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1130368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     46369344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325447104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          398042                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24702976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3049371                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022445                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3047834     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1537      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3049371                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5085079500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         559106281                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13324365                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         955941882                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453885912                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33410087500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
