{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729136598786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729136598786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 14:43:18 2024 " "Processing started: Thu Oct 17 14:43:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729136598786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136598786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_project -c uart_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_project -c uart_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136598786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729136598973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729136598973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136603333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603333 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_level.sv(20) " "Verilog HDL Module Instantiation warning at top_level.sv(20): ignored dangling comma in List of Port Connections" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1729136603333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136603333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_uart_tb " "Found entity 1: arduino_uart_tb" {  } { { "arduino_uart_tb.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136603333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_uart_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_uart_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_uart_buffer " "Found entity 1: arduino_uart_buffer" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136603333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/tb_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729136603333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729136603348 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] top_level.sv(6) " "Output port \"LEDR\[17..8\]\" at top_level.sv(6) has no driver" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729136603348 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_uart_buffer arduino_uart_buffer:u_rx " "Elaborating entity \"arduino_uart_buffer\" for hierarchy \"arduino_uart_buffer:u_rx\"" {  } { { "top_level.sv" "u_rx" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arduino_uart_buffer.sv(58) " "Verilog HDL assignment warning at arduino_uart_buffer.sv(58): truncated value with size 32 to match size of target (3)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arduino_uart_buffer.sv(62) " "Verilog HDL assignment warning at arduino_uart_buffer.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[0\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[0\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[1\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[1\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[2\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[2\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[3\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[3\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[4\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[4\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[5\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[5\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[6\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[6\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arduino_data\[7\] arduino_uart_buffer.sv(63) " "Inferred latch for \"arduino_data\[7\]\" at arduino_uart_buffer.sv(63)" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|arduino_uart_buffer:u_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_tx\"" {  } { { "top_level.sv" "u_tx" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.sv(21) " "Verilog HDL assignment warning at uart_tx.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "uart_tx.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/uart_tx.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729136603364 "|top_level|uart_tx:u_tx"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "arduino_uart_buffer:u_rx\|arduino_data\[6\] " "LATCH primitive \"arduino_uart_buffer:u_rx\|arduino_data\[6\]\" is permanently disabled" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "arduino_uart_buffer:u_rx\|arduino_data\[5\] " "LATCH primitive \"arduino_uart_buffer:u_rx\|arduino_data\[5\]\" is permanently disabled" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "arduino_uart_buffer:u_rx\|arduino_data\[4\] " "LATCH primitive \"arduino_uart_buffer:u_rx\|arduino_data\[4\]\" is permanently disabled" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "arduino_uart_buffer:u_rx\|arduino_data\[3\] " "LATCH primitive \"arduino_uart_buffer:u_rx\|arduino_data\[3\]\" is permanently disabled" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "arduino_uart_buffer:u_rx\|arduino_data\[2\] " "LATCH primitive \"arduino_uart_buffer:u_rx\|arduino_data\[2\]\" is permanently disabled" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "arduino_uart_buffer:u_rx\|arduino_data\[1\] " "LATCH primitive \"arduino_uart_buffer:u_rx\|arduino_data\[1\]\" is permanently disabled" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "arduino_uart_buffer:u_rx\|arduino_data\[0\] " "LATCH primitive \"arduino_uart_buffer:u_rx\|arduino_data\[0\]\" is permanently disabled" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "arduino_uart_buffer:u_rx\|arduino_data\[7\] " "LATCH primitive \"arduino_uart_buffer:u_rx\|arduino_data\[7\]\" is permanently disabled" {  } { { "arduino_uart_buffer.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/arduino_uart_buffer.sv" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729136603708 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1729136603708 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1729136603708 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1729136603708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1729136603708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1729136603708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1729136603708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1729136603708 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1729136603708 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729136603724 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1729136603724 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729136603724 "|top_level|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729136603724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729136603771 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729136604021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729136604193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729136604193 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729136604318 "|top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729136604318 "|top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/lykan/MTRX3700_Major/uart_project/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729136604318 "|top_level|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729136604318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729136604318 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729136604318 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729136604318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729136604318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729136604318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729136604318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 14:43:24 2024 " "Processing ended: Thu Oct 17 14:43:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729136604318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729136604318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729136604318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729136604318 ""}
