[INF:CM0023] Creating log file ../../build/regression/ConstantBits/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<139> s<138> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<136> c<2> s<57> l<1:1> el<1:15>
n<> u<7> t<Struct_keyword> p<8> l<3:17> el<3:23>
n<> u<8> t<Struct_union> p<48> c<7> s<9> l<3:17> el<3:23>
n<> u<9> t<Packed_keyword> p<48> s<26> l<3:24> el<3:30>
n<> u<10> t<IntVec_TypeLogic> p<21> s<20> l<4:11> el<4:16>
n<2> u<11> t<IntConst> p<12> l<4:18> el<4:19>
n<> u<12> t<Primary_literal> p<13> c<11> l<4:18> el<4:19>
n<> u<13> t<Constant_primary> p<14> c<12> l<4:18> el<4:19>
n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<4:18> el<4:19>
n<0> u<15> t<IntConst> p<16> l<4:20> el<4:21>
n<> u<16> t<Primary_literal> p<17> c<15> l<4:20> el<4:21>
n<> u<17> t<Constant_primary> p<18> c<16> l<4:20> el<4:21>
n<> u<18> t<Constant_expression> p<19> c<17> l<4:20> el<4:21>
n<> u<19> t<Constant_range> p<20> c<14> l<4:18> el<4:21>
n<> u<20> t<Packed_dimension> p<21> c<19> l<4:17> el<4:22>
n<> u<21> t<Data_type> p<22> c<10> l<4:11> el<4:22>
n<> u<22> t<Data_type_or_void> p<26> c<21> s<25> l<4:11> el<4:22>
n<dummy_instr_mask> u<23> t<StringConst> p<24> l<4:24> el<4:40>
n<> u<24> t<Variable_decl_assignment> p<25> c<23> l<4:24> el<4:40>
n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<4:24> el<4:40>
n<> u<26> t<Struct_union_member> p<48> c<22> s<33> l<4:11> el<4:41>
n<> u<27> t<IntVec_TypeLogic> p<28> l<5:11> el<5:16>
n<> u<28> t<Data_type> p<29> c<27> l<5:11> el<5:16>
n<> u<29> t<Data_type_or_void> p<33> c<28> s<32> l<5:11> el<5:16>
n<dummy_instr_en> u<30> t<StringConst> p<31> l<5:24> el<5:38>
n<> u<31> t<Variable_decl_assignment> p<32> c<30> l<5:24> el<5:38>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<5:24> el<5:38>
n<> u<33> t<Struct_union_member> p<48> c<29> s<40> l<5:11> el<5:39>
n<> u<34> t<IntVec_TypeLogic> p<35> l<6:11> el<6:16>
n<> u<35> t<Data_type> p<36> c<34> l<6:11> el<6:16>
n<> u<36> t<Data_type_or_void> p<40> c<35> s<39> l<6:11> el<6:16>
n<data_ind_timing> u<37> t<StringConst> p<38> l<6:24> el<6:39>
n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<6:24> el<6:39>
n<> u<39> t<List_of_variable_decl_assignments> p<40> c<38> l<6:24> el<6:39>
n<> u<40> t<Struct_union_member> p<48> c<36> s<47> l<6:11> el<6:40>
n<> u<41> t<IntVec_TypeLogic> p<42> l<7:11> el<7:16>
n<> u<42> t<Data_type> p<43> c<41> l<7:11> el<7:16>
n<> u<43> t<Data_type_or_void> p<47> c<42> s<46> l<7:11> el<7:16>
n<icache_enable> u<44> t<StringConst> p<45> l<7:24> el<7:37>
n<> u<45> t<Variable_decl_assignment> p<46> c<44> l<7:24> el<7:37>
n<> u<46> t<List_of_variable_decl_assignments> p<47> c<45> l<7:24> el<7:37>
n<> u<47> t<Struct_union_member> p<48> c<43> l<7:11> el<7:38>
n<> u<48> t<Data_type> p<50> c<8> s<49> l<3:17> el<8:10>
n<cpu_ctrl_t> u<49> t<StringConst> p<50> l<8:11> el<8:21>
n<> u<50> t<Type_declaration> p<51> c<48> l<3:9> el<8:22>
n<> u<51> t<Data_declaration> p<52> c<50> l<3:9> el<8:22>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<3:9> el<8:22>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<3:9> el<8:22>
n<> u<54> t<Module_common_item> p<55> c<53> l<3:9> el<8:22>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<3:9> el<8:22>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<3:9> el<8:22>
n<> u<57> t<Module_item> p<136> c<56> s<65> l<3:9> el<8:22>
n<cpu_ctrl_t> u<58> t<StringConst> p<59> l<9:9> el<9:19>
n<> u<59> t<Interface_identifier> p<63> c<58> s<62> l<9:9> el<9:19>
n<cpuctrl_wdata> u<60> t<StringConst> p<61> l<9:22> el<9:35>
n<> u<61> t<Interface_identifier> p<62> c<60> l<9:22> el<9:35>
n<> u<62> t<List_of_interface_identifiers> p<63> c<61> l<9:22> el<9:35>
n<> u<63> t<Interface_port_declaration> p<64> c<59> l<9:9> el<9:35>
n<> u<64> t<Port_declaration> p<65> c<63> l<9:9> el<9:35>
n<> u<65> t<Module_item> p<136> c<64> s<88> l<9:9> el<9:36>
n<> u<66> t<IntVec_TypeLogic> p<77> s<76> l<10:9> el<10:14>
n<31> u<67> t<IntConst> p<68> l<10:16> el<10:18>
n<> u<68> t<Primary_literal> p<69> c<67> l<10:16> el<10:18>
n<> u<69> t<Constant_primary> p<70> c<68> l<10:16> el<10:18>
n<> u<70> t<Constant_expression> p<75> c<69> s<74> l<10:16> el<10:18>
n<0> u<71> t<IntConst> p<72> l<10:19> el<10:20>
n<> u<72> t<Primary_literal> p<73> c<71> l<10:19> el<10:20>
n<> u<73> t<Constant_primary> p<74> c<72> l<10:19> el<10:20>
n<> u<74> t<Constant_expression> p<75> c<73> l<10:19> el<10:20>
n<> u<75> t<Constant_range> p<76> c<70> l<10:16> el<10:20>
n<> u<76> t<Packed_dimension> p<77> c<75> l<10:15> el<10:21>
n<> u<77> t<Data_type> p<81> c<66> s<80> l<10:9> el<10:21>
n<csr_wdata_int> u<78> t<StringConst> p<79> l<10:22> el<10:35>
n<> u<79> t<Variable_decl_assignment> p<80> c<78> l<10:22> el<10:35>
n<> u<80> t<List_of_variable_decl_assignments> p<81> c<79> l<10:22> el<10:35>
n<> u<81> t<Variable_declaration> p<82> c<77> l<10:9> el<10:36>
n<> u<82> t<Data_declaration> p<83> c<81> l<10:9> el<10:36>
n<> u<83> t<Package_or_generate_item_declaration> p<84> c<82> l<10:9> el<10:36>
n<> u<84> t<Module_or_generate_item_declaration> p<85> c<83> l<10:9> el<10:36>
n<> u<85> t<Module_common_item> p<86> c<84> l<10:9> el<10:36>
n<> u<86> t<Module_or_generate_item> p<87> c<85> l<10:9> el<10:36>
n<> u<87> t<Non_port_module_item> p<88> c<86> l<10:9> el<10:36>
n<> u<88> t<Module_item> p<136> c<87> s<135> l<10:9> el<10:36>
n<cpuctrl_wdata> u<89> t<StringConst> p<90> l<11:16> el<11:29>
n<> u<90> t<Ps_or_hierarchical_identifier> p<93> c<89> s<92> l<11:16> el<11:29>
n<> u<91> t<Constant_bit_select> p<92> l<11:30> el<11:30>
n<> u<92> t<Constant_select> p<93> c<91> l<11:30> el<11:30>
n<> u<93> t<Net_lvalue> p<129> c<90> s<128> l<11:16> el<11:29>
n<cpu_ctrl_t> u<94> t<StringConst> p<95> l<11:32> el<11:42>
n<> u<95> t<Ps_type_identifier> p<96> c<94> l<11:32> el<11:42>
n<> u<96> t<Simple_type> p<97> c<95> l<11:32> el<11:42>
n<> u<97> t<Casting_type> p<126> c<96> s<125> l<11:32> el<11:42>
n<csr_wdata_int> u<98> t<StringConst> p<123> s<122> l<11:44> el<11:57>
n<> u<99> t<Bit_select> p<122> s<121> l<11:57> el<11:57>
n<> u<100> t<Dollar_keyword> p<107> s<101> l<11:58> el<11:59>
n<bits> u<101> t<StringConst> p<107> s<106> l<11:59> el<11:63>
n<cpu_ctrl_t> u<102> t<StringConst> p<103> l<11:64> el<11:74>
n<> u<103> t<Primary_literal> p<104> c<102> l<11:64> el<11:74>
n<> u<104> t<Primary> p<105> c<103> l<11:64> el<11:74>
n<> u<105> t<Expression> p<106> c<104> l<11:64> el<11:74>
n<> u<106> t<List_of_arguments> p<107> c<105> l<11:64> el<11:74>
n<> u<107> t<Subroutine_call> p<108> c<100> l<11:58> el<11:75>
n<> u<108> t<Constant_primary> p<109> c<107> l<11:58> el<11:75>
n<> u<109> t<Constant_expression> p<115> c<108> s<114> l<11:58> el<11:75>
n<1> u<110> t<IntConst> p<111> l<11:76> el<11:77>
n<> u<111> t<Primary_literal> p<112> c<110> l<11:76> el<11:77>
n<> u<112> t<Constant_primary> p<113> c<111> l<11:76> el<11:77>
n<> u<113> t<Constant_expression> p<115> c<112> l<11:76> el<11:77>
n<> u<114> t<BinOp_Minus> p<115> s<113> l<11:75> el<11:76>
n<> u<115> t<Constant_expression> p<120> c<109> s<119> l<11:58> el<11:77>
n<0> u<116> t<IntConst> p<117> l<11:78> el<11:79>
n<> u<117> t<Primary_literal> p<118> c<116> l<11:78> el<11:79>
n<> u<118> t<Constant_primary> p<119> c<117> l<11:78> el<11:79>
n<> u<119> t<Constant_expression> p<120> c<118> l<11:78> el<11:79>
n<> u<120> t<Constant_range> p<121> c<115> l<11:58> el<11:79>
n<> u<121> t<Part_select_range> p<122> c<120> l<11:58> el<11:79>
n<> u<122> t<Select> p<123> c<99> l<11:57> el<11:80>
n<> u<123> t<Complex_func_call> p<124> c<98> l<11:44> el<11:80>
n<> u<124> t<Primary> p<125> c<123> l<11:44> el<11:80>
n<> u<125> t<Expression> p<126> c<124> l<11:44> el<11:80>
n<> u<126> t<Cast> p<127> c<97> l<11:32> el<11:81>
n<> u<127> t<Primary> p<128> c<126> l<11:32> el<11:81>
n<> u<128> t<Expression> p<129> c<127> l<11:32> el<11:81>
n<> u<129> t<Net_assignment> p<130> c<93> l<11:16> el<11:81>
n<> u<130> t<List_of_net_assignments> p<131> c<129> l<11:16> el<11:81>
n<> u<131> t<Continuous_assign> p<132> c<130> l<11:9> el<11:82>
n<> u<132> t<Module_common_item> p<133> c<131> l<11:9> el<11:82>
n<> u<133> t<Module_or_generate_item> p<134> c<132> l<11:9> el<11:82>
n<> u<134> t<Non_port_module_item> p<135> c<133> l<11:9> el<11:82>
n<> u<135> t<Module_item> p<136> c<134> l<11:9> el<11:82>
n<> u<136> t<Module_declaration> p<137> c<6> l<1:1> el<12:10>
n<> u<137> t<Description> p<138> c<136> l<1:1> el<12:10>
n<> u<138> t<Source_text> p<139> c<137> l<1:1> el<12:10>
n<> u<139> t<Top_level_rule> c<1> l<1:1> el<13:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ConstantBits/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ConstantBits/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ConstantBits/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiTypedef:
  \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
    |vpiName:cpu_ctrl_t
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (dummy_instr_mask), line:4:24, endln:4:40
      |vpiParent:
      \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
      |vpiName:dummy_instr_mask
      |vpiTypespec:
      \_logic_typespec: , line:4:11, endln:4:22
        |vpiParent:
        \_typespec_member: (dummy_instr_mask), line:4:24, endln:4:40
        |vpiRange:
        \_range: , line:4:17, endln:4:22
          |vpiParent:
          \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
          |vpiLeftRange:
          \_constant: , line:4:18, endln:4:19
            |vpiParent:
            \_range: , line:4:17, endln:4:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:20, endln:4:21
            |vpiParent:
            \_range: , line:4:17, endln:4:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:11
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_typespec_member: (dummy_instr_en), line:5:24, endln:5:38
      |vpiParent:
      \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
      |vpiName:dummy_instr_en
      |vpiTypespec:
      \_logic_typespec: , line:5:11, endln:5:16
        |vpiParent:
        \_typespec_member: (dummy_instr_en), line:5:24, endln:5:38
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:11
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (data_ind_timing), line:6:24, endln:6:39
      |vpiParent:
      \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
      |vpiName:data_ind_timing
      |vpiTypespec:
      \_logic_typespec: , line:6:11, endln:6:16
        |vpiParent:
        \_typespec_member: (data_ind_timing), line:6:24, endln:6:39
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:11
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (icache_enable), line:7:24, endln:7:37
      |vpiParent:
      \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
      |vpiName:icache_enable
      |vpiTypespec:
      \_logic_typespec: , line:7:11, endln:7:16
        |vpiParent:
        \_typespec_member: (icache_enable), line:7:24, endln:7:37
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:11
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:16
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.cpuctrl_wdata), line:9:22, endln:9:35
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
    |vpiName:cpuctrl_wdata
    |vpiFullName:work@dut.cpuctrl_wdata
  |vpiNet:
  \_logic_net: (work@dut.csr_wdata_int), line:10:22, endln:10:35
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
    |vpiName:csr_wdata_int
    |vpiFullName:work@dut.csr_wdata_int
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:11:16, endln:11:81
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:11:32, endln:11:81
      |vpiParent:
      \_cont_assign: , line:11:16, endln:11:81
      |vpiTypespec:
      \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
      |vpiOpType:67
      |vpiOperand:
      \_part_select: , line:11:44, endln:11:80
        |vpiParent:
        \_ref_obj: csr_wdata_int (work@dut.csr_wdata_int), line:11:44, endln:11:57
          |vpiParent:
          \_operation: , line:11:32, endln:11:81
          |vpiName:csr_wdata_int
          |vpiFullName:work@dut.csr_wdata_int
          |vpiDefName:csr_wdata_int
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:11:58, endln:11:77
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:11:58, endln:11:75
            |vpiParent:
            \_operation: , line:11:58, endln:11:77
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:11:76, endln:11:77
            |vpiParent:
            \_operation: , line:11:58, endln:11:77
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:78, endln:11:79
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut.cpuctrl_wdata), line:11:16, endln:11:29
      |vpiParent:
      \_cont_assign: , line:11:16, endln:11:81
      |vpiName:cpuctrl_wdata
      |vpiFullName:work@dut.cpuctrl_wdata
      |vpiActual:
      \_struct_net: (work@dut.cpuctrl_wdata), line:9:22, endln:9:35
        |vpiParent:
        \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
        |vpiTypespec:
        \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
        |vpiName:cpuctrl_wdata
        |vpiFullName:work@dut.cpuctrl_wdata
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
  |vpiName:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.csr_wdata_int), line:10:22, endln:10:35
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_logic_typespec: , line:10:9, endln:10:21
      |vpiRange:
      \_range: , line:10:15, endln:10:21
        |vpiLeftRange:
        \_constant: , line:10:16, endln:10:18
          |vpiParent:
          \_range: , line:10:15, endln:10:21
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:19, endln:10:20
          |vpiParent:
          \_range: , line:10:15, endln:10:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:csr_wdata_int
    |vpiFullName:work@dut.csr_wdata_int
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:10:15, endln:10:21
      |vpiLeftRange:
      \_constant: , line:10:16, endln:10:18
        |vpiParent:
        \_range: , line:10:15, endln:10:21
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:10:19, endln:10:20
        |vpiParent:
        \_range: , line:10:15, endln:10:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@dut.cpuctrl_wdata), line:9:22, endln:9:35
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:11:16, endln:11:81
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:11:32, endln:11:81
      |vpiParent:
      \_cont_assign: , line:11:16, endln:11:81
      |vpiTypespec:
      \_struct_typespec: (cpu_ctrl_t), line:3:17, endln:3:23
      |vpiOpType:67
      |vpiOperand:
      \_part_select: , line:11:44, endln:11:80
        |vpiParent:
        \_ref_obj: csr_wdata_int (work@dut.csr_wdata_int), line:11:44, endln:11:57
          |vpiParent:
          \_operation: , line:11:32, endln:11:81
          |vpiName:csr_wdata_int
          |vpiFullName:work@dut.csr_wdata_int
          |vpiDefName:csr_wdata_int
          |vpiActual:
          \_logic_var: (work@dut.csr_wdata_int), line:10:22, endln:10:35
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:11:58, endln:11:77
          |vpiParent:
          \_part_select: , line:11:44, endln:11:80
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:11:58, endln:11:75
          |vpiOperand:
          \_constant: , line:11:76, endln:11:77
        |vpiRightRange:
        \_constant: , line:11:78, endln:11:79
    |vpiLhs:
    \_ref_obj: (work@dut.cpuctrl_wdata), line:11:16, endln:11:29
      |vpiParent:
      \_cont_assign: , line:11:16, endln:11:81
      |vpiName:cpuctrl_wdata
      |vpiFullName:work@dut.cpuctrl_wdata
      |vpiActual:
      \_struct_net: (work@dut.cpuctrl_wdata), line:9:22, endln:9:35
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ConstantBits/dut.sv | ${SURELOG_DIR}/build/regression/ConstantBits/roundtrip/dut_000.sv | 2 | 12 | 

