/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module rca #(
        parameter SIZE = 6'h20
    ) (
        input wire [(SIZE)-1:0] a,
        input wire [(SIZE)-1:0] b,
        input wire cin,
        output reg [(SIZE)-1:0] s
    );
    logic [31:0] R_07ecd1ab_i;
    logic [31:0] RR_07ecd1ab_i;
    logic [(SIZE)-1:0] M_fa_a;
    logic [(SIZE)-1:0] M_fa_b;
    logic [(SIZE)-1:0] M_fa_cin;
    logic [(SIZE)-1:0] M_fa_s;
    logic [(SIZE)-1:0] M_fa_cout;
    
    genvar idx_0_1338371004;
    
    generate
        for (idx_0_1338371004 = 0; idx_0_1338371004 < SIZE; idx_0_1338371004 = idx_0_1338371004 + 1) begin: forLoop_idx_0_1338371004
            fa fa (
                .a(M_fa_a[idx_0_1338371004]),
                .b(M_fa_b[idx_0_1338371004]),
                .cin(M_fa_cin[idx_0_1338371004]),
                .s(M_fa_s[idx_0_1338371004]),
                .cout(M_fa_cout[idx_0_1338371004])
            );
        end
    endgenerate
    
    
    always @* begin
        M_fa_a = a;
        M_fa_b = b;
        M_fa_cin[1'h0] = cin;
        for (RR_07ecd1ab_i = 0; RR_07ecd1ab_i < SIZE - 1'h1; RR_07ecd1ab_i = RR_07ecd1ab_i + 1) begin
      R_07ecd1ab_i = (1'h1) + RR_07ecd1ab_i * (1);
            M_fa_cin[R_07ecd1ab_i] = M_fa_cout[R_07ecd1ab_i - 1'h1];
        end
        s = M_fa_s;
    end
    
    
endmodule