// Seed: 63541432
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  assign id_3[1] = 1 & -1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    id_8,
    input supply0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wand id_5,
    output wire id_6
);
  wire id_9;
  wire id_10 = id_9;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    output wire id_0,
    input  tri  id_1
);
  reg id_3, id_4, id_5;
  supply1 id_6;
  assign id_5 = id_4 & id_6;
  always if (-1) id_4 <= -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_3 = (1);
endmodule
