read_verilog ../top.v
proc
dff2dffe
dff2dffe -unmap
dump
synth -top top
dff2dffe
dff2dffe -unmap
flatten
opt
opt_rmdff

