<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › edac › i82975x_edac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>i82975x_edac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Intel 82975X Memory Controller kernel module</span>
<span class="cm"> * (C) 2007 aCarLab (India) Pvt. Ltd. (http://acarlab.com)</span>
<span class="cm"> * (C) 2007 jetzbroadband (http://jetzbroadband.com)</span>
<span class="cm"> * This file may be distributed under the terms of the</span>
<span class="cm"> * GNU General Public License.</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Arvind R.</span>
<span class="cm"> *   Copied from i82875p_edac.c source:</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/pci_ids.h&gt;</span>
<span class="cp">#include &lt;linux/edac.h&gt;</span>
<span class="cp">#include &quot;edac_core.h&quot;</span>

<span class="cp">#define I82975X_REVISION	&quot; Ver: 1.0.0&quot;</span>
<span class="cp">#define EDAC_MOD_STR		&quot;i82975x_edac&quot;</span>

<span class="cp">#define i82975x_printk(level, fmt, arg...) \</span>
<span class="cp">	edac_printk(level, &quot;i82975x&quot;, fmt, ##arg)</span>

<span class="cp">#define i82975x_mc_printk(mci, level, fmt, arg...) \</span>
<span class="cp">	edac_mc_chipset_printk(mci, level, &quot;i82975x&quot;, fmt, ##arg)</span>

<span class="cp">#ifndef PCI_DEVICE_ID_INTEL_82975_0</span>
<span class="cp">#define PCI_DEVICE_ID_INTEL_82975_0	0x277c</span>
<span class="cp">#endif				</span><span class="cm">/* PCI_DEVICE_ID_INTEL_82975_0 */</span><span class="cp"></span>

<span class="cp">#define I82975X_NR_DIMMS		8</span>
<span class="cp">#define I82975X_NR_CSROWS(nr_chans)	(I82975X_NR_DIMMS / (nr_chans))</span>

<span class="cm">/* Intel 82975X register addresses - device 0 function 0 - DRAM Controller */</span>
<span class="cp">#define I82975X_EAP		0x58	</span><span class="cm">/* Dram Error Address Pointer (32b)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 31:7  128 byte cache-line address</span>
<span class="cm">					 * 6:1   reserved</span>
<span class="cm">					 * 0     0: CH0; 1: CH1</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define I82975X_DERRSYN		0x5c	</span><span class="cm">/* Dram Error SYNdrome (8b)</span>
<span class="cm">					 *</span>
<span class="cm">					 *  7:0  DRAM ECC Syndrome</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define I82975X_DES		0x5d	</span><span class="cm">/* Dram ERRor DeSTination (8b)</span>
<span class="cm">					 * 0h:    Processor Memory Reads</span>
<span class="cm">					 * 1h:7h  reserved</span>
<span class="cm">					 * More - See Page 65 of Intel DocSheet.</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define I82975X_ERRSTS		0xc8	</span><span class="cm">/* Error Status Register (16b)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 15:12 reserved</span>
<span class="cm">					 * 11    Thermal Sensor Event</span>
<span class="cm">					 * 10    reserved</span>
<span class="cm">					 *  9    non-DRAM lock error (ndlock)</span>
<span class="cm">					 *  8    Refresh Timeout</span>
<span class="cm">					 *  7:2  reserved</span>
<span class="cm">					 *  1    ECC UE (multibit DRAM error)</span>
<span class="cm">					 *  0    ECC CE (singlebit DRAM error)</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cm">/* Error Reporting is supported by 3 mechanisms:</span>
<span class="cm">  1. DMI SERR generation  ( ERRCMD )</span>
<span class="cm">  2. SMI DMI  generation  ( SMICMD )</span>
<span class="cm">  3. SCI DMI  generation  ( SCICMD )</span>
<span class="cm">NOTE: Only ONE of the three must be enabled</span>
<span class="cm">*/</span>
<span class="cp">#define I82975X_ERRCMD		0xca	</span><span class="cm">/* Error Command (16b)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 15:12 reserved</span>
<span class="cm">					 * 11    Thermal Sensor Event</span>
<span class="cm">					 * 10    reserved</span>
<span class="cm">					 *  9    non-DRAM lock error (ndlock)</span>
<span class="cm">					 *  8    Refresh Timeout</span>
<span class="cm">					 *  7:2  reserved</span>
<span class="cm">					 *  1    ECC UE (multibit DRAM error)</span>
<span class="cm">					 *  0    ECC CE (singlebit DRAM error)</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define I82975X_SMICMD		0xcc	</span><span class="cm">/* Error Command (16b)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 15:2  reserved</span>
<span class="cm">					 *  1    ECC UE (multibit DRAM error)</span>
<span class="cm">					 *  0    ECC CE (singlebit DRAM error)</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define I82975X_SCICMD		0xce	</span><span class="cm">/* Error Command (16b)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 15:2  reserved</span>
<span class="cm">					 *  1    ECC UE (multibit DRAM error)</span>
<span class="cm">					 *  0    ECC CE (singlebit DRAM error)</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define I82975X_XEAP	0xfc	</span><span class="cm">/* Extended Dram Error Address Pointer (8b)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 7:1   reserved</span>
<span class="cm">					 * 0     Bit32 of the Dram Error Address</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define I82975X_MCHBAR		0x44	</span><span class="cm">/*</span>
<span class="cm">					 *</span>
<span class="cm">					 * 31:14 Base Addr of 16K memory-mapped</span>
<span class="cm">					 *	configuration space</span>
<span class="cm">					 * 13:1  reserverd</span>
<span class="cm">					 *  0    mem-mapped config space enable</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cm">/* NOTE: Following addresses have to indexed using MCHBAR offset (44h, 32b) */</span>
<span class="cm">/* Intel 82975x memory mapped register space */</span>

<span class="cp">#define I82975X_DRB_SHIFT 25	</span><span class="cm">/* fixed 32MiB grain */</span><span class="cp"></span>

<span class="cp">#define I82975X_DRB		0x100	</span><span class="cm">/* DRAM Row Boundary (8b x 8)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 7   set to 1 in highest DRB of</span>
<span class="cm">					 *	channel if 4GB in ch.</span>
<span class="cm">					 * 6:2 upper boundary of rank in</span>
<span class="cm">					 *	32MB grains</span>
<span class="cm">					 * 1:0 set to 0</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define I82975X_DRB_CH0R0		0x100</span>
<span class="cp">#define I82975X_DRB_CH0R1		0x101</span>
<span class="cp">#define I82975X_DRB_CH0R2		0x102</span>
<span class="cp">#define I82975X_DRB_CH0R3		0x103</span>
<span class="cp">#define I82975X_DRB_CH1R0		0x180</span>
<span class="cp">#define I82975X_DRB_CH1R1		0x181</span>
<span class="cp">#define I82975X_DRB_CH1R2		0x182</span>
<span class="cp">#define I82975X_DRB_CH1R3		0x183</span>


<span class="cp">#define I82975X_DRA		0x108	</span><span class="cm">/* DRAM Row Attribute (4b x 8)</span>
<span class="cm">					 *  defines the PAGE SIZE to be used</span>
<span class="cm">					 *	for the rank</span>
<span class="cm">					 *  7    reserved</span>
<span class="cm">					 *  6:4  row attr of odd rank, i.e. 1</span>
<span class="cm">					 *  3    reserved</span>
<span class="cm">					 *  2:0  row attr of even rank, i.e. 0</span>
<span class="cm">					 *</span>
<span class="cm">					 * 000 = unpopulated</span>
<span class="cm">					 * 001 = reserved</span>
<span class="cm">					 * 010 = 4KiB</span>
<span class="cm">					 * 011 = 8KiB</span>
<span class="cm">					 * 100 = 16KiB</span>
<span class="cm">					 * others = reserved</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define I82975X_DRA_CH0R01		0x108</span>
<span class="cp">#define I82975X_DRA_CH0R23		0x109</span>
<span class="cp">#define I82975X_DRA_CH1R01		0x188</span>
<span class="cp">#define I82975X_DRA_CH1R23		0x189</span>


<span class="cp">#define I82975X_BNKARC	0x10e </span><span class="cm">/* Type of device in each rank - Bank Arch (16b)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 15:8  reserved</span>
<span class="cm">					 * 7:6  Rank 3 architecture</span>
<span class="cm">					 * 5:4  Rank 2 architecture</span>
<span class="cm">					 * 3:2  Rank 1 architecture</span>
<span class="cm">					 * 1:0  Rank 0 architecture</span>
<span class="cm">					 *</span>
<span class="cm">					 * 00 =&gt; 4 banks</span>
<span class="cm">					 * 01 =&gt; 8 banks</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define I82975X_C0BNKARC	0x10e</span>
<span class="cp">#define I82975X_C1BNKARC	0x18e</span>



<span class="cp">#define I82975X_DRC		0x120 </span><span class="cm">/* DRAM Controller Mode0 (32b)</span>
<span class="cm">					 *</span>
<span class="cm">					 * 31:30 reserved</span>
<span class="cm">					 * 29    init complete</span>
<span class="cm">					 * 28:11 reserved, according to Intel</span>
<span class="cm">					 *    22:21 number of channels</span>
<span class="cm">					 *		00=1 01=2 in 82875</span>
<span class="cm">					 *		seems to be ECC mode</span>
<span class="cm">					 *		bits in 82975 in Asus</span>
<span class="cm">					 *		P5W</span>
<span class="cm">					 *	 19:18 Data Integ Mode</span>
<span class="cm">					 *		00=none 01=ECC in 82875</span>
<span class="cm">					 * 10:8  refresh mode</span>
<span class="cm">					 *  7    reserved</span>
<span class="cm">					 *  6:4  mode select</span>
<span class="cm">					 *  3:2  reserved</span>
<span class="cm">					 *  1:0  DRAM type 10=Second Revision</span>
<span class="cm">					 *		DDR2 SDRAM</span>
<span class="cm">					 *         00, 01, 11 reserved</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define I82975X_DRC_CH0M0		0x120</span>
<span class="cp">#define I82975X_DRC_CH1M0		0x1A0</span>


<span class="cp">#define I82975X_DRC_M1	0x124 </span><span class="cm">/* DRAM Controller Mode1 (32b)</span>
<span class="cm">					 * 31	0=Standard Address Map</span>
<span class="cm">					 *	1=Enhanced Address Map</span>
<span class="cm">					 * 30:0	reserved</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define I82975X_DRC_CH0M1		0x124</span>
<span class="cp">#define I82975X_DRC_CH1M1		0x1A4</span>

<span class="k">enum</span> <span class="n">i82975x_chips</span> <span class="p">{</span>
	<span class="n">I82975X</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">i82975x_pvt</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mch_window</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">i82975x_dev_info</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ctl_name</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">i82975x_error_info</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">errsts</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eap</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">des</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">derrsyn</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">errsts2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">chan</span><span class="p">;</span>		<span class="cm">/* the channel is bit 0 of EAP */</span>
	<span class="n">u8</span> <span class="n">xeap</span><span class="p">;</span>		<span class="cm">/* extended eap bit */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">i82975x_dev_info</span> <span class="n">i82975x_devs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">I82975X</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="s">&quot;i82975x&quot;</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">mci_pdev</span><span class="p">;</span>	<span class="cm">/* init dev: in case that AGP code has</span>
<span class="cm">					 * already registered driver</span>
<span class="cm">					 */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">i82975x_registered</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i82975x_get_error_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">i82975x_error_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is a mess because there is no atomic way to read all the</span>
<span class="cm">	 * registers at once and the registers can transition from CE being</span>
<span class="cm">	 * overwritten by UE.</span>
<span class="cm">	 */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_ERRSTS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_EAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_XEAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">xeap</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_DES</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">des</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_DERRSYN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">derrsyn</span><span class="p">);</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_ERRSTS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span><span class="p">);</span>

	<span class="n">pci_write_bits16</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_ERRSTS</span><span class="p">,</span> <span class="mh">0x0003</span><span class="p">,</span> <span class="mh">0x0003</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the error is the same then we can for both reads then</span>
<span class="cm">	 * the first set of reads is valid.  If there is a change then</span>
<span class="cm">	 * there is a CE no info and the second set of reads is valid</span>
<span class="cm">	 * and should be UE info.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span> <span class="o">&amp;</span> <span class="mh">0x0003</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">^</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0003</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_EAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span><span class="p">);</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_XEAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">xeap</span><span class="p">);</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_DES</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">des</span><span class="p">);</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_DERRSYN</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">derrsyn</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i82975x_process_error_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">i82975x_error_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">handle_errors</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">row</span><span class="p">,</span> <span class="n">chan</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offst</span><span class="p">,</span> <span class="n">page</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span> <span class="o">&amp;</span> <span class="mh">0x0003</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">handle_errors</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">^</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0003</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">edac_mc_handle_error</span><span class="p">(</span><span class="n">HW_EVENT_ERR_UNCORRECTED</span><span class="p">,</span> <span class="n">mci</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				     <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;UE overwrote CE&quot;</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">page</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span><span class="p">;</span>
	<span class="n">page</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">xeap</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">page</span> <span class="o">|=</span> <span class="mh">0x80000000</span><span class="p">;</span>
	<span class="n">page</span> <span class="o">&gt;&gt;=</span> <span class="p">(</span><span class="n">PAGE_SHIFT</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">row</span> <span class="o">=</span> <span class="n">edac_mc_find_csrow_by_page</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="n">page</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">row</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>	<span class="p">{</span>
		<span class="n">i82975x_mc_printk</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="n">KERN_ERR</span><span class="p">,</span> <span class="s">&quot;error processing EAP:</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;</span><span class="se">\t</span><span class="s">XEAP=%u</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;</span><span class="se">\t</span><span class="s"> EAP=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;</span><span class="se">\t</span><span class="s">PAGE=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">xeap</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">page</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">chan</span> <span class="o">=</span> <span class="p">(</span><span class="n">mci</span><span class="o">-&gt;</span><span class="n">csrows</span><span class="p">[</span><span class="n">row</span><span class="p">].</span><span class="n">nr_channels</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">offst</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">eap</span>
			<span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">)</span> <span class="o">-</span>
			   <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">csrows</span><span class="p">[</span><span class="n">row</span><span class="p">].</span><span class="n">channels</span><span class="p">[</span><span class="n">chan</span><span class="p">].</span><span class="n">dimm</span><span class="o">-&gt;</span><span class="n">grain</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">&amp;</span> <span class="mh">0x0002</span><span class="p">)</span>
		<span class="n">edac_mc_handle_error</span><span class="p">(</span><span class="n">HW_EVENT_ERR_UNCORRECTED</span><span class="p">,</span> <span class="n">mci</span><span class="p">,</span>
				     <span class="n">page</span><span class="p">,</span> <span class="n">offst</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				     <span class="n">row</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
				     <span class="s">&quot;i82975x UE&quot;</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">edac_mc_handle_error</span><span class="p">(</span><span class="n">HW_EVENT_ERR_CORRECTED</span><span class="p">,</span> <span class="n">mci</span><span class="p">,</span>
				     <span class="n">page</span><span class="p">,</span> <span class="n">offst</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">derrsyn</span><span class="p">,</span>
				     <span class="n">row</span><span class="p">,</span> <span class="n">chan</span> <span class="o">?</span> <span class="n">chan</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
				     <span class="s">&quot;i82975x CE&quot;</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i82975x_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">i82975x_error_info</span> <span class="n">info</span><span class="p">;</span>

	<span class="n">debugf1</span><span class="p">(</span><span class="s">&quot;MC%d: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">mc_idx</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">i82975x_get_error_info</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">);</span>
	<span class="n">i82975x_process_error_info</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Return 1 if dual channel mode is active.  Else return 0. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">dual_channel_active</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mch_window</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * We treat interleaved-symmetric configuration as dual-channel - EAP&#39;s</span>
<span class="cm">	 * bit-0 giving the channel of the error location.</span>
<span class="cm">	 *</span>
<span class="cm">	 * All other configurations are treated as single channel - the EAP&#39;s</span>
<span class="cm">	 * bit-0 will resolve ok in symmetric area of mixed</span>
<span class="cm">	 * (symmetric/asymmetric) configurations</span>
<span class="cm">	 */</span>
	<span class="n">u8</span>	<span class="n">drb</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span>	<span class="n">row</span><span class="p">;</span>
	<span class="kt">int</span>    <span class="n">dualch</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">dualch</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">row</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">dualch</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">row</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">);</span> <span class="n">row</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drb</span><span class="p">[</span><span class="n">row</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB</span> <span class="o">+</span> <span class="n">row</span><span class="p">);</span>
		<span class="n">drb</span><span class="p">[</span><span class="n">row</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB</span> <span class="o">+</span> <span class="n">row</span> <span class="o">+</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="n">dualch</span> <span class="o">=</span> <span class="n">dualch</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">drb</span><span class="p">[</span><span class="n">row</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">drb</span><span class="p">[</span><span class="n">row</span><span class="p">][</span><span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">dualch</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">dev_type</span> <span class="nf">i82975x_dram_type</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mch_window</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * ECC is possible on i92975x ONLY with DEV_X8</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="n">DEV_X8</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i82975x_init_csrows</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mch_window</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">labels</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
							<span class="s">&quot;DIMM A1&quot;</span><span class="p">,</span> <span class="s">&quot;DIMM A2&quot;</span><span class="p">,</span>
							<span class="s">&quot;DIMM B1&quot;</span><span class="p">,</span> <span class="s">&quot;DIMM B2&quot;</span>
						<span class="p">};</span>
	<span class="k">struct</span> <span class="n">csrow_info</span> <span class="o">*</span><span class="n">csrow</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">last_cumul_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cumul_size</span><span class="p">,</span> <span class="n">nr_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dimm_info</span> <span class="o">*</span><span class="n">dimm</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dev_type</span> <span class="n">dtype</span><span class="p">;</span>

	<span class="n">last_cumul_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * 82875 comment:</span>
<span class="cm">	 * The dram row boundary (DRB) reg values are boundary address</span>
<span class="cm">	 * for each DRAM row with a granularity of 32 or 64MB (single/dual</span>
<span class="cm">	 * channel operation).  DRB regs are cumulative; therefore DRB7 will</span>
<span class="cm">	 * contain the total memory contained in all rows.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">nr_csrows</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">csrow</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mci</span><span class="o">-&gt;</span><span class="n">csrows</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>

		<span class="n">value</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB</span> <span class="o">+</span> <span class="n">index</span> <span class="o">+</span>
					<span class="p">((</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x80</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">cumul_size</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">cumul_size</span> <span class="o">&lt;&lt;=</span> <span class="p">(</span><span class="n">I82975X_DRB_SHIFT</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Adjust cumul_size w.r.t number of channels</span>
<span class="cm">		 *</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csrow</span><span class="o">-&gt;</span><span class="n">nr_channels</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">cumul_size</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s(): (%d) cumul_size 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span>
			<span class="n">cumul_size</span><span class="p">);</span>

		<span class="n">nr_pages</span> <span class="o">=</span> <span class="n">cumul_size</span> <span class="o">-</span> <span class="n">last_cumul_size</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nr_pages</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Initialise dram labels</span>
<span class="cm">		 * index values:</span>
<span class="cm">		 *   [0-7] for single-channel; i.e. csrow-&gt;nr_channels = 1</span>
<span class="cm">		 *   [0-3] for dual-channel; i.e. csrow-&gt;nr_channels = 2</span>
<span class="cm">		 */</span>
		<span class="n">dtype</span> <span class="o">=</span> <span class="n">i82975x_dram_type</span><span class="p">(</span><span class="n">mch_window</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">chan</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">chan</span> <span class="o">&lt;</span> <span class="n">csrow</span><span class="o">-&gt;</span><span class="n">nr_channels</span><span class="p">;</span> <span class="n">chan</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dimm</span> <span class="o">=</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">csrows</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">channels</span><span class="p">[</span><span class="n">chan</span><span class="p">].</span><span class="n">dimm</span><span class="p">;</span>

			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">nr_pages</span> <span class="o">=</span> <span class="n">nr_pages</span> <span class="o">/</span> <span class="n">csrow</span><span class="o">-&gt;</span><span class="n">nr_channels</span><span class="p">;</span>
			<span class="n">strncpy</span><span class="p">(</span><span class="n">csrow</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">chan</span><span class="p">].</span><span class="n">dimm</span><span class="o">-&gt;</span><span class="n">label</span><span class="p">,</span>
					<span class="n">labels</span><span class="p">[(</span><span class="n">index</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">chan</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)],</span>
					<span class="n">EDAC_MC_LABEL_LEN</span><span class="p">);</span>
			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">grain</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">;</span>	<span class="cm">/* 128Byte cache-line resolution */</span>
			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">dtype</span> <span class="o">=</span> <span class="n">i82975x_dram_type</span><span class="p">(</span><span class="n">mch_window</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">mtype</span> <span class="o">=</span> <span class="n">MEM_DDR2</span><span class="p">;</span> <span class="cm">/* I82975x supports only DDR2 */</span>
			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">edac_mode</span> <span class="o">=</span> <span class="n">EDAC_SECDED</span><span class="p">;</span> <span class="cm">/* only supported */</span>
		<span class="p">}</span>

		<span class="n">csrow</span><span class="o">-&gt;</span><span class="n">first_page</span> <span class="o">=</span> <span class="n">last_cumul_size</span><span class="p">;</span>
		<span class="n">csrow</span><span class="o">-&gt;</span><span class="n">last_page</span> <span class="o">=</span> <span class="n">cumul_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">last_cumul_size</span> <span class="o">=</span> <span class="n">cumul_size</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* #define  i82975x_DEBUG_IOMEM */</span>

<span class="cp">#ifdef i82975x_DEBUG_IOMEM</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">i82975x_print_dram_timings</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mch_window</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * The register meanings are from Intel specs;</span>
<span class="cm">	 * (shows 13-5-5-5 for 800-DDR2)</span>
<span class="cm">	 * Asus P5W Bios reports 15-5-4-4</span>
<span class="cm">	 * What&#39;s your religion?</span>
<span class="cm">	 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">caslats</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">6</span> <span class="p">};</span>
	<span class="n">u32</span>	<span class="n">dtreg</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">dtreg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="mh">0x114</span><span class="p">);</span>
	<span class="n">dtreg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="mh">0x194</span><span class="p">);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRAM Timings :     Ch0    Ch1</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;                RAS Active Min = %d     %d</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;                CAS latency    =  %d      %d</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;                RAS to CAS     =  %d      %d</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;                RAS precharge  =  %d      %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="n">dtreg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">19</span> <span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">,</span>
			<span class="p">(</span><span class="n">dtreg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">,</span>
		<span class="n">caslats</span><span class="p">[(</span><span class="n">dtreg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">],</span>
			<span class="n">caslats</span><span class="p">[(</span><span class="n">dtreg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">],</span>
		<span class="p">((</span><span class="n">dtreg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
			<span class="p">((</span><span class="n">dtreg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">(</span><span class="n">dtreg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
			<span class="p">(</span><span class="n">dtreg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span>
	<span class="p">);</span>

<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i82975x_probe1</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dev_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">edac_mc_layer</span> <span class="n">layers</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">i82975x_pvt</span> <span class="o">*</span><span class="n">pvt</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mch_window</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mchbar</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">drc</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">i82975x_error_info</span> <span class="n">discard</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">chans</span><span class="p">;</span>
<span class="cp">#ifdef i82975x_DEBUG_IOMEM</span>
	<span class="n">u8</span> <span class="n">c0drb</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">c1drb</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cp">#endif</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I82975X_MCHBAR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mchbar</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mchbar</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s(): failed, MCHBAR disabled!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mchbar</span> <span class="o">&amp;=</span> <span class="mh">0xffffc000</span><span class="p">;</span>	<span class="cm">/* bits 31:14 used for 16K window */</span>
	<span class="n">mch_window</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">mchbar</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">);</span>

<span class="cp">#ifdef i82975x_DEBUG_IOMEM</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;MCHBAR real = %0x, remapped = %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">mchbar</span><span class="p">,</span> <span class="n">mch_window</span><span class="p">);</span>

	<span class="n">c0drb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB_CH0R0</span><span class="p">);</span>
	<span class="n">c0drb</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB_CH0R1</span><span class="p">);</span>
	<span class="n">c0drb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB_CH0R2</span><span class="p">);</span>
	<span class="n">c0drb</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB_CH0R3</span><span class="p">);</span>
	<span class="n">c1drb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB_CH1R0</span><span class="p">);</span>
	<span class="n">c1drb</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB_CH1R1</span><span class="p">);</span>
	<span class="n">c1drb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB_CH1R2</span><span class="p">);</span>
	<span class="n">c1drb</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRB_CH1R3</span><span class="p">);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRBCH0R0 = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c0drb</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRBCH0R1 = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c0drb</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRBCH0R2 = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c0drb</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRBCH0R3 = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c0drb</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRBCH1R0 = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c1drb</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRBCH1R1 = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c1drb</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRBCH1R2 = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c1drb</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRBCH1R3 = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c1drb</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
<span class="cp">#endif</span>

	<span class="n">drc</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRC_CH0M0</span><span class="p">);</span>
	<span class="n">drc</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_DRC_CH1M0</span><span class="p">);</span>
<span class="cp">#ifdef i82975x_DEBUG_IOMEM</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRC_CH0 = %0x, %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">drc</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">((</span><span class="n">drc</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">?</span>
				<span class="s">&quot;ECC enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;ECC disabled&quot;</span><span class="p">);</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;DRC_CH1 = %0x, %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">drc</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
			<span class="p">((</span><span class="n">drc</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">?</span>
				<span class="s">&quot;ECC enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;ECC disabled&quot;</span><span class="p">);</span>

	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;C0 BNKARC = %0x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">readw</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_C0BNKARC</span><span class="p">));</span>
	<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;C1 BNKARC = %0x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">readw</span><span class="p">(</span><span class="n">mch_window</span> <span class="o">+</span> <span class="n">I82975X_C1BNKARC</span><span class="p">));</span>
	<span class="n">i82975x_print_dram_timings</span><span class="p">(</span><span class="n">mch_window</span><span class="p">);</span>
	<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(((</span><span class="n">drc</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">||</span> <span class="p">((</span><span class="n">drc</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">i82975x_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="s">&quot;ECC disabled on both channels.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">chans</span> <span class="o">=</span> <span class="n">dual_channel_active</span><span class="p">(</span><span class="n">mch_window</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* assuming only one controller, index thus is 0 */</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">type</span> <span class="o">=</span> <span class="n">EDAC_MC_LAYER_CHIP_SELECT</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="n">I82975X_NR_DIMMS</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">is_virt_csrow</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">type</span> <span class="o">=</span> <span class="n">EDAC_MC_LAYER_CHANNEL</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="n">I82975X_NR_CSROWS</span><span class="p">(</span><span class="n">chans</span><span class="p">);</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">is_virt_csrow</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">mci</span> <span class="o">=</span> <span class="n">edac_mc_alloc</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">layers</span><span class="p">),</span> <span class="n">layers</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pvt</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mci</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s(): init mci</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mtype_cap</span> <span class="o">=</span> <span class="n">MEM_FLAG_DDR2</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_ctl_cap</span> <span class="o">=</span> <span class="n">EDAC_FLAG_NONE</span> <span class="o">|</span> <span class="n">EDAC_FLAG_SECDED</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_cap</span> <span class="o">=</span> <span class="n">EDAC_FLAG_NONE</span> <span class="o">|</span> <span class="n">EDAC_FLAG_SECDED</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mod_name</span> <span class="o">=</span> <span class="n">EDAC_MOD_STR</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mod_ver</span> <span class="o">=</span> <span class="n">I82975X_REVISION</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="n">i82975x_devs</span><span class="p">[</span><span class="n">dev_idx</span><span class="p">].</span><span class="n">ctl_name</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev_name</span> <span class="o">=</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_check</span> <span class="o">=</span> <span class="n">i82975x_check</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">ctl_page_to_phys</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s(): init pvt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">pvt</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">i82975x_pvt</span> <span class="o">*</span><span class="p">)</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">pvt_info</span><span class="p">;</span>
	<span class="n">pvt</span><span class="o">-&gt;</span><span class="n">mch_window</span> <span class="o">=</span> <span class="n">mch_window</span><span class="p">;</span>
	<span class="n">i82975x_init_csrows</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="n">pdev</span><span class="p">,</span> <span class="n">mch_window</span><span class="p">);</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">scrub_mode</span> <span class="o">=</span> <span class="n">SCRUB_HW_SRC</span><span class="p">;</span>
	<span class="n">i82975x_get_error_info</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">discard</span><span class="p">);</span>  <span class="cm">/* clear counters */</span>

	<span class="cm">/* finalize this instance of memory controller with edac core */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">edac_mc_add_mc</span><span class="p">(</span><span class="n">mci</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s(): failed edac_mc_add_mc()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* get this far and it&#39;s successful */</span>
	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s(): success</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail2:</span>
	<span class="n">edac_mc_free</span><span class="p">(</span><span class="n">mci</span><span class="p">);</span>

<span class="nl">fail1:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">mch_window</span><span class="p">);</span>
<span class="nl">fail0:</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* returns count (&gt;= 0), or negative on error */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">i82975x_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">i82975x_probe1</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ent</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mci_pdev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">mci_pdev</span> <span class="o">=</span> <span class="n">pci_dev_get</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">i82975x_remove_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i82975x_pvt</span> <span class="o">*</span><span class="n">pvt</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">mci</span> <span class="o">=</span> <span class="n">edac_mc_del_mc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mci</span>  <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pvt</span> <span class="o">=</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">pvt_info</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pvt</span><span class="o">-&gt;</span><span class="n">mch_window</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span> <span class="n">pvt</span><span class="o">-&gt;</span><span class="n">mch_window</span> <span class="p">);</span>

	<span class="n">edac_mc_free</span><span class="p">(</span><span class="n">mci</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">i82975x_pci_tbl</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="n">PCI_VEND_DEV</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mi">82975</span><span class="n">_0</span><span class="p">),</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">I82975X</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span>
	<span class="p">}</span>	<span class="cm">/* 0 terminated list. */</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">i82975x_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">i82975x_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">EDAC_MOD_STR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">i82975x_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">i82975x_remove_one</span><span class="p">),</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">i82975x_pci_tbl</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">i82975x_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pci_rc</span><span class="p">;</span>

	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

       <span class="cm">/* Ensure that the OPSTATE is set correctly for POLL or NMI */</span>
       <span class="n">opstate_init</span><span class="p">();</span>

	<span class="n">pci_rc</span> <span class="o">=</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i82975x_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mci_pdev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mci_pdev</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span>
				<span class="n">PCI_DEVICE_ID_INTEL_82975_0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mci_pdev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;i82975x pci_get_device fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">pci_rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">pci_rc</span> <span class="o">=</span> <span class="n">i82975x_init_one</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">,</span> <span class="n">i82975x_pci_tbl</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pci_rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;i82975x init fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">pci_rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail1:</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i82975x_driver</span><span class="p">);</span>

<span class="nl">fail0:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mci_pdev</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pci_rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">i82975x_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i82975x_driver</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i82975x_registered</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i82975x_remove_one</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">i82975x_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">i82975x_exit</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Arvind R. &lt;arvino55@gmail.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;MC support for Intel 82975 memory hub controllers&quot;</span><span class="p">);</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">edac_op_state</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">edac_op_state</span><span class="p">,</span> <span class="s">&quot;EDAC Error Reporting state: 0=Poll,1=NMI&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
