// Seed: 2175838164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  id_11(
      .id_0(id_7 << ~id_1)
  );
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply0 id_7
);
  assign id_1 = 1'h0;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_7 = 1'b0;
  assign id_7 = 1;
  id_10(
      .id_0((1))
  );
  wire id_11;
endmodule
