

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'
================================================================
* Date:           Fri Jun  7 17:45:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      400|      400|  4.000 us|  4.000 us|  400|  400|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1_VITIS_LOOP_65_2  |      398|      398|         4|          1|          1|   396|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      123|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       46|      213|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_6ns_6ns_9_4_1_U23  |mac_muladd_4ns_6ns_6ns_9_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_190_p2     |         +|   0|  0|  16|           9|           4|
    |add_ln63_2_fu_132_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln63_fu_184_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln65_fu_159_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln70_fu_226_p2       |         +|   0|  0|  16|           9|           1|
    |icmp_ln63_fu_126_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln65_fu_141_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln63_1_fu_147_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln63_2_fu_203_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln63_3_fu_214_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln63_fu_196_p3    |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 123|          55|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten23_load  |   9|          2|    9|         18|
    |i_fu_52                                 |   9|          2|    4|          8|
    |idx_1_fu_60                             |   9|          2|    9|         18|
    |idx_fu_56                               |   9|          2|    9|         18|
    |indvar_flatten23_fu_68                  |   9|          2|    9|         18|
    |k_fu_64                                 |   9|          2|    6|         12|
    |y_WEN_A                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |i_fu_52                           |  4|   0|    4|          0|
    |icmp_ln65_reg_304                 |  1|   0|    1|          0|
    |icmp_ln65_reg_304_pp0_iter1_reg   |  1|   0|    1|          0|
    |idx_1_fu_60                       |  9|   0|    9|          0|
    |idx_fu_56                         |  9|   0|    9|          0|
    |indvar_flatten23_fu_68            |  9|   0|    9|          0|
    |k_fu_64                           |  6|   0|    6|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 46|   0|   46|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2|  return value|
|y_Addr_A         |  out|   32|        bram|                                                                   y|         array|
|y_EN_A           |  out|    1|        bram|                                                                   y|         array|
|y_WEN_A          |  out|    2|        bram|                                                                   y|         array|
|y_Din_A          |  out|   16|        bram|                                                                   y|         array|
|y_Dout_A         |   in|   16|        bram|                                                                   y|         array|
|tmpy_V_address0  |  out|    9|   ap_memory|                                                              tmpy_V|         array|
|tmpy_V_ce0       |  out|    1|   ap_memory|                                                              tmpy_V|         array|
|tmpy_V_q0        |   in|   11|   ap_memory|                                                              tmpy_V|         array|
+-----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

