/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [27:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_1z[0] ? celloutsig_1_1z[1] : celloutsig_1_3z;
  assign celloutsig_0_4z = celloutsig_0_2z[2] ? celloutsig_0_0z[3] : celloutsig_0_1z[1];
  assign celloutsig_1_18z = celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_0_11z = in_data[13] ? celloutsig_0_0z[5] : celloutsig_0_7z;
  assign celloutsig_0_15z = celloutsig_0_11z ? celloutsig_0_5z : celloutsig_0_7z;
  assign celloutsig_0_29z = celloutsig_0_12z[1] ? celloutsig_0_3z[0] : celloutsig_0_8z;
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_1z[1];
  assign celloutsig_0_20z = celloutsig_0_15z | celloutsig_0_18z;
  assign celloutsig_1_9z = celloutsig_1_4z ^ celloutsig_1_6z[2];
  assign celloutsig_0_7z = celloutsig_0_4z ^ in_data[85];
  assign celloutsig_1_0z = in_data[109] ^ in_data[153];
  assign celloutsig_1_11z = in_data[145:135] + { celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_2z = celloutsig_0_1z[7:0] + celloutsig_0_1z[13:6];
  assign celloutsig_1_8z = { celloutsig_1_7z[4:0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z } > { celloutsig_1_7z[6:2], celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_2z > celloutsig_0_0z[8:1];
  assign celloutsig_0_17z = celloutsig_0_6z[9:5] && celloutsig_0_1z[13:9];
  assign celloutsig_1_5z = { in_data[118:109], celloutsig_1_2z, celloutsig_1_0z } < { in_data[143:134], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = in_data[129:122] < { celloutsig_1_11z[10:6], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_18z };
  assign celloutsig_0_28z = { celloutsig_0_21z[10:8], celloutsig_0_18z, celloutsig_0_20z } < celloutsig_0_0z[5:1];
  assign celloutsig_1_7z = { in_data[107], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z } * { in_data[122:117], celloutsig_1_5z };
  assign celloutsig_0_12z = celloutsig_0_2z[6:1] * { celloutsig_0_1z[10:7], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[156:154] : in_data[165:163];
  assign celloutsig_0_3z = - celloutsig_0_2z[5:2];
  assign celloutsig_0_6z = - in_data[47:20];
  assign celloutsig_0_14z = - celloutsig_0_6z[7:4];
  assign celloutsig_0_21z = ~ { celloutsig_0_6z[22:8], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_5z = | celloutsig_0_1z[10:8];
  assign celloutsig_0_18z = | { in_data[54:53], celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_1_2z = | { celloutsig_1_1z[2:1], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[25:15];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_1z = { celloutsig_0_0z[10:7], celloutsig_0_0z };
  assign celloutsig_1_6z[2] = ~ celloutsig_1_4z;
  assign celloutsig_1_6z[1:0] = { celloutsig_1_6z[2], celloutsig_1_6z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
