<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/E5A82D2C-5AD4-488A-ACFF-566345A5D6DA"><gtr:id>E5A82D2C-5AD4-488A-ACFF-566345A5D6DA</gtr:id><gtr:name>Heriot-Watt University</gtr:name><gtr:department>S of Mathematical and Computer Sciences</gtr:department><gtr:address><gtr:line1>Administration Building</gtr:line1><gtr:line2>Riccarton</gtr:line2><gtr:line3>Ricarton</gtr:line3><gtr:line4>Currie</gtr:line4><gtr:postCode>EH14 4AS</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/E5A82D2C-5AD4-488A-ACFF-566345A5D6DA"><gtr:id>E5A82D2C-5AD4-488A-ACFF-566345A5D6DA</gtr:id><gtr:name>Heriot-Watt University</gtr:name><gtr:address><gtr:line1>Administration Building</gtr:line1><gtr:line2>Riccarton</gtr:line2><gtr:line3>Ricarton</gtr:line3><gtr:line4>Currie</gtr:line4><gtr:postCode>EH14 4AS</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/A56F5C34-0655-4DCA-87D2-7D7C2228DA5C"><gtr:id>A56F5C34-0655-4DCA-87D2-7D7C2228DA5C</gtr:id><gtr:firstName>Andrew</gtr:firstName><gtr:surname>Wallace</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/42567F87-32BE-4840-AE13-DF29DD0B4834"><gtr:id>42567F87-32BE-4840-AE13-DF29DD0B4834</gtr:id><gtr:firstName>Greg</gtr:firstName><gtr:surname>Michaelson</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FK009931%2F1"><gtr:id>F8DA7986-00A8-440D-BD6E-6417AAA35CC8</gtr:id><gtr:title>Programmable embedded platforms for remote and compute intensive image processing applications</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/K009931/1</gtr:grantReference><gtr:abstractText>Image processing is playing an increasingly important role in our lives whether this is the numerous sources of social provision e.g. TV, or the increased reliance on security to protect our everyday lives through the proliferation of security cameras in airports and town centres. There are also healthcare applications with increased need for 3-dimensional (3D) images such as in viewing 3D computerised tomography scans to provide much more intelligent treatment. In automotive applications, cameras are used for quality assurance in manufacture and situational awareness in use. In security applications, organisations are keen to have more intelligent views of scenes to highlight security risks and dangers. This has increased the amount of visual information that we process and store, and has placed increasing importance on the users' ability to process data where it is received, thus pushing for more intelligent image processing.
Whilst a lot of innovative work has been done to derive the algorithms to provide this intelligence, there is a clear need for suitable, high performance, lower power hardware to provide the processing as in many cases, these systems may be remote e.g. security cameras with limited interconnection. We could wait for technology evolutions to provide the increased performance as before, but the warnings on process variability below 45-nm CMOS technology suggest that this might not be forthcoming and implies an increased focus on novel processor architectures is required. Whilst multi-core and application specific processors such as graphical processing units (GPUs) have been proposed, the gains have been limited. In addition, the rapid developments in the acquisition and interpretation of images together with intelligent algorithmic development, have not been matched by sound software engineering principles to develop and transform code into hardware implementations efficient in speed, memory and power. In many cases, image sensors comprise simple processing engines which communicate to some central resource for further processing. For a lot of medical and security applications, there is a need for more intelligent image acquisition, multi-view video processing (merging many views into a more useful, higher-level representation) and more context-aware acquisition devices which are aware of the existence of other cameras which can contribute to the creation of the full scene. This requires a step change in how we design and program these systems. 
Current FPGA technology such as the Xilinx Virtex-7 FPGA, offers a huge performance capability (over 6.7 Giga Multiply-Accumulate per second and up to 30 Terabits/s of memory bandwidth) and better power efficiency than GPUs. Currently FPGA solutions are created by aggregating powerful intellectual property (IP) cores together with soft cores, but the resulting performance is limited by the overall systems architecture and programmability is severely limited. Hence, there is a clear need to derive a FPGA system architecture that best matches the algorithmic requirements but that is programmable in software for a range of algorithms in the application domain. By considering the model of computation and programming model from the outset, we propose to create a highly powerful platform for a range of image processing algorithms. The proposal combines the FPGA processor design expertise in Queen's University (Woods), with the software language and compiler research (Michaelson) and image processing expertise (Wallace) at Heriot-Watt University. A key aspect is to ensure close interaction between the processor development and software languages and representation, in order to ensure the creation of a processor architecture configuration that is programmable in software. The research looks to radically alter the design of front end image processing systems by offering the performance of FPGA solutions with the programmability of processor solution</gtr:abstractText><gtr:fund><gtr:end>2017-04-14</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2013-04-15</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>726819</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/3F273617-B7A7-48D4-8EF6-E948690F2E28"><gtr:id>3F273617-B7A7-48D4-8EF6-E948690F2E28</gtr:id><gtr:title>Proceedings of 2nd International Workshop on Real World Domain Specific Languages</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/424da25bbe587e89ee3712f0b534778a"><gtr:id>424da25bbe587e89ee3712f0b534778a</gtr:id><gtr:otherNames>Stewart R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/273B8378-382A-42B5-B61C-FD6B41091DC1"><gtr:id>273B8378-382A-42B5-B61C-FD6B41091DC1</gtr:id><gtr:title>Chaining the RIPL and SaC DSLs for Image Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/26bc1f7c625ffb03c2333af02cd05c12"><gtr:id>26bc1f7c625ffb03c2333af02cd05c12</gtr:id><gtr:otherNames>Stewart, R.</gtr:otherNames></gtr:author></gtr:authors></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/80E29974-3873-49A2-A06F-09E652CBDAA2"><gtr:id>80E29974-3873-49A2-A06F-09E652CBDAA2</gtr:id><gtr:title>Are there Domain Specific Languages?</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f3242ca044caf223874cd646813ac557"><gtr:id>f3242ca044caf223874cd646813ac557</gtr:id><gtr:otherNames>Michaelson G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F41CD335-EF18-4755-8A63-D67EA2AA0EE8"><gtr:id>F41CD335-EF18-4755-8A63-D67EA2AA0EE8</gtr:id><gtr:title>Multiple Type Visual Tracking using a Tri-GM-PHD Filter</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/6a4f68ed32689647eca8c586d8e92027"><gtr:id>6a4f68ed32689647eca8c586d8e92027</gtr:id><gtr:otherNames>N. Baisa</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/277A8F5C-DAF9-46AE-B8BF-B38A5BB090D7"><gtr:id>277A8F5C-DAF9-46AE-B8BF-B38A5BB090D7</gtr:id><gtr:title>Visual Attention-Based Image Watermarking</gtr:title><gtr:parentPublicationTitle>IEEE Access</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/56b90271eb6b0589e9c5c235374ddd85"><gtr:id>56b90271eb6b0589e9c5c235374ddd85</gtr:id><gtr:otherNames>Bhowmik D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B2E2B59D-1156-421F-A1B1-08DC3329BECA"><gtr:id>B2E2B59D-1156-421F-A1B1-08DC3329BECA</gtr:id><gtr:title>Behavioural analysis in public space: An integrated system model from individual tracking to crowd dynamics</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4aa7d126b893254d87a8ecd6af4f1c15"><gtr:id>4aa7d126b893254d87a8ecd6af4f1c15</gtr:id><gtr:otherNames>Baisa, N.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/397A67AB-972A-4E78-9BCB-350BF70F39B2"><gtr:id>397A67AB-972A-4E78-9BCB-350BF70F39B2</gtr:id><gtr:title>Proceedings of 1st International Workshop in Real World Domain Specific Languages</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/424da25bbe587e89ee3712f0b534778a"><gtr:id>424da25bbe587e89ee3712f0b534778a</gtr:id><gtr:otherNames>Stewart R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B999A607-6C45-4C0A-B071-BB84AEEA7ED1"><gtr:id>B999A607-6C45-4C0A-B071-BB84AEEA7ED1</gtr:id><gtr:title>Profile Guided Dataflow Transformation for FPGAs and CPUs</gtr:title><gtr:parentPublicationTitle>Journal of Signal Processing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/424da25bbe587e89ee3712f0b534778a"><gtr:id>424da25bbe587e89ee3712f0b534778a</gtr:id><gtr:otherNames>Stewart R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/838B7EBF-5988-4195-82CE-A4BD24380899"><gtr:id>838B7EBF-5988-4195-82CE-A4BD24380899</gtr:id><gtr:title>An Image Processing Language: External and Shallow/Deep Embeddings</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/424da25bbe587e89ee3712f0b534778a"><gtr:id>424da25bbe587e89ee3712f0b534778a</gtr:id><gtr:otherNames>Stewart R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/EEA0289E-4E86-4FDE-9F5F-E804D4A34DE0"><gtr:id>EEA0289E-4E86-4FDE-9F5F-E804D4A34DE0</gtr:id><gtr:title>The HDPH DSLs for Scalable, Reliable Computation</gtr:title><gtr:parentPublicationTitle>Proceedings of Haskell Symposium</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9067d627157d7c7ef2df5ffc8e7b4e50"><gtr:id>9067d627157d7c7ef2df5ffc8e7b4e50</gtr:id><gtr:otherNames>Maeir, P.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/88E4E4EC-0DAB-4780-A4A3-03CE4E0658EC"><gtr:id>88E4E4EC-0DAB-4780-A4A3-03CE4E0658EC</gtr:id><gtr:title>Profile Driven Dataflow Optimisation of Mean Shift Visual Tracking</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/88c02efd7fc284fe907acbbdaf745675"><gtr:id>88c02efd7fc284fe907acbbdaf745675</gtr:id><gtr:otherNames>Bhowmik, D.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2AA21BE3-7732-47D2-8461-7214F098EE6E"><gtr:id>2AA21BE3-7732-47D2-8461-7214F098EE6E</gtr:id><gtr:title>The HdpH DSLs for scalable reliable computation</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/906e84aebf67b7080fc1cc5c8ddcbbc9"><gtr:id>906e84aebf67b7080fc1cc5c8ddcbbc9</gtr:id><gtr:otherNames>Maier P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:isbn>9781450330411</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/72FBB3CE-4EA3-434B-AF7A-A1EFB9CB01E3"><gtr:id>72FBB3CE-4EA3-434B-AF7A-A1EFB9CB01E3</gtr:id><gtr:title>RIPL: An Efficient Image Processing DSL for FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/26bc1f7c625ffb03c2333af02cd05c12"><gtr:id>26bc1f7c625ffb03c2333af02cd05c12</gtr:id><gtr:otherNames>Stewart, R.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F1714E01-8243-4090-A356-A8FE32566B72"><gtr:id>F1714E01-8243-4090-A356-A8FE32566B72</gtr:id><gtr:title>Algorithms and Architectures for Parallel Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/424da25bbe587e89ee3712f0b534778a"><gtr:id>424da25bbe587e89ee3712f0b534778a</gtr:id><gtr:otherNames>Stewart R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0440A13E-D31C-4041-BE01-3EEE740AA971"><gtr:id>0440A13E-D31C-4041-BE01-3EEE740AA971</gtr:id><gtr:title>Transparent fault tolerance for scalable functional computation</gtr:title><gtr:parentPublicationTitle>Journal of Functional Programming</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c84480844749f4821939e745921771c6"><gtr:id>c84480844749f4821939e745921771c6</gtr:id><gtr:otherNames>STEWART R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/AED9F771-984F-4278-BB93-67E230400BDD"><gtr:id>AED9F771-984F-4278-BB93-67E230400BDD</gtr:id><gtr:title>Data-flow modeling to capture the processing and data organisation of image processing algorithms in language representation</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/960b9b3e86e31fc36d94b06f987c7d7e"><gtr:id>960b9b3e86e31fc36d94b06f987c7d7e</gtr:id><gtr:otherNames>Bardak, B.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/K009931/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects/><gtr:researchTopics><gtr:researchTopic><gtr:id>D05BC2E0-0345-4A3F-8C3F-775BC42A0819</gtr:id><gtr:text>Unclassified</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>