
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2962 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kaftulal/kinpira/zedboard/zedboard.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/kaftulal/kinpira/zedboard/zedboard.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/kaftulal/kinpira/zedboard/zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/kaftulal/kinpira/zedboard/zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/kaftulal/kinpira/zedboard/zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/kaftulal/kinpira/zedboard/zedboard.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1074 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 162 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 760 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 152 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1374.066 ; gain = 375.102 ; free physical = 673 ; free virtual = 4210
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1412.082 ; gain = 38.016 ; free physical = 666 ; free virtual = 4204
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 18c981f9e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 120e87b71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.574 ; gain = 0.000 ; free physical = 213 ; free virtual = 3766

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 1dc267d28

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.574 ; gain = 0.000 ; free physical = 206 ; free virtual = 3759

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4854 unconnected nets.
INFO: [Opt 31-11] Eliminated 327 unconnected cells.
Phase 3 Sweep | Checksum: 190f4b56f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.574 ; gain = 0.000 ; free physical = 205 ; free virtual = 3759

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1f20632ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1898.574 ; gain = 0.000 ; free physical = 202 ; free virtual = 3756

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1898.574 ; gain = 0.000 ; free physical = 202 ; free virtual = 3756
Ending Logic Optimization Task | Checksum: 1f20632ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1898.574 ; gain = 0.000 ; free physical = 202 ; free virtual = 3756

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 138 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 276
Ending PowerOpt Patch Enables Task | Checksum: 1f20632ca

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 111 ; free virtual = 3412
Ending Power Optimization Task | Checksum: 1f20632ca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2370.379 ; gain = 471.805 ; free physical = 111 ; free virtual = 3412
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 2370.379 ; gain = 996.312 ; free physical = 111 ; free virtual = 3412
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 108 ; free virtual = 3412
INFO: [Common 17-1381] The checkpoint '/home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 131 ; free virtual = 3415
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 110 ; free virtual = 3409
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 112 ; free virtual = 3412
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 112 ; free virtual = 3412

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10684f37d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 107 ; free virtual = 3410

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 137159632

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3478

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 137159632

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3479
Phase 1 Placer Initialization | Checksum: 137159632

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3479

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 192f6b282

Time (s): cpu = 00:02:27 ; elapsed = 00:01:32 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 220 ; free virtual = 3468

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 192f6b282

Time (s): cpu = 00:02:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 220 ; free virtual = 3468

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1da02e9

Time (s): cpu = 00:02:54 ; elapsed = 00:01:47 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 244 ; free virtual = 3495

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1746cbd77

Time (s): cpu = 00:02:55 ; elapsed = 00:01:48 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 244 ; free virtual = 3495

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1809bce06

Time (s): cpu = 00:02:56 ; elapsed = 00:01:48 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 244 ; free virtual = 3495

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 20108acf4

Time (s): cpu = 00:03:02 ; elapsed = 00:01:51 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 243 ; free virtual = 3494

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2ba8bdaf7

Time (s): cpu = 00:03:12 ; elapsed = 00:02:00 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 241 ; free virtual = 3492

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 291b62414

Time (s): cpu = 00:03:14 ; elapsed = 00:02:02 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 237 ; free virtual = 3489

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 291b62414

Time (s): cpu = 00:03:15 ; elapsed = 00:02:03 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 236 ; free virtual = 3488
Phase 3 Detail Placement | Checksum: 291b62414

Time (s): cpu = 00:03:16 ; elapsed = 00:02:03 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 236 ; free virtual = 3487

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.749. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f42f4585

Time (s): cpu = 00:03:45 ; elapsed = 00:02:15 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3485
Phase 4.1 Post Commit Optimization | Checksum: 1f42f4585

Time (s): cpu = 00:03:46 ; elapsed = 00:02:15 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3485

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f42f4585

Time (s): cpu = 00:03:47 ; elapsed = 00:02:16 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 235 ; free virtual = 3486

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f42f4585

Time (s): cpu = 00:03:48 ; elapsed = 00:02:16 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3486

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f467cffc

Time (s): cpu = 00:03:48 ; elapsed = 00:02:17 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3486
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f467cffc

Time (s): cpu = 00:03:48 ; elapsed = 00:02:17 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3486
Ending Placer Task | Checksum: 1852eadab

Time (s): cpu = 00:03:49 ; elapsed = 00:02:17 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3486
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:59 ; elapsed = 00:02:23 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 233 ; free virtual = 3485
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 185 ; free virtual = 3485
INFO: [Common 17-1381] The checkpoint '/home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 219 ; free virtual = 3481
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 218 ; free virtual = 3480
report_utilization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 217 ; free virtual = 3480
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 217 ; free virtual = 3480
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d42dd56a ConstDB: 0 ShapeSum: b100d841 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 170f5e100

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 159 ; free virtual = 3428

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 170f5e100

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 158 ; free virtual = 3427

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 170f5e100

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 155 ; free virtual = 3426

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 170f5e100

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 155 ; free virtual = 3426
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2641bf6f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 144 ; free virtual = 3362
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.652  | TNS=0.000  | WHS=-0.223 | THS=-749.252|

Phase 2 Router Initialization | Checksum: 77fdf253

Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 145 ; free virtual = 3362

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b3aad0e2

Time (s): cpu = 00:01:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 120 ; free virtual = 3292

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3227
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15f6b851b

Time (s): cpu = 00:03:02 ; elapsed = 00:01:21 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 114 ; free virtual = 3287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.417  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 169263c79

Time (s): cpu = 00:03:03 ; elapsed = 00:01:22 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 114 ; free virtual = 3287

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 170c1f712

Time (s): cpu = 00:03:04 ; elapsed = 00:01:23 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 114 ; free virtual = 3287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.417  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17e7bdbaf

Time (s): cpu = 00:03:05 ; elapsed = 00:01:23 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 114 ; free virtual = 3287

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 13dc466a2

Time (s): cpu = 00:03:08 ; elapsed = 00:01:25 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 114 ; free virtual = 3287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.417  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a3d9c01d

Time (s): cpu = 00:03:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 114 ; free virtual = 3287
Phase 4 Rip-up And Reroute | Checksum: 1a3d9c01d

Time (s): cpu = 00:03:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 114 ; free virtual = 3287

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a3d9c01d

Time (s): cpu = 00:03:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a3d9c01d

Time (s): cpu = 00:03:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287
Phase 5 Delay and Skew Optimization | Checksum: 1a3d9c01d

Time (s): cpu = 00:03:10 ; elapsed = 00:01:26 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19cca7b41

Time (s): cpu = 00:03:15 ; elapsed = 00:01:29 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.431  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18449a6e6

Time (s): cpu = 00:03:16 ; elapsed = 00:01:29 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287
Phase 6 Post Hold Fix | Checksum: 18449a6e6

Time (s): cpu = 00:03:16 ; elapsed = 00:01:30 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.4724 %
  Global Horizontal Routing Utilization  = 18.5223 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c08e0212

Time (s): cpu = 00:03:17 ; elapsed = 00:01:30 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c08e0212

Time (s): cpu = 00:03:17 ; elapsed = 00:01:30 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11f938649

Time (s): cpu = 00:03:20 ; elapsed = 00:01:33 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 113 ; free virtual = 3287

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.431  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11f938649

Time (s): cpu = 00:03:20 ; elapsed = 00:01:33 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 114 ; free virtual = 3287
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:25 ; elapsed = 00:01:35 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 112 ; free virtual = 3286

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:34 ; elapsed = 00:01:40 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 112 ; free virtual = 3286
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 146 ; free virtual = 3302
INFO: [Common 17-1381] The checkpoint '/home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 196 ; free virtual = 3302
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2370.379 ; gain = 0.000 ; free physical = 175 ; free virtual = 3299
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2459.371 ; gain = 88.992 ; free physical = 118 ; free virtual = 3203
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2483.441 ; gain = 24.070 ; free physical = 128 ; free virtual = 3179
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2574.492 ; gain = 91.051 ; free physical = 126 ; free virtual = 3109
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 11:07:41 2017...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 996.949 ; gain = 0.000 ; free physical = 1319 ; free virtual = 4536
INFO: [Netlist 29-17] Analyzing 2956 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/.Xil/Vivado-16321-london/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/.Xil/Vivado-16321-london/dcp/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1401.125 ; gain = 59.070 ; free physical = 830 ; free virtual = 4172
Restored from archive | CPU: 3.180000 secs | Memory: 49.652939 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1401.125 ; gain = 59.070 ; free physical = 830 ; free virtual = 4172
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1074 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 162 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 760 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 152 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1401.125 ; gain = 404.176 ; free physical = 893 ; free virtual = 4172
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro0_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro0_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro10_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro10_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro10_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro10_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro11_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro11_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro11_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro11_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro12_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro12_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro12_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro12_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro13_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro13_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro13_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro13_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro14_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro14_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro14_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro14_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro15_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro15_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro15_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro15_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro16_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro16_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro16_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro16_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro17_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro17_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro17_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro17_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro18_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro18_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro18_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro18_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro19_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro19_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro19_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro19_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro1_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro1_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro20_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro20_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro20_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro20_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro21_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro21_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro21_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro21_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro22_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro22_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro22_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro22_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro23_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro23_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro23_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro23_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro24_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro24_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro24_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro24_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro2_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro2_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro3_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro3_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro4_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro4_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro4_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro4_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro5_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro5_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro5_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro5_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro6_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro6_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro6_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro6_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro7_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro7_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro7_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro7_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro8_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro8_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro8_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro8_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro9_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro9_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro9_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core0/conv/tree/r_pro9_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro0_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro0_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro10_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro10_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro10_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro10_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro11_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro11_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro11_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro11_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro12_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro12_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro12_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro12_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro13_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro13_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro13_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro13_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro14_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro14_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro14_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro14_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro15_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro15_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro15_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro15_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro16_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro16_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro16_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro16_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro17_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro17_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro17_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro17_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro18_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro18_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro18_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro18_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro19_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro19_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro19_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro19_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro1_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro1_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro20_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro20_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro20_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro20_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro21_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro21_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro21_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro21_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro22_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro22_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro22_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro22_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro23_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro23_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro23_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro23_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro24_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro24_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro24_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro24_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro2_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro2_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro3_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro3_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro4_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro4_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro4_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro4_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro5_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro5_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro5_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro5_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro6_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro6_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro6_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro6_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro7_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro7_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro7_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro7_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro8_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro8_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro8_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro8_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro9_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro9_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro9_reg input design_1_i/kinpira_v1_0_0/inst/renkon0/core1/conv/tree/r_pro9_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10232 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/kaftulal/kinpira/zedboard/zedboard.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Feb 26 11:13:00 2017. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:24 ; elapsed = 00:01:17 . Memory (MB): peak = 1896.629 ; gain = 495.504 ; free physical = 405 ; free virtual = 3722
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 11:13:00 2017...
