/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU3_INTTYPE7
#define LED__0__MASK 0x80u
#define LED__0__PC CYREG_PRT3_PC7
#define LED__0__PORT 3u
#define LED__0__SHIFT 7u
#define LED__AG CYREG_PRT3_AG
#define LED__AMUX CYREG_PRT3_AMUX
#define LED__BIE CYREG_PRT3_BIE
#define LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED__BYP CYREG_PRT3_BYP
#define LED__CTL CYREG_PRT3_CTL
#define LED__DM0 CYREG_PRT3_DM0
#define LED__DM1 CYREG_PRT3_DM1
#define LED__DM2 CYREG_PRT3_DM2
#define LED__DR CYREG_PRT3_DR
#define LED__INP_DIS CYREG_PRT3_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT3_LCD_EN
#define LED__MASK 0x80u
#define LED__PORT 3u
#define LED__PRT CYREG_PRT3_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED__PS CYREG_PRT3_PS
#define LED__SHIFT 7u
#define LED__SLW CYREG_PRT3_SLW

/* MOTOR */
#define MOTOR__0__INTTYPE CYREG_PICU3_INTTYPE6
#define MOTOR__0__MASK 0x40u
#define MOTOR__0__PC CYREG_PRT3_PC6
#define MOTOR__0__PORT 3u
#define MOTOR__0__SHIFT 6u
#define MOTOR__AG CYREG_PRT3_AG
#define MOTOR__AMUX CYREG_PRT3_AMUX
#define MOTOR__BIE CYREG_PRT3_BIE
#define MOTOR__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOTOR__BYP CYREG_PRT3_BYP
#define MOTOR__CTL CYREG_PRT3_CTL
#define MOTOR__DM0 CYREG_PRT3_DM0
#define MOTOR__DM1 CYREG_PRT3_DM1
#define MOTOR__DM2 CYREG_PRT3_DM2
#define MOTOR__DR CYREG_PRT3_DR
#define MOTOR__INP_DIS CYREG_PRT3_INP_DIS
#define MOTOR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOTOR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOTOR__LCD_EN CYREG_PRT3_LCD_EN
#define MOTOR__MASK 0x40u
#define MOTOR__PORT 3u
#define MOTOR__PRT CYREG_PRT3_PRT
#define MOTOR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOTOR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOTOR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOTOR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOTOR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOTOR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOTOR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOTOR__PS CYREG_PRT3_PS
#define MOTOR__SHIFT 6u
#define MOTOR__SLW CYREG_PRT3_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU6_INTTYPE3
#define Pin_1__0__MASK 0x08u
#define Pin_1__0__PC CYREG_PRT6_PC3
#define Pin_1__0__PORT 6u
#define Pin_1__0__SHIFT 3u
#define Pin_1__AG CYREG_PRT6_AG
#define Pin_1__AMUX CYREG_PRT6_AMUX
#define Pin_1__BIE CYREG_PRT6_BIE
#define Pin_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_1__BYP CYREG_PRT6_BYP
#define Pin_1__CTL CYREG_PRT6_CTL
#define Pin_1__DM0 CYREG_PRT6_DM0
#define Pin_1__DM1 CYREG_PRT6_DM1
#define Pin_1__DM2 CYREG_PRT6_DM2
#define Pin_1__DR CYREG_PRT6_DR
#define Pin_1__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_1__MASK 0x08u
#define Pin_1__PORT 6u
#define Pin_1__PRT CYREG_PRT6_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_1__PS CYREG_PRT6_PS
#define Pin_1__SHIFT 3u
#define Pin_1__SLW CYREG_PRT6_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU6_INTTYPE2
#define Pin_2__0__MASK 0x04u
#define Pin_2__0__PC CYREG_PRT6_PC2
#define Pin_2__0__PORT 6u
#define Pin_2__0__SHIFT 2u
#define Pin_2__AG CYREG_PRT6_AG
#define Pin_2__AMUX CYREG_PRT6_AMUX
#define Pin_2__BIE CYREG_PRT6_BIE
#define Pin_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_2__BYP CYREG_PRT6_BYP
#define Pin_2__CTL CYREG_PRT6_CTL
#define Pin_2__DM0 CYREG_PRT6_DM0
#define Pin_2__DM1 CYREG_PRT6_DM1
#define Pin_2__DM2 CYREG_PRT6_DM2
#define Pin_2__DR CYREG_PRT6_DR
#define Pin_2__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_2__MASK 0x04u
#define Pin_2__PORT 6u
#define Pin_2__PRT CYREG_PRT6_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_2__PS CYREG_PRT6_PS
#define Pin_2__SHIFT 2u
#define Pin_2__SLW CYREG_PRT6_SLW

/* isr_Ts */
#define isr_Ts__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Ts__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Ts__INTC_MASK 0x04u
#define isr_Ts__INTC_NUMBER 2u
#define isr_Ts__INTC_PRIOR_NUM 7u
#define isr_Ts__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_Ts__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Ts__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec */
#define QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_bQuadDec_Stsreg__0__POS 0
#define QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_bQuadDec_Stsreg__1__POS 1
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_bQuadDec_Stsreg__2__POS 2
#define QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_bQuadDec_Stsreg__3__POS 3
#define QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB00_ST

/* Aumentar */
#define Aumentar__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Aumentar__0__MASK 0x02u
#define Aumentar__0__PC CYREG_PRT6_PC1
#define Aumentar__0__PORT 6u
#define Aumentar__0__SHIFT 1u
#define Aumentar__AG CYREG_PRT6_AG
#define Aumentar__AMUX CYREG_PRT6_AMUX
#define Aumentar__BIE CYREG_PRT6_BIE
#define Aumentar__BIT_MASK CYREG_PRT6_BIT_MASK
#define Aumentar__BYP CYREG_PRT6_BYP
#define Aumentar__CTL CYREG_PRT6_CTL
#define Aumentar__DM0 CYREG_PRT6_DM0
#define Aumentar__DM1 CYREG_PRT6_DM1
#define Aumentar__DM2 CYREG_PRT6_DM2
#define Aumentar__DR CYREG_PRT6_DR
#define Aumentar__INP_DIS CYREG_PRT6_INP_DIS
#define Aumentar__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Aumentar__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Aumentar__LCD_EN CYREG_PRT6_LCD_EN
#define Aumentar__MASK 0x02u
#define Aumentar__PORT 6u
#define Aumentar__PRT CYREG_PRT6_PRT
#define Aumentar__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Aumentar__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Aumentar__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Aumentar__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Aumentar__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Aumentar__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Aumentar__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Aumentar__PS CYREG_PRT6_PS
#define Aumentar__SHIFT 1u
#define Aumentar__SLW CYREG_PRT6_SLW

/* Disminuir */
#define Disminuir__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Disminuir__0__MASK 0x20u
#define Disminuir__0__PC CYREG_IO_PC_PRT15_PC5
#define Disminuir__0__PORT 15u
#define Disminuir__0__SHIFT 5u
#define Disminuir__AG CYREG_PRT15_AG
#define Disminuir__AMUX CYREG_PRT15_AMUX
#define Disminuir__BIE CYREG_PRT15_BIE
#define Disminuir__BIT_MASK CYREG_PRT15_BIT_MASK
#define Disminuir__BYP CYREG_PRT15_BYP
#define Disminuir__CTL CYREG_PRT15_CTL
#define Disminuir__DM0 CYREG_PRT15_DM0
#define Disminuir__DM1 CYREG_PRT15_DM1
#define Disminuir__DM2 CYREG_PRT15_DM2
#define Disminuir__DR CYREG_PRT15_DR
#define Disminuir__INP_DIS CYREG_PRT15_INP_DIS
#define Disminuir__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Disminuir__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Disminuir__LCD_EN CYREG_PRT15_LCD_EN
#define Disminuir__MASK 0x20u
#define Disminuir__PORT 15u
#define Disminuir__PRT CYREG_PRT15_PRT
#define Disminuir__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Disminuir__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Disminuir__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Disminuir__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Disminuir__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Disminuir__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Disminuir__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Disminuir__PS CYREG_PRT15_PS
#define Disminuir__SHIFT 5u
#define Disminuir__SLW CYREG_PRT15_SLW

/* PWM_Motor */
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PWM_Motor_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Motor_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PWM_Motor_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Motor_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Motor_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Motor_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_Motor_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* Reset_PWM */
#define Reset_PWM__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Reset_PWM__0__MASK 0x80u
#define Reset_PWM__0__PC CYREG_PRT0_PC7
#define Reset_PWM__0__PORT 0u
#define Reset_PWM__0__SHIFT 7u
#define Reset_PWM__AG CYREG_PRT0_AG
#define Reset_PWM__AMUX CYREG_PRT0_AMUX
#define Reset_PWM__BIE CYREG_PRT0_BIE
#define Reset_PWM__BIT_MASK CYREG_PRT0_BIT_MASK
#define Reset_PWM__BYP CYREG_PRT0_BYP
#define Reset_PWM__CTL CYREG_PRT0_CTL
#define Reset_PWM__DM0 CYREG_PRT0_DM0
#define Reset_PWM__DM1 CYREG_PRT0_DM1
#define Reset_PWM__DM2 CYREG_PRT0_DM2
#define Reset_PWM__DR CYREG_PRT0_DR
#define Reset_PWM__INP_DIS CYREG_PRT0_INP_DIS
#define Reset_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Reset_PWM__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Reset_PWM__LCD_EN CYREG_PRT0_LCD_EN
#define Reset_PWM__MASK 0x80u
#define Reset_PWM__PORT 0u
#define Reset_PWM__PRT CYREG_PRT0_PRT
#define Reset_PWM__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Reset_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Reset_PWM__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Reset_PWM__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Reset_PWM__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Reset_PWM__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Reset_PWM__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Reset_PWM__PS CYREG_PRT0_PS
#define Reset_PWM__SHIFT 7u
#define Reset_PWM__SLW CYREG_PRT0_SLW

/* Reset_pin */
#define Reset_pin__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Reset_pin__0__MASK 0x40u
#define Reset_pin__0__PC CYREG_PRT0_PC6
#define Reset_pin__0__PORT 0u
#define Reset_pin__0__SHIFT 6u
#define Reset_pin__AG CYREG_PRT0_AG
#define Reset_pin__AMUX CYREG_PRT0_AMUX
#define Reset_pin__BIE CYREG_PRT0_BIE
#define Reset_pin__BIT_MASK CYREG_PRT0_BIT_MASK
#define Reset_pin__BYP CYREG_PRT0_BYP
#define Reset_pin__CTL CYREG_PRT0_CTL
#define Reset_pin__DM0 CYREG_PRT0_DM0
#define Reset_pin__DM1 CYREG_PRT0_DM1
#define Reset_pin__DM2 CYREG_PRT0_DM2
#define Reset_pin__DR CYREG_PRT0_DR
#define Reset_pin__INP_DIS CYREG_PRT0_INP_DIS
#define Reset_pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Reset_pin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Reset_pin__LCD_EN CYREG_PRT0_LCD_EN
#define Reset_pin__MASK 0x40u
#define Reset_pin__PORT 0u
#define Reset_pin__PRT CYREG_PRT0_PRT
#define Reset_pin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Reset_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Reset_pin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Reset_pin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Reset_pin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Reset_pin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Reset_pin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Reset_pin__PS CYREG_PRT0_PS
#define Reset_pin__SHIFT 6u
#define Reset_pin__SLW CYREG_PRT0_SLW

/* encoder_A */
#define encoder_A__0__INTTYPE CYREG_PICU0_INTTYPE0
#define encoder_A__0__MASK 0x01u
#define encoder_A__0__PC CYREG_PRT0_PC0
#define encoder_A__0__PORT 0u
#define encoder_A__0__SHIFT 0u
#define encoder_A__AG CYREG_PRT0_AG
#define encoder_A__AMUX CYREG_PRT0_AMUX
#define encoder_A__BIE CYREG_PRT0_BIE
#define encoder_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define encoder_A__BYP CYREG_PRT0_BYP
#define encoder_A__CTL CYREG_PRT0_CTL
#define encoder_A__DM0 CYREG_PRT0_DM0
#define encoder_A__DM1 CYREG_PRT0_DM1
#define encoder_A__DM2 CYREG_PRT0_DM2
#define encoder_A__DR CYREG_PRT0_DR
#define encoder_A__INP_DIS CYREG_PRT0_INP_DIS
#define encoder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define encoder_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define encoder_A__LCD_EN CYREG_PRT0_LCD_EN
#define encoder_A__MASK 0x01u
#define encoder_A__PORT 0u
#define encoder_A__PRT CYREG_PRT0_PRT
#define encoder_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define encoder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define encoder_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define encoder_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define encoder_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define encoder_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define encoder_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define encoder_A__PS CYREG_PRT0_PS
#define encoder_A__SHIFT 0u
#define encoder_A__SLW CYREG_PRT0_SLW

/* encoder_B */
#define encoder_B__0__INTTYPE CYREG_PICU0_INTTYPE1
#define encoder_B__0__MASK 0x02u
#define encoder_B__0__PC CYREG_PRT0_PC1
#define encoder_B__0__PORT 0u
#define encoder_B__0__SHIFT 1u
#define encoder_B__AG CYREG_PRT0_AG
#define encoder_B__AMUX CYREG_PRT0_AMUX
#define encoder_B__BIE CYREG_PRT0_BIE
#define encoder_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define encoder_B__BYP CYREG_PRT0_BYP
#define encoder_B__CTL CYREG_PRT0_CTL
#define encoder_B__DM0 CYREG_PRT0_DM0
#define encoder_B__DM1 CYREG_PRT0_DM1
#define encoder_B__DM2 CYREG_PRT0_DM2
#define encoder_B__DR CYREG_PRT0_DR
#define encoder_B__INP_DIS CYREG_PRT0_INP_DIS
#define encoder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define encoder_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define encoder_B__LCD_EN CYREG_PRT0_LCD_EN
#define encoder_B__MASK 0x02u
#define encoder_B__PORT 0u
#define encoder_B__PRT CYREG_PRT0_PRT
#define encoder_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define encoder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define encoder_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define encoder_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define encoder_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define encoder_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define encoder_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define encoder_B__PS CYREG_PRT0_PS
#define encoder_B__SHIFT 1u
#define encoder_B__SLW CYREG_PRT0_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x00u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x01u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x01u

/* isr_Aumentar */
#define isr_Aumentar__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Aumentar__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Aumentar__INTC_MASK 0x01u
#define isr_Aumentar__INTC_NUMBER 0u
#define isr_Aumentar__INTC_PRIOR_NUM 7u
#define isr_Aumentar__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_Aumentar__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Aumentar__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_TimerHW */
#define Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x01u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x01u
#define Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* isr_Disminuir */
#define isr_Disminuir__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Disminuir__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Disminuir__INTC_MASK 0x02u
#define isr_Disminuir__INTC_NUMBER 1u
#define isr_Disminuir__INTC_PRIOR_NUM 7u
#define isr_Disminuir__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_Disminuir__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Disminuir__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
