INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project/cslab/lab/UART/UART.srcs/sources_1/new/BaudTickGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project/cslab/lab/UART/UART.srcs/sources_1/new/async_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project/cslab/lab/UART/UART.srcs/sim_1/new/tb_async_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_async_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/cslab/lab/UART/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
