Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 23 16:48:04 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toppo_timing_summary_routed.rpt -pb toppo_timing_summary_routed.pb -rpx toppo_timing_summary_routed.rpx -warn_on_violation
| Design       : toppo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.756        0.000                      0                  790        0.129        0.000                      0                  790        3.000        0.000                       0                   446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       26.756        0.000                      0                  790        0.129        0.000                      0                  790       19.500        0.000                       0                   442  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.756ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 2.887ns (22.539%)  route 9.922ns (77.461%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.497    11.197    stuffISee/Vert/count8to12/compressTag
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152    11.349 r  stuffISee/Vert/count8to12/flip4_i_1__33/O
                         net (fo=5, routed)           0.514    11.862    birdCounter/ce
    SLICE_X60Y38         FDRE                                         r  birdCounter/flip3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.515    38.520    birdCounter/clk_out
    SLICE_X60Y38         FDRE                                         r  birdCounter/flip3/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X60Y38         FDRE (Setup_fdre_C_CE)      -0.371    38.618    birdCounter/flip3
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                 26.756    

Slack (MET) :             26.756ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 2.887ns (22.539%)  route 9.922ns (77.461%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.497    11.197    stuffISee/Vert/count8to12/compressTag
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152    11.349 r  stuffISee/Vert/count8to12/flip4_i_1__33/O
                         net (fo=5, routed)           0.514    11.862    birdCounter/ce
    SLICE_X60Y38         FDRE                                         r  birdCounter/flip4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.515    38.520    birdCounter/clk_out
    SLICE_X60Y38         FDRE                                         r  birdCounter/flip4/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X60Y38         FDRE (Setup_fdre_C_CE)      -0.371    38.618    birdCounter/flip4
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                 26.756    

Slack (MET) :             26.819ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.709ns  (logic 2.887ns (22.716%)  route 9.822ns (77.284%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.497    11.197    stuffISee/Vert/count8to12/compressTag
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152    11.349 r  stuffISee/Vert/count8to12/flip4_i_1__33/O
                         net (fo=5, routed)           0.414    11.763    birdCounter/ce
    SLICE_X59Y38         FDRE                                         r  birdCounter/flip1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.515    38.520    birdCounter/clk_out
    SLICE_X59Y38         FDRE                                         r  birdCounter/flip1/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X59Y38         FDRE (Setup_fdre_C_CE)      -0.407    38.582    birdCounter/flip1
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                 26.819    

Slack (MET) :             26.819ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.709ns  (logic 2.887ns (22.716%)  route 9.822ns (77.284%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.497    11.197    stuffISee/Vert/count8to12/compressTag
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152    11.349 r  stuffISee/Vert/count8to12/flip4_i_1__33/O
                         net (fo=5, routed)           0.414    11.763    birdCounter/ce
    SLICE_X59Y38         FDRE                                         r  birdCounter/flip2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.515    38.520    birdCounter/clk_out
    SLICE_X59Y38         FDRE                                         r  birdCounter/flip2/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X59Y38         FDRE (Setup_fdre_C_CE)      -0.407    38.582    birdCounter/flip2
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                 26.819    

Slack (MET) :             26.868ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.660ns  (logic 2.887ns (22.805%)  route 9.773ns (77.195%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.497    11.197    stuffISee/Vert/count8to12/compressTag
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152    11.349 r  stuffISee/Vert/count8to12/flip4_i_1__33/O
                         net (fo=5, routed)           0.365    11.713    birdCounter/ce
    SLICE_X58Y37         FDRE                                         r  birdCounter/flip0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.514    38.519    birdCounter/clk_out
    SLICE_X58Y37         FDRE                                         r  birdCounter/flip0/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X58Y37         FDRE (Setup_fdre_C_CE)      -0.407    38.581    birdCounter/flip0
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                 26.868    

Slack (MET) :             27.264ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.603ns  (logic 2.859ns (22.685%)  route 9.744ns (77.315%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.497    11.197    stuffISee/Vert/count8to12/compressTag
    SLICE_X58Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.321 r  stuffISee/Vert/count8to12/flip0_i_1__75/O
                         net (fo=1, routed)           0.336    11.657    birdCounter/out_0
    SLICE_X58Y37         FDRE                                         r  birdCounter/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.514    38.519    birdCounter/clk_out
    SLICE_X58Y37         FDRE                                         r  birdCounter/flip0/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.067    38.921    birdCounter/flip0
  -------------------------------------------------------------------
                         required time                         38.921    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                 27.264    

Slack (MET) :             27.433ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.579ns  (logic 2.859ns (22.728%)  route 9.720ns (77.272%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.809    11.509    birdCounter/compressTag
    SLICE_X60Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.633 r  birdCounter/flip3_i_1__18/O
                         net (fo=1, routed)           0.000    11.633    birdCounter/flip3_i_1__18_n_0
    SLICE_X60Y38         FDRE                                         r  birdCounter/flip3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.515    38.520    birdCounter/clk_out
    SLICE_X60Y38         FDRE                                         r  birdCounter/flip3/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X60Y38         FDRE (Setup_fdre_C_D)        0.077    39.066    birdCounter/flip3
  -------------------------------------------------------------------
                         required time                         39.066    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                 27.433    

Slack (MET) :             27.460ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.557ns  (logic 2.859ns (22.768%)  route 9.698ns (77.232%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.787    11.486    birdCounter/compressTag
    SLICE_X60Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.610 r  birdCounter/flip4_i_2__15/O
                         net (fo=1, routed)           0.000    11.610    birdCounter/flip4_i_2__15_n_0
    SLICE_X60Y38         FDRE                                         r  birdCounter/flip4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.515    38.520    birdCounter/clk_out
    SLICE_X60Y38         FDRE                                         r  birdCounter/flip4/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X60Y38         FDRE (Setup_fdre_C_D)        0.081    39.070    birdCounter/flip4
  -------------------------------------------------------------------
                         required time                         39.070    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                 27.460    

Slack (MET) :             27.822ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count3to7/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird5/Horizontal/count3to7/flip3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 1.975ns (16.472%)  route 10.015ns (83.528%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.568    -0.944    stuffISee/Vert/count3to7/clk
    SLICE_X46Y49         FDRE                                         r  stuffISee/Vert/count3to7/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.466 f  stuffISee/Vert/count3to7/flip2/Q
                         net (fo=53, routed)          2.266     1.800    stuffISee/Vert/count3to7/flip2_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.295     2.095 r  stuffISee/Vert/count3to7/flip2_i_9__0/O
                         net (fo=1, routed)           0.492     2.588    stuffISee/Vert/count0to2/flip2_i_3__39
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.712 r  stuffISee/Vert/count0to2/flip2_i_7__0/O
                         net (fo=2, routed)           0.577     3.288    stuffISee/Hori/count0to2/fps0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.150     3.438 r  stuffISee/Hori/count0to2/flip2_i_3__41/O
                         net (fo=96, routed)          3.661     7.100    bird5/Horizontal/count0to2/Up16_out
    SLICE_X56Y49         LUT6 (Prop_lut6_I4_O)        0.326     7.426 r  bird5/Horizontal/count0to2/flip4_i_3__18/O
                         net (fo=6, routed)           0.957     8.383    bird5/Horizontal/count0to2/flip1_2
    SLICE_X57Y50         LUT3 (Prop_lut3_I0_O)        0.152     8.535 r  bird5/Horizontal/count0to2/flip4_i_1__16/O
                         net (fo=10, routed)          1.031     9.566    bird5/Horizontal/count3to7/ce_0
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.326     9.892 r  bird5/Horizontal/count3to7/flip3_i_2__16/O
                         net (fo=1, routed)           1.031    10.923    bird5/Horizontal/count3to7/flip3_i_2__16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124    11.047 r  bird5/Horizontal/count3to7/flip3_i_1__10/O
                         net (fo=1, routed)           0.000    11.047    bird5/Horizontal/count3to7/out_3
    SLICE_X57Y51         FDRE                                         r  bird5/Horizontal/count3to7/flip3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.444    38.448    bird5/Horizontal/count3to7/clk_out
    SLICE_X57Y51         FDRE                                         r  bird5/Horizontal/count3to7/flip3/C
                         clock pessimism              0.484    38.932    
                         clock uncertainty           -0.094    38.837    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.031    38.868    bird5/Horizontal/count3to7/flip3
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                 27.822    

Slack (MET) :             27.920ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 2.859ns (23.738%)  route 9.185ns (76.262%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.565    -0.947    funStates/clk_out
    SLICE_X44Y40         FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  funStates/s0/Q
                         net (fo=571, routed)         4.019     3.528    catcher/Vertical/count3to7/led_OBUF[0]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124     3.652 r  catcher/Vertical/count3to7/redzone0_carry_i_13/O
                         net (fo=1, routed)           0.000     3.652    catcher/Vertical/count3to7/redzone0_carry_i_13_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.028 r  catcher/Vertical/count3to7/redzone0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.028    catcher/Vertical/count3to7/redzone0_carry_i_9_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.282 r  catcher/Vertical/count3to7/redzone0_carry__0_i_4/CO[0]
                         net (fo=2, routed)           0.647     4.929    stuffISee/Vert/count8to12/redzone0_carry__0[0]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.367     5.296 r  stuffISee/Vert/count8to12/redzone0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.296    catcher/position/vgaGreen_OBUF[3]_inst_i_7_5[0]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.753 r  catcher/position/redzone0_carry__0/CO[1]
                         net (fo=1, routed)           0.591     6.344    catcher/position/redzone0
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.329     6.673 f  catcher/position/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           0.925     7.598    catcher/position/winner/yestag
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.722 r  catcher/position/winner/notag_i_3/O
                         net (fo=23, routed)          1.075     8.796    stuffISee/Vert/count8to12/netblue
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.920 r  stuffISee/Vert/count8to12/flip4_i_6__12/O
                         net (fo=1, routed)           0.655     9.576    stuffISee/Vert/count8to12/bird6tag
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.700 r  stuffISee/Vert/count8to12/flip4_i_3__32/O
                         net (fo=6, routed)           1.274    10.974    birdCounter/compressTag
    SLICE_X59Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.098 r  birdCounter/flip1_i_1__31/O
                         net (fo=1, routed)           0.000    11.098    birdCounter/flip1_i_1__31_n_0
    SLICE_X59Y38         FDRE                                         r  birdCounter/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         1.515    38.520    birdCounter/clk_out
    SLICE_X59Y38         FDRE                                         r  birdCounter/flip1/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X59Y38         FDRE (Setup_fdre_C_D)        0.029    39.018    birdCounter/flip1
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                 27.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 stuffISee/Vert/count3to7/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            stuffISee/Vert/count3to7/flip4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.565    -0.616    stuffISee/Vert/count3to7/clk
    SLICE_X47Y49         FDRE                                         r  stuffISee/Vert/count3to7/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  stuffISee/Vert/count3to7/flip3/Q
                         net (fo=52, routed)          0.077    -0.398    stuffISee/Vert/count3to7/flip3_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.045    -0.353 r  stuffISee/Vert/count3to7/flip4_i_2__1/O
                         net (fo=1, routed)           0.000    -0.353    stuffISee/Vert/count3to7/out_4
    SLICE_X46Y49         FDRE                                         r  stuffISee/Vert/count3to7/flip4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.835    -0.855    stuffISee/Vert/count3to7/clk
    SLICE_X46Y49         FDRE                                         r  stuffISee/Vert/count3to7/flip4/C
                         clock pessimism              0.251    -0.603    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121    -0.482    stuffISee/Vert/count3to7/flip4
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bird5/s1to4[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird5/Vertical/count0to2/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.930%)  route 0.304ns (62.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.567    -0.614    bird5/clk_out
    SLICE_X53Y49         FDRE                                         r  bird5/s1to4[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  bird5/s1to4[2]/Q
                         net (fo=13, routed)          0.304    -0.169    bird5/Vertical/count0to2/Q[1]
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.124 r  bird5/Vertical/count0to2/flip0_i_1__43/O
                         net (fo=1, routed)           0.000    -0.124    bird5/Vertical/count0to2/out_0_1
    SLICE_X55Y52         FDRE                                         r  bird5/Vertical/count0to2/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.835    -0.854    bird5/Vertical/count0to2/clk_out
    SLICE_X55Y52         FDRE                                         r  bird5/Vertical/count0to2/flip0/C
                         clock pessimism              0.508    -0.345    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.091    -0.254    bird5/Vertical/count0to2/flip0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bird6/Horizontal/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird6/Horizontal/count3to7/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.548%)  route 0.312ns (57.452%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.559    -0.622    bird6/Horizontal/count0to2/clk_out
    SLICE_X37Y35         FDRE                                         r  bird6/Horizontal/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  bird6/Horizontal/count0to2/flip2/Q
                         net (fo=12, routed)          0.093    -0.388    bird6/Horizontal/count0to2/flip2_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.343 r  bird6/Horizontal/count0to2/flip4_i_3__22/O
                         net (fo=6, routed)           0.219    -0.124    bird6/Horizontal/count3to7/flip3_3
    SLICE_X34Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.079 r  bird6/Horizontal/count3to7/flip2_i_1__72/O
                         net (fo=1, routed)           0.000    -0.079    bird6/Horizontal/count3to7/flip2_i_1__72_n_0
    SLICE_X34Y37         FDRE                                         r  bird6/Horizontal/count3to7/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.827    -0.863    bird6/Horizontal/count3to7/clk_out
    SLICE_X34Y37         FDRE                                         r  bird6/Horizontal/count3to7/flip2/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.120    -0.239    bird6/Horizontal/count3to7/flip2
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bird4/Vertical/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Vertical/count3to7/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.254ns (46.293%)  route 0.295ns (53.707%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.562    -0.619    bird4/Vertical/count0to2/clk_out
    SLICE_X38Y42         FDRE                                         r  bird4/Vertical/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  bird4/Vertical/count0to2/flip2/Q
                         net (fo=12, routed)          0.146    -0.309    bird4/Vertical/count0to2/flip2_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  bird4/Vertical/count0to2/flip4_i_5__15/O
                         net (fo=7, routed)           0.149    -0.116    bird4/Vertical/count3to7/flip4_3
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 r  bird4/Vertical/count3to7/flip2_i_1__66/O
                         net (fo=1, routed)           0.000    -0.071    bird4/Vertical/count3to7/flip2_i_1__66_n_0
    SLICE_X34Y42         FDRE                                         r  bird4/Vertical/count3to7/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.830    -0.860    bird4/Vertical/count3to7/clk_out
    SLICE_X34Y42         FDRE                                         r  bird4/Vertical/count3to7/flip2/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.121    -0.235    bird4/Vertical/count3to7/flip2
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 stuffISee/Hori/count3to7/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            stuffISee/Hori/count3to7/flip4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.612%)  route 0.131ns (41.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.567    -0.614    stuffISee/Hori/count3to7/clk
    SLICE_X53Y48         FDRE                                         r  stuffISee/Hori/count3to7/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  stuffISee/Hori/count3to7/flip3/Q
                         net (fo=52, routed)          0.131    -0.342    stuffISee/Hori/count3to7/flip3_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  stuffISee/Hori/count3to7/flip4_i_2__0/O
                         net (fo=1, routed)           0.000    -0.297    stuffISee/Hori/count3to7/out_4
    SLICE_X50Y48         FDRE                                         r  stuffISee/Hori/count3to7/flip4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.838    -0.852    stuffISee/Hori/count3to7/clk
    SLICE_X50Y48         FDRE                                         r  stuffISee/Hori/count3to7/flip4/C
                         clock pessimism              0.253    -0.598    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.121    -0.477    stuffISee/Hori/count3to7/flip4
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 catcher/Vertical/count3to7/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            catcher/Vertical/count3to7/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.566    -0.615    catcher/Vertical/count3to7/clk_out
    SLICE_X55Y45         FDRE                                         r  catcher/Vertical/count3to7/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  catcher/Vertical/count3to7/flip0/Q
                         net (fo=26, routed)          0.132    -0.342    catcher/Vertical/count3to7/flip0_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  catcher/Vertical/count3to7/flip1_i_1__5/O
                         net (fo=1, routed)           0.000    -0.297    catcher/Vertical/count3to7/out_1
    SLICE_X54Y45         FDRE                                         r  catcher/Vertical/count3to7/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.837    -0.853    catcher/Vertical/count3to7/clk_out
    SLICE_X54Y45         FDRE                                         r  catcher/Vertical/count3to7/flip1/C
                         clock pessimism              0.250    -0.602    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.120    -0.482    catcher/Vertical/count3to7/flip1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bird8/Vertical/count3to7/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird8/Vertical/count3to7/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.558    -0.623    bird8/Vertical/count3to7/clk_out
    SLICE_X43Y33         FDRE                                         r  bird8/Vertical/count3to7/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  bird8/Vertical/count3to7/flip0/Q
                         net (fo=17, routed)          0.134    -0.349    bird8/Vertical/count3to7/flip0_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.304 r  bird8/Vertical/count3to7/flip2_i_1__80/O
                         net (fo=1, routed)           0.000    -0.304    bird8/Vertical/count3to7/flip2_i_1__80_n_0
    SLICE_X42Y33         FDRE                                         r  bird8/Vertical/count3to7/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.826    -0.864    bird8/Vertical/count3to7/clk_out
    SLICE_X42Y33         FDRE                                         r  bird8/Vertical/count3to7/flip2/C
                         clock pessimism              0.253    -0.610    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120    -0.490    bird8/Vertical/count3to7/flip2
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 catcher/Vertical/count3to7/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            catcher/Vertical/count3to7/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.566    -0.615    catcher/Vertical/count3to7/clk_out
    SLICE_X55Y45         FDRE                                         r  catcher/Vertical/count3to7/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  catcher/Vertical/count3to7/flip0/Q
                         net (fo=26, routed)          0.136    -0.338    catcher/Vertical/count3to7/flip0_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.293 r  catcher/Vertical/count3to7/flip2_i_1__7/O
                         net (fo=1, routed)           0.000    -0.293    catcher/Vertical/count3to7/out_2
    SLICE_X54Y45         FDRE                                         r  catcher/Vertical/count3to7/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.837    -0.853    catcher/Vertical/count3to7/clk_out
    SLICE_X54Y45         FDRE                                         r  catcher/Vertical/count3to7/flip2/C
                         clock pessimism              0.250    -0.602    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.121    -0.481    catcher/Vertical/count3to7/flip2
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bird4/Horizontal/count3to7/flip1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Horizontal/count8to12/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.272ns (47.311%)  route 0.303ns (52.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.563    -0.618    bird4/Horizontal/count3to7/clk_out
    SLICE_X37Y44         FDRE                                         r  bird4/Horizontal/count3to7/flip1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  bird4/Horizontal/count3to7/flip1/Q
                         net (fo=15, routed)          0.129    -0.361    bird4/Horizontal/count3to7/flip1_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.099    -0.262 r  bird4/Horizontal/count3to7/flip4_i_3__15/O
                         net (fo=7, routed)           0.174    -0.088    bird4/Horizontal/count8to12/flip3_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.043 r  bird4/Horizontal/count8to12/flip1_i_1__17/O
                         net (fo=1, routed)           0.000    -0.043    bird4/Horizontal/count8to12/out_1
    SLICE_X34Y44         FDRE                                         r  bird4/Horizontal/count8to12/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.831    -0.859    bird4/Horizontal/count8to12/clk_out
    SLICE_X34Y44         FDRE                                         r  bird4/Horizontal/count8to12/flip1/C
                         clock pessimism              0.503    -0.355    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121    -0.234    bird4/Horizontal/count8to12/flip1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 bird1/s1to4[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count0to2/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.560    -0.621    bird1/clk_out
    SLICE_X53Y32         FDRE                                         r  bird1/s1to4[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  bird1/s1to4[3]/Q
                         net (fo=13, routed)          0.146    -0.335    bird1/Horizontal/count0to2/Q[2]
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  bird1/Horizontal/count0to2/flip0_i_1__7/O
                         net (fo=1, routed)           0.000    -0.290    bird1/Horizontal/count0to2/out_0_0
    SLICE_X52Y32         FDRE                                         r  bird1/Horizontal/count0to2/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=440, routed)         0.829    -0.861    bird1/Horizontal/count0to2/clk_out
    SLICE_X52Y32         FDRE                                         r  bird1/Horizontal/count0to2/flip0/C
                         clock pessimism              0.252    -0.608    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.120    -0.488    bird1/Horizontal/count0to2/flip0
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y32     bird1/Horizontal/count0to2/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y32     bird1/Horizontal/count0to2/flip1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y32     bird1/Horizontal/count0to2/flip2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y54     bird2/Horizontal/count13to15/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y54     bird2/Horizontal/count13to15/flip1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y54     bird2/Horizontal/count13to15/flip2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y51     bird2/Horizontal/count3to7/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y51     bird2/Horizontal/count3to7/flip1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y35     bird1/Horizontal/count8to12/flip0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y35     bird1/Horizontal/count8to12/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y54     bird2/Horizontal/count13to15/flip0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y54     bird2/Horizontal/count13to15/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y54     bird2/Horizontal/count13to15/flip2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y53     bird2/Horizontal/count3to7/flip3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y50     bird3/Horizontal/count3to7/flip4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y34     bird7/Vertical/count3to7/flip0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y34     bird7/Vertical/count3to7/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y34     bird7/Vertical/count3to7/flip2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y32     bird1/Horizontal/count0to2/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y32     bird1/Horizontal/count0to2/flip0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y32     bird1/Horizontal/count0to2/flip1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y32     bird1/Horizontal/count0to2/flip1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y32     bird1/Horizontal/count0to2/flip2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y32     bird1/Horizontal/count0to2/flip2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y54     bird2/Horizontal/count13to15/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y54     bird2/Horizontal/count13to15/flip0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y54     bird2/Horizontal/count13to15/flip1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y54     bird2/Horizontal/count13to15/flip1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



