TimeQuest Timing Analyzer report for DataPath
Sat Feb 15 18:48:24 2014
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'Clock'
 12. Hold: 'Clock'
 13. Minimum Pulse Width: 'Clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Setup Transfers
 21. Hold Transfers
 22. Report TCCS
 23. Report RSKM
 24. Unconstrained Paths
 25. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DataPath                                                        ;
; Device Family      ; Cyclone                                                         ;
; Device Name        ; EP1C3T100C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Slow Model                                                      ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 67.14 MHz ; 67.14 MHz       ; Clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Setup Summary                   ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; Clock ; -13.894 ; -2157.259     ;
+-------+---------+---------------+


+-------------------------------+
; Hold Summary                  ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 2.390 ; 0.000         ;
+-------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------+
; Minimum Pulse Width Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -1.583 ; -676.399      ;
+-------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Clock'                                                                                                                                                ;
+---------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.894 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.857     ;
; -13.892 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.855     ;
; -13.848 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.825     ;
; -13.842 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.777     ;
; -13.806 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.783     ;
; -13.801 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.778     ;
; -13.714 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.677     ;
; -13.712 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.675     ;
; -13.668 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.645     ;
; -13.662 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.597     ;
; -13.656 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.619     ;
; -13.654 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.617     ;
; -13.647 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.610     ;
; -13.645 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.608     ;
; -13.626 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.603     ;
; -13.621 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.598     ;
; -13.610 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.587     ;
; -13.604 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.539     ;
; -13.601 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.578     ;
; -13.595 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.530     ;
; -13.581 ; RegisterFile:Registers|RegFile[6][0]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; -0.014     ; 14.530     ;
; -13.579 ; RegisterFile:Registers|RegFile[6][0]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; -0.014     ; 14.528     ;
; -13.568 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.545     ;
; -13.563 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.540     ;
; -13.559 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.536     ;
; -13.554 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.531     ;
; -13.535 ; RegisterFile:Registers|RegFile[6][0]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.498     ;
; -13.532 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[7][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.467     ;
; -13.532 ; RegisterFile:Registers|RegFile[3][0]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.495     ;
; -13.531 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[2][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.466     ;
; -13.530 ; RegisterFile:Registers|RegFile[3][0]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.493     ;
; -13.529 ; RegisterFile:Registers|RegFile[6][0]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; -0.042     ; 14.450     ;
; -13.497 ; RegisterFile:Registers|RegFile[0][0]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.460     ;
; -13.495 ; RegisterFile:Registers|RegFile[0][0]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.458     ;
; -13.493 ; RegisterFile:Registers|RegFile[6][0]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.456     ;
; -13.488 ; RegisterFile:Registers|RegFile[6][0]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.451     ;
; -13.486 ; RegisterFile:Registers|RegFile[3][0]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.463     ;
; -13.480 ; RegisterFile:Registers|RegFile[3][0]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.415     ;
; -13.455 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[0][14] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.432     ;
; -13.451 ; RegisterFile:Registers|RegFile[0][0]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.428     ;
; -13.445 ; RegisterFile:Registers|RegFile[0][0]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.380     ;
; -13.444 ; RegisterFile:Registers|RegFile[3][0]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.421     ;
; -13.439 ; RegisterFile:Registers|RegFile[3][0]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.416     ;
; -13.433 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[1][11] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.396     ;
; -13.432 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[2][11] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.395     ;
; -13.409 ; RegisterFile:Registers|RegFile[0][0]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.386     ;
; -13.406 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[3][14] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.369     ;
; -13.404 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[2][14] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.367     ;
; -13.404 ; RegisterFile:Registers|RegFile[0][0]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.381     ;
; -13.394 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[6][14] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.357     ;
; -13.392 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[7][14] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.355     ;
; -13.384 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[6][11] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.361     ;
; -13.374 ; RegisterFile:Registers|RegFile[4][11] ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.337     ;
; -13.352 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[7][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.287     ;
; -13.351 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[2][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.286     ;
; -13.332 ; RegisterFile:Registers|RegFile[4][11] ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.295     ;
; -13.327 ; RegisterFile:Registers|RegFile[7][3]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.028      ; 14.318     ;
; -13.327 ; RegisterFile:Registers|RegFile[4][11] ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.290     ;
; -13.325 ; RegisterFile:Registers|RegFile[7][3]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.028      ; 14.316     ;
; -13.305 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[7][15] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.268     ;
; -13.302 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[6][15] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.265     ;
; -13.296 ; RegisterFile:Registers|RegFile[4][3]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.028      ; 14.287     ;
; -13.294 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[1][13] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.257     ;
; -13.294 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[2][13] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.257     ;
; -13.294 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[7][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.229     ;
; -13.294 ; RegisterFile:Registers|RegFile[4][3]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.028      ; 14.285     ;
; -13.293 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[2][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.228     ;
; -13.289 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[4][9]  ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.266     ;
; -13.285 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[7][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.220     ;
; -13.284 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[2][9]  ; Clock        ; Clock       ; 1.000        ; -0.028     ; 14.219     ;
; -13.281 ; RegisterFile:Registers|RegFile[7][3]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.042      ; 14.286     ;
; -13.275 ; RegisterFile:Registers|RegFile[7][3]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.238     ;
; -13.275 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[0][14] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.252     ;
; -13.253 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[1][11] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.216     ;
; -13.252 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[2][11] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.215     ;
; -13.250 ; RegisterFile:Registers|RegFile[4][3]  ; RegisterFile:Registers|RegFile[4][13] ; Clock        ; Clock       ; 1.000        ; 0.042      ; 14.255     ;
; -13.244 ; RegisterFile:Registers|RegFile[4][3]  ; RegisterFile:Registers|RegFile[1][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.207     ;
; -13.239 ; RegisterFile:Registers|RegFile[7][3]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.042      ; 14.244     ;
; -13.234 ; RegisterFile:Registers|RegFile[7][3]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.042      ; 14.239     ;
; -13.233 ; RegisterFile:Registers|RegFile[3][3]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.028      ; 14.224     ;
; -13.231 ; RegisterFile:Registers|RegFile[3][3]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.028      ; 14.222     ;
; -13.226 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[3][14] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.189     ;
; -13.224 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[2][14] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.187     ;
; -13.219 ; RegisterFile:Registers|RegFile[6][0]  ; RegisterFile:Registers|RegFile[7][9]  ; Clock        ; Clock       ; 1.000        ; -0.042     ; 14.140     ;
; -13.218 ; RegisterFile:Registers|RegFile[6][0]  ; RegisterFile:Registers|RegFile[2][9]  ; Clock        ; Clock       ; 1.000        ; -0.042     ; 14.139     ;
; -13.218 ; RegisterFile:Registers|RegFile[0][3]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.028      ; 14.209     ;
; -13.217 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[0][14] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.194     ;
; -13.216 ; RegisterFile:Registers|RegFile[0][3]  ; RegisterFile:Registers|RegFile[3][9]  ; Clock        ; Clock       ; 1.000        ; 0.028      ; 14.207     ;
; -13.214 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[6][14] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.177     ;
; -13.212 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[7][14] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.175     ;
; -13.208 ; RegisterFile:Registers|RegFile[1][0]  ; RegisterFile:Registers|RegFile[0][14] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.185     ;
; -13.208 ; RegisterFile:Registers|RegFile[4][3]  ; RegisterFile:Registers|RegFile[3][13] ; Clock        ; Clock       ; 1.000        ; 0.042      ; 14.213     ;
; -13.204 ; RegisterFile:Registers|RegFile[2][1]  ; RegisterFile:Registers|RegFile[6][11] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.181     ;
; -13.203 ; RegisterFile:Registers|RegFile[4][3]  ; RegisterFile:Registers|RegFile[0][13] ; Clock        ; Clock       ; 1.000        ; 0.042      ; 14.208     ;
; -13.199 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[4][10] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.176     ;
; -13.195 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[1][11] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.158     ;
; -13.194 ; RegisterFile:Registers|RegFile[0][1]  ; RegisterFile:Registers|RegFile[2][11] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.157     ;
; -13.192 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[3][12] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.155     ;
; -13.192 ; RegisterFile:Registers|RegFile[1][1]  ; RegisterFile:Registers|RegFile[7][10] ; Clock        ; Clock       ; 1.000        ; 0.014      ; 14.169     ;
; -13.190 ; RegisterFile:Registers|RegFile[2][0]  ; RegisterFile:Registers|RegFile[0][9]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 14.153     ;
+---------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Clock'                                                                                                                                                                                                       ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.390 ; RegisterFile:Registers|RegFile[7][9]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_datain_reg0    ; Clock        ; Clock       ; 0.000        ; 0.053      ; 2.498      ;
; 2.681 ; RegisterFile:Registers|RegFile[5][6]  ; RegisterFile:Registers|RegFile[5][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.696      ;
; 2.909 ; RegisterFile:Registers|RegFile[2][14] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_datain_reg1   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 2.989      ;
; 2.933 ; RegisterFile:Registers|RegFile[2][9]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_datain_reg0    ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.041      ;
; 3.036 ; RegisterFile:Registers|RegFile[7][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg3  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.144      ;
; 3.045 ; RegisterFile:Registers|RegFile[5][6]  ; RegisterFile:Registers|RegFile[6][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.060      ;
; 3.053 ; RegisterFile:Registers|RegFile[7][2]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg2   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.119      ;
; 3.103 ; RegisterFile:Registers|RegFile[3][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.211      ;
; 3.109 ; RegisterFile:Registers|RegFile[3][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg3  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.217      ;
; 3.234 ; RegisterFile:Registers|RegFile[3][8]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg8  ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.314      ;
; 3.376 ; RegisterFile:Registers|RegFile[5][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_datain_reg1    ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.456      ;
; 3.382 ; RegisterFile:Registers|RegFile[7][1]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg1  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.448      ;
; 3.382 ; RegisterFile:Registers|RegFile[7][5]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg5   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.462      ;
; 3.399 ; RegisterFile:Registers|RegFile[7][0]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg0   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.465      ;
; 3.400 ; RegisterFile:Registers|RegFile[2][10] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_datain_reg1   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.466      ;
; 3.405 ; RegisterFile:Registers|RegFile[0][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg3  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.513      ;
; 3.414 ; RegisterFile:Registers|RegFile[7][9]  ; RegisterFile:Registers|RegFile[5][10]                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.429      ;
; 3.442 ; RegisterFile:Registers|RegFile[7][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a5~porta_address_reg3   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.550      ;
; 3.469 ; RegisterFile:Registers|RegFile[2][4]  ; RegisterFile:Registers|RegFile[2][5]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.484      ;
; 3.470 ; RegisterFile:Registers|RegFile[2][4]  ; RegisterFile:Registers|RegFile[1][5]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.485      ;
; 3.479 ; RegisterFile:Registers|RegFile[3][9]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg9  ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.559      ;
; 3.480 ; RegisterFile:Registers|RegFile[3][14] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_datain_reg1   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.560      ;
; 3.485 ; RegisterFile:Registers|RegFile[7][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg3   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.593      ;
; 3.489 ; RegisterFile:Registers|RegFile[7][2]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg2  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.555      ;
; 3.512 ; RegisterFile:Registers|RegFile[2][14] ; RegisterFile:Registers|RegFile[5][15]                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.527      ;
; 3.515 ; RegisterFile:Registers|RegFile[3][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a5~porta_address_reg3   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.623      ;
; 3.531 ; RegisterFile:Registers|RegFile[6][6]  ; RegisterFile:Registers|RegFile[5][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.546      ;
; 3.548 ; RegisterFile:Registers|RegFile[4][10] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg10  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.614      ;
; 3.558 ; RegisterFile:Registers|RegFile[3][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg3   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.666      ;
; 3.585 ; RegisterFile:Registers|RegFile[3][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg6   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.693      ;
; 3.600 ; RegisterFile:Registers|RegFile[7][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.708      ;
; 3.604 ; RegisterFile:Registers|RegFile[3][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a5~porta_address_reg6   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.712      ;
; 3.611 ; RegisterFile:Registers|RegFile[3][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg6   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.719      ;
; 3.614 ; RegisterFile:Registers|RegFile[7][4]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg4   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.722      ;
; 3.623 ; RegisterFile:Registers|RegFile[3][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.731      ;
; 3.623 ; RegisterFile:Registers|RegFile[5][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg3  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.731      ;
; 3.632 ; RegisterFile:Registers|RegFile[3][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg6   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.740      ;
; 3.652 ; RegisterFile:Registers|RegFile[3][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg6  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.760      ;
; 3.657 ; RegisterFile:Registers|RegFile[7][6]  ; RegisterFile:Registers|RegFile[5][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.028      ; 3.700      ;
; 3.663 ; RegisterFile:Registers|RegFile[7][8]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_datain_reg1    ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.771      ;
; 3.669 ; RegisterFile:Registers|RegFile[3][5]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg5   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.777      ;
; 3.678 ; RegisterFile:Registers|RegFile[4][1]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg1  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.744      ;
; 3.682 ; RegisterFile:Registers|RegFile[5][0]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_datain_reg1    ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.748      ;
; 3.691 ; RegisterFile:Registers|RegFile[7][0]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_address_reg0   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.757      ;
; 3.692 ; RegisterFile:Registers|RegFile[7][7]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg7   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.772      ;
; 3.712 ; RegisterFile:Registers|RegFile[3][2]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg2   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.778      ;
; 3.740 ; RegisterFile:Registers|RegFile[3][8]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg8   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.820      ;
; 3.751 ; RegisterFile:Registers|RegFile[7][2]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg2  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.817      ;
; 3.753 ; RegisterFile:Registers|RegFile[3][0]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg0   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.833      ;
; 3.757 ; RegisterFile:Registers|RegFile[7][2]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg2  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.823      ;
; 3.760 ; RegisterFile:Registers|RegFile[7][2]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg2   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.826      ;
; 3.761 ; RegisterFile:Registers|RegFile[7][10] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg10  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.827      ;
; 3.774 ; RegisterFile:Registers|RegFile[7][9]  ; RegisterFile:Registers|RegFile[6][10]                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.789      ;
; 3.774 ; RegisterFile:Registers|RegFile[0][8]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg8  ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.854      ;
; 3.775 ; RegisterFile:Registers|RegFile[7][8]  ; RegisterFile:Registers|RegFile[5][9]                                                          ; Clock        ; Clock       ; 0.000        ; 0.042      ; 3.832      ;
; 3.783 ; RegisterFile:Registers|RegFile[7][2]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a5~porta_address_reg2   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.849      ;
; 3.787 ; RegisterFile:Registers|RegFile[5][6]  ; RegisterFile:Registers|RegFile[4][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.802      ;
; 3.789 ; RegisterFile:Registers|RegFile[5][6]  ; RegisterFile:Registers|RegFile[7][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.804      ;
; 3.811 ; RegisterFile:Registers|RegFile[0][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a5~porta_address_reg3   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.919      ;
; 3.815 ; RegisterFile:Registers|RegFile[7][5]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_address_reg5   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.895      ;
; 3.830 ; RegisterFile:Registers|RegFile[3][8]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg8  ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.910      ;
; 3.830 ; RegisterFile:Registers|RegFile[7][5]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg5   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.910      ;
; 3.837 ; RegisterFile:Registers|RegFile[3][8]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg8   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.917      ;
; 3.845 ; RegisterFile:Registers|RegFile[2][10] ; RegisterFile:Registers|RegFile[5][11]                                                         ; Clock        ; Clock       ; 0.000        ; -0.042     ; 3.818      ;
; 3.846 ; RegisterFile:Registers|RegFile[7][1]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_address_reg1   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.912      ;
; 3.851 ; RegisterFile:Registers|RegFile[2][15] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_datain_reg0   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.931      ;
; 3.854 ; RegisterFile:Registers|RegFile[1][10] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_datain_reg1   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.920      ;
; 3.854 ; RegisterFile:Registers|RegFile[0][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg3   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 3.962      ;
; 3.874 ; RegisterFile:Registers|RegFile[2][14] ; RegisterFile:Registers|RegFile[4][15]                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.889      ;
; 3.877 ; RegisterFile:Registers|RegFile[5][5]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg5   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.957      ;
; 3.880 ; RegisterFile:Registers|RegFile[7][1]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg1  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.946      ;
; 3.895 ; RegisterFile:Registers|RegFile[6][6]  ; RegisterFile:Registers|RegFile[6][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.910      ;
; 3.900 ; RegisterFile:Registers|RegFile[7][5]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg5  ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.980      ;
; 3.900 ; RegisterFile:Registers|RegFile[2][6]  ; RegisterFile:Registers|RegFile[5][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.028      ; 3.943      ;
; 3.904 ; RegisterFile:Registers|RegFile[5][0]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg0   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 3.970      ;
; 3.910 ; RegisterFile:Registers|RegFile[3][10] ; RegisterFile:Registers|RegFile[5][10]                                                         ; Clock        ; Clock       ; 0.000        ; -0.028     ; 3.897      ;
; 3.914 ; RegisterFile:Registers|RegFile[3][9]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_address_reg9   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 3.994      ;
; 3.914 ; RegisterFile:Registers|RegFile[3][13] ; RegisterFile:Registers|RegFile[5][13]                                                         ; Clock        ; Clock       ; 0.000        ; -0.014     ; 3.915      ;
; 3.926 ; RegisterFile:Registers|RegFile[3][9]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg9   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 4.006      ;
; 3.933 ; RegisterFile:Registers|RegFile[3][9]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg9   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 4.013      ;
; 3.935 ; RegisterFile:Registers|RegFile[7][10] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_datain_reg1   ; Clock        ; Clock       ; 0.000        ; 0.011      ; 4.001      ;
; 3.938 ; RegisterFile:Registers|RegFile[5][6]  ; RegisterFile:Registers|RegFile[1][7]                                                          ; Clock        ; Clock       ; 0.000        ; -0.028     ; 3.925      ;
; 3.942 ; RegisterFile:Registers|RegFile[5][6]  ; RegisterFile:Registers|RegFile[2][7]                                                          ; Clock        ; Clock       ; 0.000        ; -0.028     ; 3.929      ;
; 3.948 ; RegisterFile:Registers|RegFile[5][1]  ; RegisterFile:Registers|RegFile[2][2]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.963      ;
; 3.948 ; RegisterFile:Registers|RegFile[3][4]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a9~porta_address_reg4   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 4.056      ;
; 3.949 ; RegisterFile:Registers|RegFile[5][1]  ; RegisterFile:Registers|RegFile[1][2]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.964      ;
; 3.951 ; RegisterFile:Registers|RegFile[7][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg3   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 4.059      ;
; 3.953 ; RegisterFile:Registers|RegFile[3][8]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg8   ; Clock        ; Clock       ; 0.000        ; 0.025      ; 4.033      ;
; 3.956 ; RegisterFile:Registers|RegFile[3][6]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_address_reg6   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 4.064      ;
; 3.957 ; RegisterFile:Registers|RegFile[2][9]  ; RegisterFile:Registers|RegFile[5][10]                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.972      ;
; 3.958 ; RegisterFile:Registers|RegFile[5][6]  ; RegisterFile:Registers|RegFile[0][7]                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.973      ;
; 3.963 ; RegisterFile:Registers|RegFile[3][13] ; RegisterFile:Registers|RegFile[5][14]                                                         ; Clock        ; Clock       ; 0.000        ; -0.014     ; 3.964      ;
; 3.964 ; RegisterFile:Registers|RegFile[7][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg3  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 4.072      ;
; 3.973 ; RegisterFile:Registers|RegFile[3][10] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg10  ; Clock        ; Clock       ; 0.000        ; 0.025      ; 4.053      ;
; 3.974 ; RegisterFile:Registers|RegFile[7][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a3~porta_address_reg3   ; Clock        ; Clock       ; 0.000        ; 0.053      ; 4.082      ;
; 3.979 ; RegisterFile:Registers|RegFile[7][5]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg5  ; Clock        ; Clock       ; 0.000        ; 0.025      ; 4.059      ;
; 3.994 ; RegisterFile:Registers|RegFile[4][10] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a7~porta_address_reg10  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 4.060      ;
; 3.995 ; RegisterFile:Registers|RegFile[4][10] ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg10 ; Clock        ; Clock       ; 0.000        ; 0.011      ; 4.061      ;
; 3.997 ; RegisterFile:Registers|RegFile[7][3]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg3  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 4.105      ;
; 3.999 ; RegisterFile:Registers|RegFile[5][5]  ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a5~porta_datain_reg0    ; Clock        ; Clock       ; 0.000        ; 0.025      ; 4.079      ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Clock'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------+
; -1.583 ; 1.000        ; 2.583          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                         ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg10 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg10 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg4  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg4  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg5  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg5  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg6  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg6  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg7  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg7  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg8  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg8  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg9  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_address_reg9  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_datain_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_datain_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_memory_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_memory_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_we_reg        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a11~porta_we_reg        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg10 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg10 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg4  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg4  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg5  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg5  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg6  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg6  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg7  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg7  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg8  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg8  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg9  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_address_reg9  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_datain_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_datain_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_datain_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_datain_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_memory_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_memory_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_memory_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_memory_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_we_reg        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a13~porta_we_reg        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg10 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg10 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg4  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg4  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg5  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg5  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg6  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg6  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg7  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg7  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg8  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg8  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg9  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_address_reg9  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_datain_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_datain_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_datain_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_datain_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_memory_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_memory_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_memory_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_memory_reg1   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_we_reg        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a15~porta_we_reg        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_address_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_address_reg0   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Clock ; Rise       ; RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_5641:auto_generated|ram_block1a1~porta_address_reg1   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; Const[*]          ; Clock      ; 17.112 ; 17.112 ; Rise       ; Clock           ;
;  Const[0]         ; Clock      ; 17.112 ; 17.112 ; Rise       ; Clock           ;
;  Const[1]         ; Clock      ; 15.387 ; 15.387 ; Rise       ; Clock           ;
;  Const[2]         ; Clock      ; 15.055 ; 15.055 ; Rise       ; Clock           ;
;  Const[3]         ; Clock      ; 15.260 ; 15.260 ; Rise       ; Clock           ;
;  Const[4]         ; Clock      ; 14.999 ; 14.999 ; Rise       ; Clock           ;
;  Const[5]         ; Clock      ; 14.144 ; 14.144 ; Rise       ; Clock           ;
;  Const[6]         ; Clock      ; 13.381 ; 13.381 ; Rise       ; Clock           ;
;  Const[7]         ; Clock      ; 14.797 ; 14.797 ; Rise       ; Clock           ;
;  Const[8]         ; Clock      ; 14.191 ; 14.191 ; Rise       ; Clock           ;
;  Const[9]         ; Clock      ; 12.654 ; 12.654 ; Rise       ; Clock           ;
;  Const[10]        ; Clock      ; 12.985 ; 12.985 ; Rise       ; Clock           ;
;  Const[11]        ; Clock      ; 13.534 ; 13.534 ; Rise       ; Clock           ;
;  Const[12]        ; Clock      ; 12.125 ; 12.125 ; Rise       ; Clock           ;
;  Const[13]        ; Clock      ; 11.552 ; 11.552 ; Rise       ; Clock           ;
;  Const[14]        ; Clock      ; 11.912 ; 11.912 ; Rise       ; Clock           ;
;  Const[15]        ; Clock      ; 9.787  ; 9.787  ; Rise       ; Clock           ;
; Control_Word[*]   ; Clock      ; 20.624 ; 20.624 ; Rise       ; Clock           ;
;  Control_Word[0]  ; Clock      ; 10.628 ; 10.628 ; Rise       ; Clock           ;
;  Control_Word[1]  ; Clock      ; 10.063 ; 10.063 ; Rise       ; Clock           ;
;  Control_Word[2]  ; Clock      ; 16.002 ; 16.002 ; Rise       ; Clock           ;
;  Control_Word[3]  ; Clock      ; 17.406 ; 17.406 ; Rise       ; Clock           ;
;  Control_Word[4]  ; Clock      ; 15.830 ; 15.830 ; Rise       ; Clock           ;
;  Control_Word[5]  ; Clock      ; 10.275 ; 10.275 ; Rise       ; Clock           ;
;  Control_Word[6]  ; Clock      ; 17.411 ; 17.411 ; Rise       ; Clock           ;
;  Control_Word[7]  ; Clock      ; 20.288 ; 20.288 ; Rise       ; Clock           ;
;  Control_Word[8]  ; Clock      ; 20.624 ; 20.624 ; Rise       ; Clock           ;
;  Control_Word[9]  ; Clock      ; 17.826 ; 17.826 ; Rise       ; Clock           ;
;  Control_Word[10] ; Clock      ; 19.783 ; 19.783 ; Rise       ; Clock           ;
;  Control_Word[11] ; Clock      ; 19.879 ; 19.879 ; Rise       ; Clock           ;
;  Control_Word[12] ; Clock      ; 17.081 ; 17.081 ; Rise       ; Clock           ;
;  Control_Word[13] ; Clock      ; 10.688 ; 10.688 ; Rise       ; Clock           ;
;  Control_Word[14] ; Clock      ; 10.330 ; 10.330 ; Rise       ; Clock           ;
;  Control_Word[15] ; Clock      ; 9.827  ; 9.827  ; Rise       ; Clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; Const[*]          ; Clock      ; -5.688 ; -5.688 ; Rise       ; Clock           ;
;  Const[0]         ; Clock      ; -7.200 ; -7.200 ; Rise       ; Clock           ;
;  Const[1]         ; Clock      ; -6.443 ; -6.443 ; Rise       ; Clock           ;
;  Const[2]         ; Clock      ; -7.395 ; -7.395 ; Rise       ; Clock           ;
;  Const[3]         ; Clock      ; -6.968 ; -6.968 ; Rise       ; Clock           ;
;  Const[4]         ; Clock      ; -6.556 ; -6.556 ; Rise       ; Clock           ;
;  Const[5]         ; Clock      ; -7.445 ; -7.445 ; Rise       ; Clock           ;
;  Const[6]         ; Clock      ; -6.234 ; -6.234 ; Rise       ; Clock           ;
;  Const[7]         ; Clock      ; -6.470 ; -6.470 ; Rise       ; Clock           ;
;  Const[8]         ; Clock      ; -7.437 ; -7.437 ; Rise       ; Clock           ;
;  Const[9]         ; Clock      ; -6.466 ; -6.466 ; Rise       ; Clock           ;
;  Const[10]        ; Clock      ; -6.828 ; -6.828 ; Rise       ; Clock           ;
;  Const[11]        ; Clock      ; -6.604 ; -6.604 ; Rise       ; Clock           ;
;  Const[12]        ; Clock      ; -7.197 ; -7.197 ; Rise       ; Clock           ;
;  Const[13]        ; Clock      ; -5.688 ; -5.688 ; Rise       ; Clock           ;
;  Const[14]        ; Clock      ; -7.515 ; -7.515 ; Rise       ; Clock           ;
;  Const[15]        ; Clock      ; -7.104 ; -7.104 ; Rise       ; Clock           ;
; Control_Word[*]   ; Clock      ; -4.797 ; -4.797 ; Rise       ; Clock           ;
;  Control_Word[0]  ; Clock      ; -6.635 ; -6.635 ; Rise       ; Clock           ;
;  Control_Word[1]  ; Clock      ; -5.561 ; -5.561 ; Rise       ; Clock           ;
;  Control_Word[2]  ; Clock      ; -8.392 ; -8.392 ; Rise       ; Clock           ;
;  Control_Word[3]  ; Clock      ; -4.797 ; -4.797 ; Rise       ; Clock           ;
;  Control_Word[4]  ; Clock      ; -6.319 ; -6.319 ; Rise       ; Clock           ;
;  Control_Word[5]  ; Clock      ; -5.294 ; -5.294 ; Rise       ; Clock           ;
;  Control_Word[6]  ; Clock      ; -5.812 ; -5.812 ; Rise       ; Clock           ;
;  Control_Word[7]  ; Clock      ; -7.097 ; -7.097 ; Rise       ; Clock           ;
;  Control_Word[8]  ; Clock      ; -8.041 ; -8.041 ; Rise       ; Clock           ;
;  Control_Word[9]  ; Clock      ; -6.033 ; -6.033 ; Rise       ; Clock           ;
;  Control_Word[10] ; Clock      ; -6.684 ; -6.684 ; Rise       ; Clock           ;
;  Control_Word[11] ; Clock      ; -7.296 ; -7.296 ; Rise       ; Clock           ;
;  Control_Word[12] ; Clock      ; -6.386 ; -6.386 ; Rise       ; Clock           ;
;  Control_Word[13] ; Clock      ; -6.695 ; -6.695 ; Rise       ; Clock           ;
;  Control_Word[14] ; Clock      ; -6.337 ; -6.337 ; Rise       ; Clock           ;
;  Control_Word[15] ; Clock      ; -5.834 ; -5.834 ; Rise       ; Clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Cout      ; Clock      ; 20.274 ; 20.274 ; Rise       ; Clock           ;
; Z         ; Clock      ; 26.029 ; 26.029 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Cout      ; Clock      ; 10.039 ; 10.039 ; Rise       ; Clock           ;
; Z         ; Clock      ; 12.721 ; 12.721 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------------+-------------+--------+----+----+--------+
; Input Port       ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------------+-------------+--------+----+----+--------+
; Const[0]         ; Cout        ; 22.492 ;    ;    ; 22.492 ;
; Const[0]         ; Z           ; 27.557 ;    ;    ; 27.557 ;
; Const[1]         ; Cout        ; 20.767 ;    ;    ; 20.767 ;
; Const[1]         ; Z           ; 26.238 ;    ;    ; 26.238 ;
; Const[2]         ; Cout        ; 20.435 ;    ;    ; 20.435 ;
; Const[2]         ; Z           ; 25.500 ;    ;    ; 25.500 ;
; Const[3]         ; Cout        ; 20.640 ;    ;    ; 20.640 ;
; Const[3]         ; Z           ; 25.705 ;    ;    ; 25.705 ;
; Const[4]         ; Cout        ; 20.379 ;    ;    ; 20.379 ;
; Const[4]         ; Z           ; 25.777 ;    ;    ; 25.777 ;
; Const[5]         ; Cout        ; 19.524 ;    ;    ; 19.524 ;
; Const[5]         ; Z           ; 24.589 ;    ;    ; 24.589 ;
; Const[6]         ; Cout        ; 18.629 ;    ;    ; 18.629 ;
; Const[6]         ; Z           ; 23.694 ;    ;    ; 23.694 ;
; Const[7]         ; Cout        ; 20.177 ;    ;    ; 20.177 ;
; Const[7]         ; Z           ; 24.796 ;    ;    ; 24.796 ;
; Const[8]         ; Cout        ; 19.571 ;    ;    ; 19.571 ;
; Const[8]         ; Z           ; 24.055 ;    ;    ; 24.055 ;
; Const[9]         ; Cout        ; 18.080 ;    ;    ; 18.080 ;
; Const[9]         ; Z           ; 22.564 ;    ;    ; 22.564 ;
; Const[10]        ; Cout        ; 18.411 ;    ;    ; 18.411 ;
; Const[10]        ; Z           ; 23.144 ;    ;    ; 23.144 ;
; Const[11]        ; Cout        ; 18.960 ;    ;    ; 18.960 ;
; Const[11]        ; Z           ; 21.536 ;    ;    ; 21.536 ;
; Const[12]        ; Cout        ; 16.738 ;    ;    ; 16.738 ;
; Const[12]        ; Z           ; 19.598 ;    ;    ; 19.598 ;
; Const[13]        ; Cout        ; 17.518 ;    ;    ; 17.518 ;
; Const[13]        ; Z           ; 19.241 ;    ;    ; 19.241 ;
; Const[14]        ; Cout        ; 17.881 ;    ;    ; 17.881 ;
; Const[14]        ; Z           ; 19.093 ;    ;    ; 19.093 ;
; Const[15]        ; Cout        ; 14.962 ;    ;    ; 14.962 ;
; Const[15]        ; Z           ; 16.968 ;    ;    ; 16.968 ;
; Control_Word[2]  ; Cout        ; 21.382 ;    ;    ; 21.382 ;
; Control_Word[2]  ; Z           ; 26.447 ;    ;    ; 26.447 ;
; Control_Word[3]  ; Cout        ; 22.786 ;    ;    ; 22.786 ;
; Control_Word[3]  ; Z           ; 27.851 ;    ;    ; 27.851 ;
; Control_Word[4]  ; Cout        ; 21.210 ;    ;    ; 21.210 ;
; Control_Word[4]  ; Z           ; 26.275 ;    ;    ; 26.275 ;
; Control_Word[5]  ; Z           ; 21.737 ;    ;    ; 21.737 ;
; Control_Word[6]  ; Cout        ; 22.791 ;    ;    ; 22.791 ;
; Control_Word[6]  ; Z           ; 27.856 ;    ;    ; 27.856 ;
; Control_Word[7]  ; Cout        ; 25.668 ;    ;    ; 25.668 ;
; Control_Word[7]  ; Z           ; 31.060 ;    ;    ; 31.060 ;
; Control_Word[8]  ; Cout        ; 26.004 ;    ;    ; 26.004 ;
; Control_Word[8]  ; Z           ; 31.069 ;    ;    ; 31.069 ;
; Control_Word[9]  ; Cout        ; 23.206 ;    ;    ; 23.206 ;
; Control_Word[9]  ; Z           ; 28.630 ;    ;    ; 28.630 ;
; Control_Word[10] ; Cout        ; 25.163 ;    ;    ; 25.163 ;
; Control_Word[10] ; Z           ; 30.228 ;    ;    ; 30.228 ;
; Control_Word[11] ; Cout        ; 25.259 ;    ;    ; 25.259 ;
; Control_Word[11] ; Z           ; 30.324 ;    ;    ; 30.324 ;
; Control_Word[12] ; Cout        ; 22.461 ;    ;    ; 22.461 ;
; Control_Word[12] ; Z           ; 27.672 ;    ;    ; 27.672 ;
+------------------+-------------+--------+----+----+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------------+-------------+--------+----+----+--------+
; Input Port       ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------------+-------------+--------+----+----+--------+
; Const[0]         ; Cout        ; 22.492 ;    ;    ; 22.492 ;
; Const[0]         ; Z           ; 23.690 ;    ;    ; 23.690 ;
; Const[1]         ; Cout        ; 20.767 ;    ;    ; 20.767 ;
; Const[1]         ; Z           ; 21.979 ;    ;    ; 21.979 ;
; Const[2]         ; Cout        ; 19.531 ;    ;    ; 19.531 ;
; Const[2]         ; Z           ; 20.743 ;    ;    ; 20.743 ;
; Const[3]         ; Cout        ; 20.640 ;    ;    ; 20.640 ;
; Const[3]         ; Z           ; 21.852 ;    ;    ; 21.852 ;
; Const[4]         ; Cout        ; 20.379 ;    ;    ; 20.379 ;
; Const[4]         ; Z           ; 21.591 ;    ;    ; 21.591 ;
; Const[5]         ; Cout        ; 18.587 ;    ;    ; 18.587 ;
; Const[5]         ; Z           ; 19.799 ;    ;    ; 19.799 ;
; Const[6]         ; Cout        ; 18.629 ;    ;    ; 18.629 ;
; Const[6]         ; Z           ; 19.841 ;    ;    ; 19.841 ;
; Const[7]         ; Cout        ; 20.177 ;    ;    ; 20.177 ;
; Const[7]         ; Z           ; 21.389 ;    ;    ; 21.389 ;
; Const[8]         ; Cout        ; 19.324 ;    ;    ; 19.324 ;
; Const[8]         ; Z           ; 19.440 ;    ;    ; 19.440 ;
; Const[9]         ; Cout        ; 18.080 ;    ;    ; 18.080 ;
; Const[9]         ; Z           ; 18.765 ;    ;    ; 18.765 ;
; Const[10]        ; Cout        ; 18.411 ;    ;    ; 18.411 ;
; Const[10]        ; Z           ; 19.623 ;    ;    ; 19.623 ;
; Const[11]        ; Cout        ; 17.393 ;    ;    ; 17.393 ;
; Const[11]        ; Z           ; 18.605 ;    ;    ; 18.605 ;
; Const[12]        ; Cout        ; 16.738 ;    ;    ; 16.738 ;
; Const[12]        ; Z           ; 17.088 ;    ;    ; 17.088 ;
; Const[13]        ; Cout        ; 17.518 ;    ;    ; 17.518 ;
; Const[13]        ; Z           ; 17.044 ;    ;    ; 17.044 ;
; Const[14]        ; Cout        ; 15.764 ;    ;    ; 15.764 ;
; Const[14]        ; Z           ; 17.769 ;    ;    ; 17.769 ;
; Const[15]        ; Cout        ; 14.962 ;    ;    ; 14.962 ;
; Const[15]        ; Z           ; 16.012 ;    ;    ; 16.012 ;
; Control_Word[2]  ; Cout        ; 21.382 ;    ;    ; 21.382 ;
; Control_Word[2]  ; Z           ; 22.594 ;    ;    ; 22.594 ;
; Control_Word[3]  ; Cout        ; 13.308 ;    ;    ; 13.308 ;
; Control_Word[3]  ; Z           ; 14.878 ;    ;    ; 14.878 ;
; Control_Word[4]  ; Cout        ; 13.585 ;    ;    ; 13.585 ;
; Control_Word[4]  ; Z           ; 14.866 ;    ;    ; 14.866 ;
; Control_Word[5]  ; Z           ; 13.644 ;    ;    ; 13.644 ;
; Control_Word[6]  ; Cout        ; 14.093 ;    ;    ; 14.093 ;
; Control_Word[6]  ; Z           ; 15.143 ;    ;    ; 15.143 ;
; Control_Word[7]  ; Cout        ; 18.711 ;    ;    ; 18.711 ;
; Control_Word[7]  ; Z           ; 19.396 ;    ;    ; 19.396 ;
; Control_Word[8]  ; Cout        ; 16.310 ;    ;    ; 16.310 ;
; Control_Word[8]  ; Z           ; 17.910 ;    ;    ; 17.910 ;
; Control_Word[9]  ; Cout        ; 15.433 ;    ;    ; 15.433 ;
; Control_Word[9]  ; Z           ; 17.031 ;    ;    ; 17.031 ;
; Control_Word[10] ; Cout        ; 14.325 ;    ;    ; 14.325 ;
; Control_Word[10] ; Z           ; 17.007 ;    ;    ; 17.007 ;
; Control_Word[11] ; Cout        ; 15.342 ;    ;    ; 15.342 ;
; Control_Word[11] ; Z           ; 17.382 ;    ;    ; 17.382 ;
; Control_Word[12] ; Cout        ; 14.267 ;    ;    ; 14.267 ;
; Control_Word[12] ; Z           ; 15.990 ;    ;    ; 15.990 ;
+------------------+-------------+--------+----+----+--------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 27152    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 27152    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 3669  ; 3669 ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 309   ; 309  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Feb 15 18:48:23 2014
Info: Command: quartus_sta DataPath -c DataPath
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Critical Warning: Synopsys Design Constraints File file not found: 'DataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name Clock Clock
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -13.894
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -13.894     -2157.259 Clock 
Info: Worst-case hold slack is 2.390
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.390         0.000 Clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.583
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.583      -676.399 Clock 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 219 megabytes
    Info: Processing ended: Sat Feb 15 18:48:24 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


