Active-HDL 10.3.3558.6081  2020-12-06 10:17:40

Elaboration top modules:
Verilog Module                tb


-------------------------------------------------------------------------------------------------
Verilog Module          | Library       | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------
tb                      | spi_testbench |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
top                     | spi_testbench |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
MainController          | spi_testbench |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
Reg_Map                 | spi_testbench |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
SPI                     | spi_testbench |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------------
spi_testbench           | None
-------------------------------------------------------------------------------------------------
