/***************************************************************************************
 * Copyright (c) 2020-2024 Institute of Computing Technology, Chinese Academy of Sciences
 *
 * DiffTest is licensed under Mulan PSL v2.
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 *          http://license.coscl.org.cn/MulanPSL2
 *
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
 * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
 * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 *
 * See the Mulan PSL v2 for more details.
 ***************************************************************************************/

package difftest.batch

import chisel3._
import chisel3.util._
import difftest._
import difftest.gateway.GatewayConfig
import difftest.common.DifftestPerf

import scala.collection.mutable.ListBuffer

case class BatchParam(config: GatewayConfig, templateLen: Int) {
  val infoWidth = (new BatchInfo).getWidth

  val MaxDataByteLen = config.batchArgByteLen._1
  val MaxDataByteWidth = log2Ceil(MaxDataByteLen)
  val MaxDataBitLen = MaxDataByteLen * 8

  val MaxInfoByteLen = config.batchArgByteLen._2
  val MaxInfoByteWidth = log2Ceil(MaxInfoByteLen)
  val MaxInfoBitLen = MaxInfoByteLen * 8
}

class BatchIO(dataType: UInt, infoType: UInt) extends Bundle {
  val data = dataType
  val info = infoType
}

class BatchOutput(data: UInt, info: UInt, config: GatewayConfig) extends Bundle {
  val io = new BatchIO(chiselTypeOf(data), chiselTypeOf(info))
  val enable = Bool()
  val step = UInt(config.stepWidth.W)
}

class BatchInfo extends Bundle {
  val id = UInt(8.W)
  val num = UInt(8.W)
}

object Batch {
  private val template = ListBuffer.empty[DifftestBundle]

  def apply(bundles: MixedVec[DifftestBundle], config: GatewayConfig): BatchOutput = {
    template ++= chiselTypeOf(bundles).distinctBy(_.desiredCppName)
    val param = BatchParam(config, template.length)
    val module = Module(new BatchEndpoint(chiselTypeOf(bundles).toSeq, config, param))
    module.in := bundles
    module.out
  }

  def getTemplate: Seq[DifftestBundle] = template.toSeq

  def getBundleID(bundleType: DifftestBundle): Int = {
    template.indexWhere(_.desiredCppName == bundleType.desiredCppName)
  }

  def getAlignWidth(bundleType: DifftestBundle): Int = {
    def byteAlignWidth(data: Data) = (data.getWidth + 7) / 8 * 8
    bundleType.elements.toSeq.reverse
      .filterNot(bundleType.isFlatten && _._1 == "valid")
      .map { case (_, data) =>
        data match {
          case vec: Vec[_] => vec.map(byteAlignWidth(_)).sum
          case _           => byteAlignWidth(data)
        }
      }
      .sum
  }

  def bundleAlign(bundle: DifftestBundle): UInt = {
    def byteAlign(data: Data): UInt = {
      val width: Int = (data.getWidth + 7) / 8 * 8
      data.asTypeOf(UInt(width.W))
    }

    MixedVecInit(
      bundle.elements.toSeq.reverse
        .filterNot(bundle.isFlatten && _._1 == "valid")
        .flatMap { case (_, data) =>
          data match {
            case vec: Vec[_] => vec.map(byteAlign(_))
            case _           => Seq(byteAlign(data))
          }
        }
    ).asUInt
  }
}

class BatchEndpoint(bundles: Seq[DifftestBundle], config: GatewayConfig, param: BatchParam) extends Module {
  val in = IO(Input(MixedVec(bundles)))

  def updateFilter = (x: DifftestBundle) => x.bits.needUpdate.isDefined
  def vecAlignWidth = (vec: Seq[DifftestBundle]) => Batch.getAlignWidth(vec.head) * vec.length

  // Process bundles without needUpdate Option as Base in parallel
  val inBase = in.filterNot(updateFilter).groupBy(_.desiredCppName).values.toSeq.map(_.toSeq)
  val inBase_w = inBase.map(vecAlignWidth)
  val dataBase_vec = WireInit(0.U.asTypeOf(MixedVec(inBase_w.map(i => UInt(i.W)).toSeq)))
  val infoBase_vec = WireInit(0.U.asTypeOf(Vec(inBase.length, UInt(param.infoWidth.W))))
  val dataLenBase_vec = WireInit(0.U.asTypeOf(Vec(inBase.length, UInt(param.MaxDataByteWidth.W))))
  inBase.zipWithIndex.foreach { case (in, idx) =>
    val base = Module(new BatchBase(chiselTypeOf(in.head), in.length, param))
    base.data_in := in
    dataBase_vec(idx) := base.data_out
    infoBase_vec(idx) := base.info_out
    dataLenBase_vec(idx) := base.data_len_out
  }
  val dataBase = dataBase_vec.asUInt
  val infoBase = infoBase_vec.asUInt
  val dataLenBase = dataLenBase_vec.foldLeft(0.U)(_ + _)
  val infoLenBase = (inBase.length * param.infoWidth / 8).U

  // Collect bundles with needUpdate Option in Pipeline
  val global_enable = WireInit(true.B)
  if (config.hasGlobalEnable) {
    global_enable := VecInit(in.flatMap(_.bits.needUpdate).toSeq).asUInt.orR
  }
  val inCollect =
    in.filter(updateFilter).groupBy(_.desiredCppName).values.toSeq.map(_.toSeq).sortBy(vecAlignWidth).reverse
  val inCollect_w = inCollect.map(vecAlignWidth)
  val dataCollect_vec = WireInit(
    0.U.asTypeOf(
      MixedVec(
        (0 to inCollect.length).map { i =>
          val width = if (i == 0) dataBase.getWidth else dataBase.getWidth + inCollect_w.take(i).sum
          UInt(width.W)
        }
      )
    )
  )
  val infoCollect_vec = WireInit(
    0.U.asTypeOf(
      MixedVec(
        (0 to inCollect.length).map(i => UInt((infoBase.getWidth + i * param.infoWidth).W))
      )
    )
  )
  val dataLenCollect_vec = WireInit(0.U.asTypeOf(Vec(inCollect.length + 1, UInt(param.MaxDataByteWidth.W))))
  val infoLenCollect_vec = WireInit(0.U.asTypeOf(Vec(inCollect.length + 1, UInt(param.MaxInfoByteWidth.W))))
  dataCollect_vec(0) := dataBase
  infoCollect_vec(0) := infoBase
  dataLenCollect_vec(0) := dataLenBase
  infoLenCollect_vec(0) := infoLenBase
  inCollect.zipWithIndex.foreach { case (in, idx) =>
    val collector = Module(
      new BatchCollector(
        chiselTypeOf(in.head),
        in.length,
        dataCollect_vec(idx).getWidth,
        infoCollect_vec(idx).getWidth,
        param,
        idx,
      )
    )
    collector.data_in := in
    collector.enable := global_enable
    collector.data_base := dataCollect_vec(idx)
    collector.info_base := infoCollect_vec(idx)
    collector.data_len_base := dataLenCollect_vec(idx)
    collector.info_len_base := infoLenCollect_vec(idx)
    dataCollect_vec(idx + 1) := collector.data_out
    infoCollect_vec(idx + 1) := collector.info_out
    dataLenCollect_vec(idx + 1) := collector.data_len_out
    infoLenCollect_vec(idx + 1) := collector.info_len_out
  }

  val BatchInterval = WireInit(0.U.asTypeOf(new BatchInfo))
  val BatchFinish = WireInit(0.U.asTypeOf(new BatchInfo))
  BatchInterval.id := Batch.getTemplate.length.U
  BatchFinish.id := (Batch.getTemplate.length + 1).U
  val step_data = dataCollect_vec.last
  val step_info = Cat(infoCollect_vec.last, BatchInterval.asUInt)
  val step_data_len = dataLenCollect_vec.last
  val step_info_len = infoLenCollect_vec.last + (param.infoWidth / 8).U
  assert(step_data_len <= param.MaxDataByteLen.U)
  assert(step_info_len <= param.MaxInfoByteLen.U)

  val state_data = RegInit(0.U(param.MaxDataBitLen.W))
  val state_data_len = RegInit(0.U(param.MaxDataByteWidth.W))
  val state_info = RegInit(0.U(param.MaxInfoBitLen.W))
  val state_info_len = RegInit(0.U(param.MaxInfoByteWidth.W))
  val state_step_cnt = RegInit(0.U(config.stepWidth.W))

  val delayed_enable = Delayer(global_enable, inCollect.length)
  val data_exceed = delayed_enable && (state_data_len +& step_data_len > param.MaxDataByteLen.U)
  val info_exceed =
    delayed_enable && (state_info_len +& step_info_len + (param.infoWidth / 8).U > param.MaxInfoByteLen.U)
  val step_exceed = delayed_enable && (state_step_cnt === config.batchSize.U)
  if (config.hasBuiltInPerf) {
    DifftestPerf("BatchExceed_data", data_exceed.asUInt)
    DifftestPerf("BatchExceed_info", info_exceed.asUInt)
    DifftestPerf("BatchExceed_step", step_exceed.asUInt)
  }

  val should_tick = data_exceed | info_exceed | step_exceed
  when(delayed_enable) {
    when(should_tick) {
      state_data := step_data
      state_data_len := step_data_len
      state_info := step_info
      state_info_len := step_info_len
      state_step_cnt := 1.U
    }.otherwise {
      state_data := state_data | step_data << (state_data_len << 3)
      state_data_len := state_data_len + step_data_len
      state_info := state_info | step_info << (state_info_len << 3)
      state_info_len := state_info_len + step_info_len
      state_step_cnt := state_step_cnt + 1.U
    }
  }

  val out = IO(Output(new BatchOutput(state_data, state_info, config)))
  out.io.data := state_data
  out.io.info := state_info | BatchFinish.asUInt << (state_info_len << 3)
  out.enable := should_tick
  out.step := Mux(out.enable, state_step_cnt, 0.U)
}

// Align Bundles without Valid Option as Batch base
class BatchBase(bundleType: DifftestBundle, length: Int, param: BatchParam) extends Module {
  val dataOut_w = Batch.getAlignWidth(bundleType) * length

  val data_in = IO(Input(Vec(length, bundleType)))

  val data_out = IO(Output(UInt(dataOut_w.W)))
  val info_out = IO(Output(UInt(param.infoWidth.W)))
  val data_len_out = IO(Output(UInt(param.MaxDataByteWidth.W)))

  data_out := VecInit(data_in.map(i => Batch.bundleAlign(i))).asUInt
  val info = Wire(new BatchInfo)
  info.id := Batch.getBundleID(bundleType).U
  info.num := length.U
  info_out := info.asUInt
  data_len_out := (data_out.getWidth / 8).U
}

// Collect Bundles with Valid by pipeline, same Class will be processed in parallel
class BatchCollector(
  bundleType: DifftestBundle,
  length: Int,
  dataBase_w: Int,
  infoBase_w: Int,
  param: BatchParam,
  delay: Int,
) extends Module {
  val alignWidth = Batch.getAlignWidth(bundleType)
  val dataOut_w = dataBase_w + alignWidth * length
  val infoOut_w = infoBase_w + param.infoWidth

  val data_in = IO(Input(Vec(length, bundleType)))
  val enable = IO(Input(Bool()))

  val data_base = IO(Input(UInt(dataBase_w.W)))
  val info_base = IO(Input(UInt(infoBase_w.W)))
  val data_len_base = IO(Input(UInt(param.MaxDataByteWidth.W)))
  val info_len_base = IO(Input(UInt(param.MaxInfoByteWidth.W)))

  val data_out = IO(Output(UInt(dataOut_w.W)))
  val info_out = IO(Output(UInt(infoOut_w.W)))
  val data_len_out = IO(Output(UInt(param.MaxDataByteWidth.W)))
  val info_len_out = IO(Output(UInt(param.MaxInfoByteWidth.W)))

  val data_state = RegInit(0.U(dataOut_w.W))
  val info_state = RegInit(0.U(infoOut_w.W))
  val data_len_state = RegInit(0.U(param.MaxDataByteWidth.W))
  val info_len_state = RegInit(0.U(param.MaxInfoByteWidth.W))

  val align_data = VecInit(data_in.map(i => Batch.bundleAlign(i)).toSeq)
  val delayer = align_data.map(d => Module(new BatchDelayer(chiselTypeOf(d), delay)))
  val delay_data = WireInit(align_data)
  val delay_valid = VecInit.fill(align_data.length)(false.B)
  for ((dm, idx) <- delayer.zipWithIndex) {
    dm.in := align_data(idx)
    dm.valid_in := data_in(idx).bits.needUpdate.get && enable
    delay_data(idx) := dm.out
    delay_valid(idx) := dm.valid_out
  }
//  val delay_data = VecInit(align_data.map(i => Delayer(i, delay)).toSeq)
//  val delay_valid = VecInit(data_in.map(i => Delayer(i.bits.needUpdate.get && enable, delay)).toSeq)

  val valid_num = PopCount(delay_valid)
  val info = Wire(new BatchInfo)
  info.id := Batch.getBundleID(bundleType).U
  info.num := valid_num

  val offset_map = (0 to length).map(i => i.U -> (i * alignWidth).U)
  val dataLen_map = (0 to length).map(i => i.U -> (i * alignWidth / 8).U)

  val data_site = WireInit(0.U((alignWidth * length).W))
  data_site := VecInit(delay_data.zipWithIndex.map { case (d, idx) =>
    val offset = if (idx == 0) 0.U else MuxLookup(PopCount(delay_valid.take(idx)), 0.U)(offset_map)
    Mux(delay_valid(idx), (d << offset).asUInt, 0.U)
  }.toSeq).reduce(_ | _)

  when(delay_valid.asUInt.orR) {
    data_state := (data_base << MuxLookup(valid_num, 0.U)(offset_map)).asUInt | data_site
    info_state := Cat(info_base, info.asUInt)
    data_len_state := data_len_base + MuxLookup(valid_num, 0.U)(dataLen_map)
    info_len_state := info_len_base + (param.infoWidth / 8).U
  }.otherwise {
    data_state := data_base
    info_state := info_base
    data_len_state := data_len_base
    info_len_state := info_len_base
  }

  data_out := data_state
  info_out := info_state
  data_len_out := data_len_state
  info_len_out := info_len_state
}

class BatchDelayer(dataType: UInt, n_cycles: Int) extends Module {
  val in = IO(Input(dataType))
  val valid_in = IO(Input(Bool()))
  val out = IO(Output(dataType))
  val valid_out = IO(Output(Bool()))

  if (n_cycles > 0) {
    val mem = Mem(n_cycles, dataType)
    val r_ptr = RegInit(0.U(log2Ceil(n_cycles).W))
    val w_ptr = RegInit(0.U(log2Ceil(n_cycles).W))

    when(valid_in) {
      mem(w_ptr) := in
      w_ptr := w_ptr + 1.U
      when(w_ptr === (n_cycles - 1).U) {
        w_ptr := 0.U
      }
    }

    valid_out := Delayer(valid_in, n_cycles)
    out := Mux(valid_out, mem(r_ptr), 0.U)
    when(valid_out) {
      r_ptr := r_ptr + 1.U
      when(r_ptr === (n_cycles - 1).U) {
        r_ptr := 0.U
      }
    }
  } else {
    out := in
    valid_out := valid_in
  }
}

