#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun Dec 10 23:13:49 2017
# Process ID: 23537
# Current directory: /media/psf/Home/Documents/VLSI/procesor/procesor.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /media/psf/Home/Documents/VLSI/procesor/procesor.runs/synth_1/top.vds
# Journal file: /media/psf/Home/Documents/VLSI/procesor/procesor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23592 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.574 ; gain = 121.086 ; free physical = 208 ; free virtual = 2043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-3491] module 'alu' declared at '/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/alu.vhd:34' bound to instance 'alu_module' of component 'alu' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'alu' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/alu.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/alu.vhd:41]
INFO: [Synth 8-3491] module 'decoder' declared at '/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/decoder.vhd:34' bound to instance 'decoder_module' of component 'decoder' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'decoder' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'decoder' (2#1) [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/decoder.vhd:47]
INFO: [Synth 8-3491] module 'gpio' declared at '/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/gpio.vhd:34' bound to instance 'gpio_module' of component 'gpio' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'gpio' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/gpio.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'gpio' (3#1) [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/gpio.vhd:44]
INFO: [Synth 8-3491] module 'program_counter' declared at '/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/program_counter.vhd:34' bound to instance 'program_counter_module' of component 'program_counter' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'program_counter' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/program_counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (4#1) [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/program_counter.vhd:43]
INFO: [Synth 8-3491] module 'reg_field' declared at '/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/register.vhd:34' bound to instance 'reg_field_module' of component 'reg_field' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'reg_field' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/register.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'reg_field' (5#1) [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/register.vhd:48]
INFO: [Synth 8-3491] module 'rom' declared at '/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/rom.vhd:29' bound to instance 'rom_module' of component 'rom' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/top.vhd:164]
INFO: [Synth 8-638] synthesizing module 'rom' [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/rom.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'rom' (6#1) [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/rom.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [/media/psf/Home/Documents/VLSI/procesor/procesor.srcs/sources_1/new/top.vhd:40]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port pc[15]
WARNING: [Synth 8-3331] design rom has unconnected port pc[14]
WARNING: [Synth 8-3331] design rom has unconnected port pc[13]
WARNING: [Synth 8-3331] design rom has unconnected port pc[12]
WARNING: [Synth 8-3331] design rom has unconnected port pc[11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1093.043 ; gain = 162.555 ; free physical = 167 ; free virtual = 2001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1093.043 ; gain = 162.555 ; free physical = 167 ; free virtual = 2001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1101.047 ; gain = 170.559 ; free physical = 167 ; free virtual = 2001
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1117.062 ; gain = 186.574 ; free physical = 150 ; free virtual = 1985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 59 ; free virtual = 1893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[1024]  | 2048x32       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 59 ; free virtual = 1893
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 59 ; free virtual = 1893
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 58 ; free virtual = 1893
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 58 ; free virtual = 1893
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 58 ; free virtual = 1893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 58 ; free virtual = 1893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 58 ; free virtual = 1893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 58 ; free virtual = 1893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |alu             |         1|
|2     |decoder         |         1|
|3     |gpio            |         1|
|4     |program_counter |         1|
|5     |reg_field       |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |alu             |     1|
|2     |decoder         |     1|
|3     |gpio            |     1|
|4     |program_counter |     1|
|5     |reg_field       |     1|
|6     |LUT5            |     3|
|7     |LUT6            |    16|
|8     |IBUF            |     2|
+------+----------------+------+

Report Instance Areas: 
+------+-------------+-------+------+
|      |Instance     |Module |Cells |
+------+-------------+-------+------+
|1     |top          |       |   235|
|2     |  rom_module |rom    |    19|
+------+-------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.133 ; gain = 283.645 ; free physical = 58 ; free virtual = 1893
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1214.133 ; gain = 203.555 ; free physical = 58 ; free virtual = 1893
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.141 ; gain = 283.652 ; free physical = 58 ; free virtual = 1893
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1284.879 ; gain = 286.887 ; free physical = 39 ; free virtual = 1841
INFO: [Common 17-1381] The checkpoint '/media/psf/Home/Documents/VLSI/procesor/procesor.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1308.891 ; gain = 0.000 ; free physical = 45 ; free virtual = 1843
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 23:14:23 2017...
