# Commit: 1929357e1dda34e455c356c21110f09f342b9a3b
## Message: Merge remote-tracking branch 'origin/patch'
## Diff:
```
diff --git a/Ghidra/Processors/HCS08/data/languages/HCS_HC.sinc b/Ghidra/Processors/HCS08/data/languages/HCS_HC.sinc
index 3e6d10db34e..9072d64f233 100644
--- a/Ghidra/Processors/HCS08/data/languages/HCS_HC.sinc
+++ b/Ghidra/Processors/HCS08/data/languages/HCS_HC.sinc
@@ -114,15 +114,15 @@ oprx8_16_SP:	imm8,SP  is imm8 & SP  { address:2 = SP  + imm8;  export *:2 addres
 # X or HIX addressing
 
 @if defined(HC05)
-oprx8_8_X:		imm8,X   is imm8 & X   { address:2 = zext(X) + imm8;   export *:1 address; }
-oprx16_8_X:		imm16,X  is imm16 & X  { address:2 = zext(X) + imm16;  export *:1 address; }
-comma_X:		","X     is X		   { address:2 = zext(X);          export *:1 address; }
+oprx8_8_X:		imm8,X   is imm8 & X   { address:2 = zext(X) + imm8;   export  address; }
+oprx16_8_X:		imm16,X  is imm16 & X  { address:2 = zext(X) + imm16;  export  address; }
+comma_X:		","X     is X		   { address:2 = zext(X);          export  address; }
 @endif
 
 @if defined(HCS08) || defined(HC08)
-oprx8_8_X:		imm8,X   is imm8 & X   { address:2 = HIX + imm8;       export *:1 address; }
-oprx16_8_X:		imm16,X  is imm16 & X  { address:2 = HIX + imm16;      export *:1 address; }
-comma_X:		","X     is X		   { address:2 = HIX;              export *:1 address; }
+oprx8_8_X:		imm8,X   is imm8 & X   { address:2 = HIX + imm8;       export address; }
+oprx16_8_X:		imm16,X  is imm16 & X  { address:2 = HIX + imm16;      export address; }
+comma_X:		","X     is X		   { address:2 = HIX;              export address; }
 @endif
 
 @if  defined(HCS08)
@@ -136,9 +136,9 @@ oprx16_16_X:	imm16,X  is imm16 & X  { address:2 = HIX + imm16;      export *:2 a
 OP1: iopr8i		is op4_6=2; iopr8i       { export iopr8i; }
 OP1: opr8a_8	is op4_6=3; opr8a_8      { export opr8a_8; }
 OP1: opr16a_8	is op4_6=4; opr16a_8     { export opr16a_8; }
-OP1: oprx16_8_X	is op4_6=5; oprx16_8_X   { export oprx16_8_X; }
-OP1: oprx8_8_X	is op4_6=6; oprx8_8_X    { export oprx8_8_X; }
-OP1: comma_X	is op4_6=7 & comma_X     { export comma_X; }
+OP1: oprx16_8_X	is op4_6=5; oprx16_8_X   { export *:1 oprx16_8_X; }
+OP1: oprx8_8_X	is op4_6=6; oprx8_8_X    { export *:1 oprx8_8_X; }
+OP1: comma_X	is op4_6=7 & comma_X     { export *:1 comma_X; }
 
 @if  defined(HCS08) || defined(HC08)
 op2_opr8a: imm8     is imm8       { export *:1 imm8; }
@@ -2074,4 +2074,3 @@ macro Push2(operand) {
 	wait();
 }
 @endif
- 
diff --git a/Ghidra/Processors/MC6800/data/languages/6805.slaspec b/Ghidra/Processors/MC6800/data/languages/6805.slaspec
index 7edef3f4951..f314c0a3116 100644
--- a/Ghidra/Processors/MC6800/data/languages/6805.slaspec
+++ b/Ghidra/Processors/MC6800/data/languages/6805.slaspec
@@ -42,13 +42,13 @@ OP1: imm8 		is op4_6=3; imm8		{ export *:1 imm8; }
 OP1: imm16 		is op4_6=4; imm16     	{ export *:1 imm16; }
 OP1: imm16,X  	is op4_6=5 & X; imm16 	{ tmp:2 = imm16 + zext(X); export *:1 tmp; }
 OP1: imm8,X   	is op4_6=6 & X; imm8  	{ tmp:2 = imm8 + zext(X); export *:1 tmp; }
-OP1: X			is op4_6=7 & X			{ tmp:2 = zext(X); export *:1 tmp; }
+OP1: ","X			is op4_6=7 & X			{ tmp:2 = zext(X); export *:1 tmp; }
 
 ADDR: imm8 			is op4_6=3; imm8		{ export *:1 imm8; }
 ADDR: imm16 		is op4_6=4; imm16   	{ export *:1 imm16; }
-ADDRI: imm16,X  	is op4_6=5 & X; imm16 	{ tmp:2 = imm16 + zext(X); export tmp; }
-ADDRI: imm8,X   	is op4_6=6 & X; imm8  	{ tmp:2 = imm8 + zext(X); export tmp; }
-ADDRI: X			is op4_6=7 & X			{ tmp:2 = zext(X); export tmp; }
+ADDRI: imm16,X  	is op4_6=5 & X; imm16 	{ tmp:2 = imm16 + zext(X); export *:1 tmp; }
+ADDRI: imm8,X   	is op4_6=6 & X; imm8  	{ tmp:2 = imm8 + zext(X); export *:1 tmp; }
+ADDRI: ","X			is op4_6=7 & X			{ tmp:2 = zext(X); export *:1 tmp; }
 
 
 DIRECT: imm8	is imm8					{ export *:1 imm8; }
@@ -666,4 +666,3 @@ DIRECT: imm8	is imm8					{ export *:1 imm8; }
 {
 	I = 0;
 }
- 
diff --git a/Ghidra/Processors/eBPF/certification.manifest b/Ghidra/Processors/eBPF/certification.manifest
index b27d4f3656e..a8e4796ceb2 100644
--- a/Ghidra/Processors/eBPF/certification.manifest
+++ b/Ghidra/Processors/eBPF/certification.manifest
@@ -7,4 +7,5 @@ data/languages/eBPF.ldefs||GHIDRA||||END|
 data/languages/eBPF.opinion||GHIDRA||||END|
 data/languages/eBPF.pspec||GHIDRA||||END|
 data/languages/eBPF.sinc||GHIDRA||||END|
+data/languages/eBPF_be.slaspec||GHIDRA||||END|
 data/languages/eBPF_le.slaspec||GHIDRA||||END|
diff --git a/Ghidra/Processors/eBPF/data/languages/eBPF.ldefs b/Ghidra/Processors/eBPF/data/languages/eBPF.ldefs
index c2924c996d6..ce03dfcc6f2 100644
--- a/Ghidra/Processors/eBPF/data/languages/eBPF.ldefs
+++ b/Ghidra/Processors/eBPF/data/languages/eBPF.ldefs
@@ -1,5 +1,17 @@
 <?xml version="1.0" encoding="UTF-8"?>
 <language_definitions>
+   <language processor="eBPF"
+            endian="big"
+            size="64"
+            variant="default"
+            version="1.0"
+            slafile="eBPF_be.sla"
+            processorspec="eBPF.pspec"
+            id="eBPF:BE:64:default">
+    <description>eBPF processor 64-bit big-endian</description>
+    <compiler name="default" spec="eBPF.cspec" id="default"/>
+    <external_name tool="DWARF.register.mapping.file" name="eBPF.dwarf"/>
+  </language>
    <language processor="eBPF"
             endian="little"
             size="64"
@@ -10,6 +22,6 @@
             id="eBPF:LE:64:default">
     <description>eBPF processor 64-bit little-endian</description>
     <compiler name="default" spec="eBPF.cspec" id="default"/>
-	<external_name tool="DWARF.register.mapping.file" name="eBPF.dwarf"/>
+    <external_name tool="DWARF.register.mapping.file" name="eBPF.dwarf"/>
   </language>
 </language_definitions>
diff --git a/Ghidra/Processors/eBPF/data/languages/eBPF.opinion b/Ghidra/Processors/eBPF/data/languages/eBPF.opinion
index 282c4cc66c6..7685e94773a 100644
--- a/Ghidra/Processors/eBPF/data/languages/eBPF.opinion
+++ b/Ghidra/Processors/eBPF/data/languages/eBPF.opinion
@@ -1,5 +1,6 @@
 <opinions>
     <constraint loader="Executable and Linking Format (ELF)" compilerSpecID="default">
+        <constraint primary="247" processor="eBPF" endian="big" size="64" />
         <constraint primary="247" processor="eBPF" endian="little" size="64" />
     </constraint>  
 </opinions>
diff --git a/Ghidra/Processors/eBPF/data/languages/eBPF.sinc b/Ghidra/Processors/eBPF/data/languages/eBPF.sinc
index f41b39840ed..785f1041922 100644
--- a/Ghidra/Processors/eBPF/data/languages/eBPF.sinc
+++ b/Ghidra/Processors/eBPF/data/languages/eBPF.sinc
@@ -2,6 +2,8 @@
 # eBPF Processor Specification for Ghidra
 ###############################################################################
 
+define endian=$(ENDIAN);
+
 #eBPF is a RISC register machine with a total of 11 64-bit registers, a program counter and a 512 byte fixed-size stack. 
 #9 registers are general purpose read-write, one is a read-only stack pointer and the program counter is implicit,
 #i.e. we can only jump to a certain offset from it. The eBPF registers are always 64-bit wide.
@@ -13,6 +15,7 @@ define space syscall type=ram_space size=4;
 define register offset=0 size=8 [ R0  R1  R2  R3  R4  R5  R6  R7  R8  R9  R10  PC ];
 
 # Instruction encoding: Insop:8, dst_reg:4, src_reg:4, off:16, imm:32 - from lsb to msb
+@if ENDIAN == "little"
 define token instr(64)
     imm=(32, 63) signed
     off=(16, 31) signed
@@ -27,8 +30,25 @@ define token instr(64)
 
 #We'll need this token to operate with LDDW instruction, which has 64 bit imm value
 define token immtoken(64)
-    imm2=(32, 63)		
+    imm2=(32, 63)
+;
+@else # ENDIAN == "big"
+define token instr(64)
+    imm=(0, 31) signed
+    off=(32, 47) signed
+    src=(48, 51)
+    dst=(52, 55)
+    op_insn_class=(56, 58)
+    op_ld_st_size=(59, 60)
+    op_ld_st_mode=(61, 63)
+    op_alu_jmp_source=(59, 59)
+    op_alu_jmp_opcode=(60, 63)
+;
+
+define token immtoken(64)
+    imm2=(0, 31)
 ;
+@endif # ENDIAN = "big"
 
 #To operate with registers
 attach variables [ src dst ] [  R0  R1  R2  R3  R4  R5  R6  R7  R8  R9  R10  _  _  _  _  _  ];
@@ -104,34 +124,55 @@ DST4: dst is dst { local tmp:4 = dst:4; export tmp; }
 
 #Bytewasp instructions
 ###############################################################################
+
+@if ENDIAN == "little"
 # BPF_ALU   | BPF_K   | BPF_END
-:LE16 dst  is imm=0x10 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 { dst=((dst) >> 8) | ((dst) << 8); }
-:LE32 dst  is imm=0x20 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 { dst=((dst) >> 24) | (((dst) & 0x00FF0000) >> 8)  | (((dst) & 0x0000FF00) << 8) | ((dst) << 24); }
-:LE64 dst  is imm=0x40 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 {
-    dst=( (dst << 56) & 0xff00000000000000 ) |
-    ( (dst << 40) & 0x00ff000000000000 ) |
-    ( (dst << 24) & 0x0000ff0000000000 ) |
-    ( (dst <<  8) & 0x000000ff00000000 ) |
-    ( (dst >>  8) & 0x00000000ff000000 ) |
-    ( (dst >> 24) & 0x0000000000ff0000 ) |
-    ( (dst >> 40) & 0x000000000000ff00 ) |
-    ( (dst >> 56) & 0x00000000000000ff );
-}
+:LE16 dst  is imm=0x10 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 { dst = zext(dst:2); }
+:LE32 dst  is imm=0x20 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 { dst = zext(dst:4); }
+:LE64 dst  is imm=0x40 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 {}
 
 # BPF_ALU   | BPF_X   | BPF_END
-:BE16 dst  is imm=0x10 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=1 & op_insn_class=0x4 { dst=((dst) >> 8) | ((dst) << 8); }
-:BE32 dst  is imm=0x20 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=1 & op_insn_class=0x4 { dst=((dst) >> 24) | (((dst) & 0x00FF0000) >> 8)  | (((dst) & 0x0000FF00) << 8) | ((dst) << 24); }
+:BE16 dst  is imm=0x10 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=1 & op_insn_class=0x4 {
+    dst = ((dst & 0xff00) >> 8) | ((dst & 0x00ff) << 8);
+}
+:BE32 dst  is imm=0x20 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=1 & op_insn_class=0x4 {
+    dst = ((dst & 0xff000000) >> 24) | (((dst) & 0x00ff0000) >> 8) | (((dst) & 0x0000ff00) << 8) | ((dst & 0x000000ff) << 24);
+}
 :BE64 dst  is imm=0x40 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=1 & op_insn_class=0x4 {
-    dst=( (dst << 56) & 0xff00000000000000 ) |
-    ( (dst << 40) & 0x00ff000000000000 ) |
-    ( (dst << 24) & 0x0000ff0000000000 ) |
-    ( (dst <<  8) & 0x000000ff00000000 ) |
-    ( (dst >>  8) & 0x00000000ff000000 ) |
-    ( (dst >> 24) & 0x0000000000ff0000 ) |
-    ( (dst >> 40) & 0x000000000000ff00 ) |
-    ( (dst >> 56) & 0x00000000000000ff );
+    dst = ((dst << 56) & 0xff00000000000000) |
+        ((dst << 40) & 0x00ff000000000000) |
+        ((dst << 24) & 0x0000ff0000000000) |
+        ((dst <<  8) & 0x000000ff00000000) |
+        ((dst >>  8) & 0x00000000ff000000) |
+        ((dst >> 24) & 0x0000000000ff0000) |
+        ((dst >> 40) & 0x000000000000ff00) |
+        ((dst >> 56) & 0x00000000000000ff);
+}
+@else # ENDIAN == "big"
+# BPF_ALU   | BPF_K   | BPF_END
+:LE16 dst  is imm=0x10 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 {
+    dst = ((dst & 0xff00) >> 8) | ((dst & 0x00ff) << 8);
 }
-    
+:LE32 dst  is imm=0x20 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 {
+    dst = ((dst & 0xff000000) >> 24) | (((dst) & 0x00ff0000) >> 8) | (((dst) & 0x0000ff00) << 8) | ((dst & 0x000000ff) << 24);
+}
+:LE64 dst  is imm=0x40 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=0 & op_insn_class=0x4 {
+    dst = ((dst << 56) & 0xff00000000000000) |
+        ((dst << 40) & 0x00ff000000000000) |
+        ((dst << 24) & 0x0000ff0000000000) |
+        ((dst <<  8) & 0x000000ff00000000) |
+        ((dst >>  8) & 0x00000000ff000000) |
+        ((dst >> 24) & 0x0000000000ff0000) |
+        ((dst >> 40) & 0x000000000000ff00) |
+        ((dst >> 56) & 0x00000000000000ff);
+}
+
+# BPF_ALU   | BPF_X   | BPF_END
+:BE16 dst  is imm=0x10 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=1 & op_insn_class=0x4 { dst = zext(dst:2); }
+:BE32 dst  is imm=0x20 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=1 & op_insn_class=0x4 { dst = zext(dst:4); }
+:BE64 dst  is imm=0x40 & dst & op_alu_jmp_opcode=0xd & op_alu_jmp_source=1 & op_insn_class=0x4 {}
+@endif # ENDIAN = "big"
+
 #Memory instructions - Load and Store
 ###############################################################################
 
@@ -150,29 +191,29 @@ DST4: dst is dst { local tmp:4 = dst:4; export tmp; }
 
 :LDDW dst, imm  is imm & src=1 & dst & op_ld_st_mode=0x0 & op_ld_st_size=0x3 & op_insn_class=0x0; imm2 { dst = *:8 imm:8; }
 
-:LDABSW dst, imm  is imm & dst & op_ld_st_mode=0x1 & op_ld_st_size=0x0 & op_insn_class=0x0 { dst=*:4 imm:8; }
+:LDABSW dst, imm  is imm & dst & op_ld_st_mode=0x1 & op_ld_st_size=0x0 & op_insn_class=0x0 { dst = zext(*:4 imm:8); }
 
-:LDABSH dst, imm  is imm & dst & op_ld_st_mode=0x1 & op_ld_st_size=0x1 & op_insn_class=0x0 { dst=*:2 imm:8; }
+:LDABSH dst, imm  is imm & dst & op_ld_st_mode=0x1 & op_ld_st_size=0x1 & op_insn_class=0x0 { dst = zext(*:2 imm:8); }
 
-:LDABSB dst, imm  is imm & dst &  op_ld_st_mode=0x1 & op_ld_st_size=0x2 & op_insn_class=0x0 { dst=*:1 imm:8; }
+:LDABSB dst, imm  is imm & dst &  op_ld_st_mode=0x1 & op_ld_st_size=0x2 & op_insn_class=0x0 { dst = zext(*:1 imm:8); }
 
-:LDABSDW dst, imm  is imm & dst & op_ld_st_mode=0x1 & op_ld_st_size=0x3 & op_insn_class=0x0 { dst=*:8 imm:8; }
+:LDABSDW dst, imm  is imm & dst & op_ld_st_mode=0x1 & op_ld_st_size=0x3 & op_insn_class=0x0 { dst = *:8 imm:8; }
 
-:LDINDW src, dst, imm  is imm & src & dst & op_ld_st_mode=0x2 & op_ld_st_size=0x0 & op_insn_class=0x0  { dst=*:4 (src + imm); }
+:LDINDW src, dst, imm  is imm & src & dst & op_ld_st_mode=0x2 & op_ld_st_size=0x0 & op_insn_class=0x0  { dst = zext(*:4 (src + imm)); }
 
-:LDINDH src, dst, imm  is imm & src & dst & op_ld_st_mode=0x2 & op_ld_st_size=0x1 & op_insn_class=0x0 { dst=*:2 (src + imm); }
+:LDINDH src, dst, imm  is imm & src & dst & op_ld_st_mode=0x2 & op_ld_st_size=0x1 & op_insn_class=0x0 { dst = zext(*:2 (src + imm)); }
 
-:LDINDB src, dst, imm  is imm & src & dst & op_ld_st_mode=0x2 & op_ld_st_size=0x2 & op_insn_class=0x0 { dst=*:1 (src + imm); }
+:LDINDB src, dst, imm  is imm & src & dst & op_ld_st_mode=0x2 & op_ld_st_size=0x2 & op_insn_class=0x0 { dst = zext(*:1 (src + imm)); }
 
-:LDINDDW src, dst, imm  is imm & src & dst & op_ld_st_mode=0x2 & op_ld_st_size=0x3 & op_insn_class=0x0 { dst=*:8 (src + imm); }
+:LDINDDW src, dst, imm  is imm & src & dst & op_ld_st_mode=0x2 & op_ld_st_size=0x3 & op_insn_class=0x0 { dst = *:8 (src + imm); }
 
-:LDXW dst, [src + off]  is off & src & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x0 & op_insn_class=0x1 { dst=*:4 (src + off); }
+:LDXW dst, [src + off]  is off & src & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x0 & op_insn_class=0x1 { dst = zext(*:4 (src + off)); }
 
-:LDXH dst, [src + off]  is off & src & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x1 & op_insn_class=0x1 { dst=*:2 (src + off); }
+:LDXH dst, [src + off]  is off & src & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x1 & op_insn_class=0x1 { dst = zext(*:2 (src + off)); }
 
-:LDXB dst, [src + off]  is off & src & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x2 & op_insn_class=0x1 { dst=*:1 (src + off); }
+:LDXB dst, [src + off]  is off & src & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x2 & op_insn_class=0x1 { dst = zext(*:1 (src + off)); }
 
-:LDXDW dst, [src + off]  is off & src & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x3 & op_insn_class=0x1 { dst=*:8 (src + off); }
+:LDXDW dst, [src + off]  is off & src & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x3 & op_insn_class=0x1 { dst = *:8 (src + off); }
 
 :STW [dst + off], imm  is imm & off & dst & op_ld_st_mode=0x3 & op_ld_st_size=0x0 & op_insn_class=0x2 { *:4 (dst + off)=imm:4; }
 
@@ -350,7 +391,7 @@ SysCall:  imm is imm { export *[syscall]:1 imm; }
     call SysCall;
 }
 
-disp32: reloc is imm [ reloc = inst_next + imm; ] { export *:4 reloc; }
+disp32: reloc is imm [ reloc = inst_next + imm * 8; ] { export *:4 reloc; }
 
 :CALL disp32 is imm & src=1 & op_alu_jmp_opcode=0x8 & op_alu_jmp_source=0 & op_insn_class=0x5 & disp32 {
     call disp32;
diff --git a/Ghidra/Processors/eBPF/data/languages/eBPF_be.slaspec b/Ghidra/Processors/eBPF/data/languages/eBPF_be.slaspec
new file mode 100644
index 00000000000..0773d2431be
--- /dev/null
+++ b/Ghidra/Processors/eBPF/data/languages/eBPF_be.slaspec
@@ -0,0 +1,3 @@
+@define ENDIAN "big"
+
+@include "eBPF.sinc"
diff --git a/Ghidra/Processors/eBPF/data/languages/eBPF_le.slaspec b/Ghidra/Processors/eBPF/data/languages/eBPF_le.slaspec
index 1f16bfe9696..6f9d2973ed9 100644
--- a/Ghidra/Processors/eBPF/data/languages/eBPF_le.slaspec
+++ b/Ghidra/Processors/eBPF/data/languages/eBPF_le.slaspec
@@ -1,3 +1,3 @@
-define endian=little;
+@define ENDIAN "little"
 
 @include "eBPF.sinc"
diff --git a/Ghidra/Processors/eBPF/src/main/java/ghidra/app/util/bin/format/elf/relocation/eBPF_ElfRelocationHandler.java b/Ghidra/Processors/eBPF/src/main/java/ghidra/app/util/bin/format/elf/relocation/eBPF_ElfRelocationHandler.java
index 1990cdfcca3..3c76c8f7619 100644
--- a/Ghidra/Processors/eBPF/src/main/java/ghidra/app/util/bin/format/elf/relocation/eBPF_ElfRelocationHandler.java
+++ b/Ghidra/Processors/eBPF/src/main/java/ghidra/app/util/bin/format/elf/relocation/eBPF_ElfRelocationHandler.java
@@ -79,7 +79,7 @@ protected RelocationResult relocate(ElfRelocationContext<?> elfRelocationContext
 				long instr_next = relocationAddress.add(0x8).getAddressableWordOffset();
 				if (symbol.isFunction()) {
 					new_value = symbolAddr.getAddressableWordOffset();
-					int offset = (int) (new_value - instr_next);
+					int offset = (int) ((new_value - instr_next) / 8);
 					memory.setInt(relocationAddress.add(0x4), offset);
 				}
 				else if (symbol.isSection()) {
@@ -96,7 +96,7 @@ else if (symbol.isSection()) {
 						// according to formula in "kernel.org" docs: https://www.kernel.org/doc/html/latest/bpf/llvm_reloc.html
 						int func_sec_offset = (current_imm + 1) * 8;
 						long func_addr = section_start + func_sec_offset;
-						int offset = (int) (func_addr - instr_next);
+						int offset = (int) ((func_addr - instr_next) / 8);
 						memory.setInt(relocationAddress.add(0x4), offset);
 					}
 //					else {
```
-----------------------------------
