
CAN_Bridge_F105_CubeMx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003868  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08003a4c  08003a4c  00013a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bfc  08003bfc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003bfc  08003bfc  00013bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c04  08003c04  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c04  08003c04  00013c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c08  08003c08  00013c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003c0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000070  08003c7c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000204  08003c7c  00020204  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f35  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b24  00000000  00000000  00028fce  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000838  00000000  00000000  0002aaf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000740  00000000  00000000  0002b330  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001bcd1  00000000  00000000  0002ba70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007748  00000000  00000000  00047741  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00096e13  00000000  00000000  0004ee89  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e5c9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026cc  00000000  00000000  000e5d18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08003a34 	.word	0x08003a34

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08003a34 	.word	0x08003a34

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b974 	b.w	8000524 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	468c      	mov	ip, r1
 800025a:	4604      	mov	r4, r0
 800025c:	9e08      	ldr	r6, [sp, #32]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d14b      	bne.n	80002fa <__udivmoddi4+0xa6>
 8000262:	428a      	cmp	r2, r1
 8000264:	4615      	mov	r5, r2
 8000266:	d967      	bls.n	8000338 <__udivmoddi4+0xe4>
 8000268:	fab2 f282 	clz	r2, r2
 800026c:	b14a      	cbz	r2, 8000282 <__udivmoddi4+0x2e>
 800026e:	f1c2 0720 	rsb	r7, r2, #32
 8000272:	fa01 f302 	lsl.w	r3, r1, r2
 8000276:	fa20 f707 	lsr.w	r7, r0, r7
 800027a:	4095      	lsls	r5, r2
 800027c:	ea47 0c03 	orr.w	ip, r7, r3
 8000280:	4094      	lsls	r4, r2
 8000282:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000286:	fbbc f7fe 	udiv	r7, ip, lr
 800028a:	fa1f f885 	uxth.w	r8, r5
 800028e:	fb0e c317 	mls	r3, lr, r7, ip
 8000292:	fb07 f908 	mul.w	r9, r7, r8
 8000296:	0c21      	lsrs	r1, r4, #16
 8000298:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800029c:	4599      	cmp	r9, r3
 800029e:	d909      	bls.n	80002b4 <__udivmoddi4+0x60>
 80002a0:	18eb      	adds	r3, r5, r3
 80002a2:	f107 31ff 	add.w	r1, r7, #4294967295
 80002a6:	f080 811c 	bcs.w	80004e2 <__udivmoddi4+0x28e>
 80002aa:	4599      	cmp	r9, r3
 80002ac:	f240 8119 	bls.w	80004e2 <__udivmoddi4+0x28e>
 80002b0:	3f02      	subs	r7, #2
 80002b2:	442b      	add	r3, r5
 80002b4:	eba3 0309 	sub.w	r3, r3, r9
 80002b8:	fbb3 f0fe 	udiv	r0, r3, lr
 80002bc:	fb0e 3310 	mls	r3, lr, r0, r3
 80002c0:	fb00 f108 	mul.w	r1, r0, r8
 80002c4:	b2a4      	uxth	r4, r4
 80002c6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ca:	42a1      	cmp	r1, r4
 80002cc:	d909      	bls.n	80002e2 <__udivmoddi4+0x8e>
 80002ce:	192c      	adds	r4, r5, r4
 80002d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002d4:	f080 8107 	bcs.w	80004e6 <__udivmoddi4+0x292>
 80002d8:	42a1      	cmp	r1, r4
 80002da:	f240 8104 	bls.w	80004e6 <__udivmoddi4+0x292>
 80002de:	3802      	subs	r0, #2
 80002e0:	442c      	add	r4, r5
 80002e2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002e6:	2700      	movs	r7, #0
 80002e8:	1a64      	subs	r4, r4, r1
 80002ea:	b11e      	cbz	r6, 80002f4 <__udivmoddi4+0xa0>
 80002ec:	2300      	movs	r3, #0
 80002ee:	40d4      	lsrs	r4, r2
 80002f0:	e9c6 4300 	strd	r4, r3, [r6]
 80002f4:	4639      	mov	r1, r7
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0xbe>
 80002fe:	2e00      	cmp	r6, #0
 8000300:	f000 80ec 	beq.w	80004dc <__udivmoddi4+0x288>
 8000304:	2700      	movs	r7, #0
 8000306:	e9c6 0100 	strd	r0, r1, [r6]
 800030a:	4638      	mov	r0, r7
 800030c:	4639      	mov	r1, r7
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f783 	clz	r7, r3
 8000316:	2f00      	cmp	r7, #0
 8000318:	d148      	bne.n	80003ac <__udivmoddi4+0x158>
 800031a:	428b      	cmp	r3, r1
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd0>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80fb 	bhi.w	800051a <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb61 0303 	sbc.w	r3, r1, r3
 800032a:	2001      	movs	r0, #1
 800032c:	469c      	mov	ip, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e0      	beq.n	80002f4 <__udivmoddi4+0xa0>
 8000332:	e9c6 4c00 	strd	r4, ip, [r6]
 8000336:	e7dd      	b.n	80002f4 <__udivmoddi4+0xa0>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xe8>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 808f 	bne.w	8000464 <__udivmoddi4+0x210>
 8000346:	2701      	movs	r7, #1
 8000348:	1b49      	subs	r1, r1, r5
 800034a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800034e:	fa1f f985 	uxth.w	r9, r5
 8000352:	fbb1 fef8 	udiv	lr, r1, r8
 8000356:	fb08 111e 	mls	r1, r8, lr, r1
 800035a:	fb09 f00e 	mul.w	r0, r9, lr
 800035e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000362:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000366:	4298      	cmp	r0, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x126>
 800036a:	18eb      	adds	r3, r5, r3
 800036c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x124>
 8000372:	4298      	cmp	r0, r3
 8000374:	f200 80cd 	bhi.w	8000512 <__udivmoddi4+0x2be>
 8000378:	468e      	mov	lr, r1
 800037a:	1a1b      	subs	r3, r3, r0
 800037c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000380:	fb08 3310 	mls	r3, r8, r0, r3
 8000384:	fb09 f900 	mul.w	r9, r9, r0
 8000388:	b2a4      	uxth	r4, r4
 800038a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800038e:	45a1      	cmp	r9, r4
 8000390:	d907      	bls.n	80003a2 <__udivmoddi4+0x14e>
 8000392:	192c      	adds	r4, r5, r4
 8000394:	f100 33ff 	add.w	r3, r0, #4294967295
 8000398:	d202      	bcs.n	80003a0 <__udivmoddi4+0x14c>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f200 80b6 	bhi.w	800050c <__udivmoddi4+0x2b8>
 80003a0:	4618      	mov	r0, r3
 80003a2:	eba4 0409 	sub.w	r4, r4, r9
 80003a6:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80003aa:	e79e      	b.n	80002ea <__udivmoddi4+0x96>
 80003ac:	f1c7 0520 	rsb	r5, r7, #32
 80003b0:	40bb      	lsls	r3, r7
 80003b2:	fa22 fc05 	lsr.w	ip, r2, r5
 80003b6:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ba:	fa21 f405 	lsr.w	r4, r1, r5
 80003be:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003c2:	fbb4 f9fe 	udiv	r9, r4, lr
 80003c6:	fa1f f88c 	uxth.w	r8, ip
 80003ca:	fb0e 4419 	mls	r4, lr, r9, r4
 80003ce:	fa20 f305 	lsr.w	r3, r0, r5
 80003d2:	40b9      	lsls	r1, r7
 80003d4:	fb09 fa08 	mul.w	sl, r9, r8
 80003d8:	4319      	orrs	r1, r3
 80003da:	0c0b      	lsrs	r3, r1, #16
 80003dc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e0:	45a2      	cmp	sl, r4
 80003e2:	fa02 f207 	lsl.w	r2, r2, r7
 80003e6:	fa00 f307 	lsl.w	r3, r0, r7
 80003ea:	d90b      	bls.n	8000404 <__udivmoddi4+0x1b0>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003f4:	f080 8088 	bcs.w	8000508 <__udivmoddi4+0x2b4>
 80003f8:	45a2      	cmp	sl, r4
 80003fa:	f240 8085 	bls.w	8000508 <__udivmoddi4+0x2b4>
 80003fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000402:	4464      	add	r4, ip
 8000404:	eba4 040a 	sub.w	r4, r4, sl
 8000408:	fbb4 f0fe 	udiv	r0, r4, lr
 800040c:	fb0e 4410 	mls	r4, lr, r0, r4
 8000410:	fb00 fa08 	mul.w	sl, r0, r8
 8000414:	b289      	uxth	r1, r1
 8000416:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800041a:	45a2      	cmp	sl, r4
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x1dc>
 800041e:	eb1c 0404 	adds.w	r4, ip, r4
 8000422:	f100 31ff 	add.w	r1, r0, #4294967295
 8000426:	d26b      	bcs.n	8000500 <__udivmoddi4+0x2ac>
 8000428:	45a2      	cmp	sl, r4
 800042a:	d969      	bls.n	8000500 <__udivmoddi4+0x2ac>
 800042c:	3802      	subs	r0, #2
 800042e:	4464      	add	r4, ip
 8000430:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000434:	fba0 8902 	umull	r8, r9, r0, r2
 8000438:	eba4 040a 	sub.w	r4, r4, sl
 800043c:	454c      	cmp	r4, r9
 800043e:	4641      	mov	r1, r8
 8000440:	46ce      	mov	lr, r9
 8000442:	d354      	bcc.n	80004ee <__udivmoddi4+0x29a>
 8000444:	d051      	beq.n	80004ea <__udivmoddi4+0x296>
 8000446:	2e00      	cmp	r6, #0
 8000448:	d069      	beq.n	800051e <__udivmoddi4+0x2ca>
 800044a:	1a5a      	subs	r2, r3, r1
 800044c:	eb64 040e 	sbc.w	r4, r4, lr
 8000450:	fa04 f505 	lsl.w	r5, r4, r5
 8000454:	fa22 f307 	lsr.w	r3, r2, r7
 8000458:	40fc      	lsrs	r4, r7
 800045a:	431d      	orrs	r5, r3
 800045c:	e9c6 5400 	strd	r5, r4, [r6]
 8000460:	2700      	movs	r7, #0
 8000462:	e747      	b.n	80002f4 <__udivmoddi4+0xa0>
 8000464:	4095      	lsls	r5, r2
 8000466:	f1c2 0320 	rsb	r3, r2, #32
 800046a:	fa21 f003 	lsr.w	r0, r1, r3
 800046e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000472:	fbb0 f7f8 	udiv	r7, r0, r8
 8000476:	fa1f f985 	uxth.w	r9, r5
 800047a:	fb08 0017 	mls	r0, r8, r7, r0
 800047e:	fa24 f303 	lsr.w	r3, r4, r3
 8000482:	4091      	lsls	r1, r2
 8000484:	fb07 fc09 	mul.w	ip, r7, r9
 8000488:	430b      	orrs	r3, r1
 800048a:	0c19      	lsrs	r1, r3, #16
 800048c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000490:	458c      	cmp	ip, r1
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d907      	bls.n	80004a8 <__udivmoddi4+0x254>
 8000498:	1869      	adds	r1, r5, r1
 800049a:	f107 30ff 	add.w	r0, r7, #4294967295
 800049e:	d231      	bcs.n	8000504 <__udivmoddi4+0x2b0>
 80004a0:	458c      	cmp	ip, r1
 80004a2:	d92f      	bls.n	8000504 <__udivmoddi4+0x2b0>
 80004a4:	3f02      	subs	r7, #2
 80004a6:	4429      	add	r1, r5
 80004a8:	eba1 010c 	sub.w	r1, r1, ip
 80004ac:	fbb1 f0f8 	udiv	r0, r1, r8
 80004b0:	fb08 1c10 	mls	ip, r8, r0, r1
 80004b4:	fb00 fe09 	mul.w	lr, r0, r9
 80004b8:	b299      	uxth	r1, r3
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	458e      	cmp	lr, r1
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x27e>
 80004c2:	1869      	adds	r1, r5, r1
 80004c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c8:	d218      	bcs.n	80004fc <__udivmoddi4+0x2a8>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d916      	bls.n	80004fc <__udivmoddi4+0x2a8>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4429      	add	r1, r5
 80004d2:	eba1 010e 	sub.w	r1, r1, lr
 80004d6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004da:	e73a      	b.n	8000352 <__udivmoddi4+0xfe>
 80004dc:	4637      	mov	r7, r6
 80004de:	4630      	mov	r0, r6
 80004e0:	e708      	b.n	80002f4 <__udivmoddi4+0xa0>
 80004e2:	460f      	mov	r7, r1
 80004e4:	e6e6      	b.n	80002b4 <__udivmoddi4+0x60>
 80004e6:	4618      	mov	r0, r3
 80004e8:	e6fb      	b.n	80002e2 <__udivmoddi4+0x8e>
 80004ea:	4543      	cmp	r3, r8
 80004ec:	d2ab      	bcs.n	8000446 <__udivmoddi4+0x1f2>
 80004ee:	ebb8 0102 	subs.w	r1, r8, r2
 80004f2:	eb69 020c 	sbc.w	r2, r9, ip
 80004f6:	3801      	subs	r0, #1
 80004f8:	4696      	mov	lr, r2
 80004fa:	e7a4      	b.n	8000446 <__udivmoddi4+0x1f2>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e7e8      	b.n	80004d2 <__udivmoddi4+0x27e>
 8000500:	4608      	mov	r0, r1
 8000502:	e795      	b.n	8000430 <__udivmoddi4+0x1dc>
 8000504:	4607      	mov	r7, r0
 8000506:	e7cf      	b.n	80004a8 <__udivmoddi4+0x254>
 8000508:	4681      	mov	r9, r0
 800050a:	e77b      	b.n	8000404 <__udivmoddi4+0x1b0>
 800050c:	3802      	subs	r0, #2
 800050e:	442c      	add	r4, r5
 8000510:	e747      	b.n	80003a2 <__udivmoddi4+0x14e>
 8000512:	f1ae 0e02 	sub.w	lr, lr, #2
 8000516:	442b      	add	r3, r5
 8000518:	e72f      	b.n	800037a <__udivmoddi4+0x126>
 800051a:	4638      	mov	r0, r7
 800051c:	e707      	b.n	800032e <__udivmoddi4+0xda>
 800051e:	4637      	mov	r7, r6
 8000520:	e6e8      	b.n	80002f4 <__udivmoddi4+0xa0>
 8000522:	bf00      	nop

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b08a      	sub	sp, #40	; 0x28
 800052c:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 800052e:	4b2c      	ldr	r3, [pc, #176]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000530:	4a2c      	ldr	r2, [pc, #176]	; (80005e4 <MX_CAN1_Init+0xbc>)
 8000532:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8000534:	4b2a      	ldr	r3, [pc, #168]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000536:	2202      	movs	r2, #2
 8000538:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800053a:	4b29      	ldr	r3, [pc, #164]	; (80005e0 <MX_CAN1_Init+0xb8>)
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000540:	4b27      	ldr	r3, [pc, #156]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000542:	2200      	movs	r2, #0
 8000544:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000546:	4b26      	ldr	r3, [pc, #152]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000548:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800054c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800054e:	4b24      	ldr	r3, [pc, #144]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000550:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000554:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000556:	4b22      	ldr	r3, [pc, #136]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000558:	2200      	movs	r2, #0
 800055a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800055c:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <MX_CAN1_Init+0xb8>)
 800055e:	2200      	movs	r2, #0
 8000560:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000562:	4b1f      	ldr	r3, [pc, #124]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000564:	2200      	movs	r2, #0
 8000566:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000568:	4b1d      	ldr	r3, [pc, #116]	; (80005e0 <MX_CAN1_Init+0xb8>)
 800056a:	2200      	movs	r2, #0
 800056c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800056e:	4b1c      	ldr	r3, [pc, #112]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000570:	2200      	movs	r2, #0
 8000572:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000574:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <MX_CAN1_Init+0xb8>)
 8000576:	2200      	movs	r2, #0
 8000578:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800057a:	4819      	ldr	r0, [pc, #100]	; (80005e0 <MX_CAN1_Init+0xb8>)
 800057c:	f000 fda8 	bl	80010d0 <HAL_CAN_Init>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000586:	f000 fb4f 	bl	8000c28 <Error_Handler>
  }

  CAN_FilterTypeDef  sFilterConfig;

  /* Configure the CAN Filter */
  sFilterConfig.FilterBank = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800058e:	2300      	movs	r3, #0
 8000590:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000592:	2301      	movs	r3, #1
 8000594:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000596:	2300      	movs	r3, #0
 8000598:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 800059a:	2300      	movs	r3, #0
 800059c:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80005aa:	2301      	movs	r3, #1
 80005ac:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 80005ae:	230e      	movs	r3, #14
 80005b0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80005b2:	463b      	mov	r3, r7
 80005b4:	4619      	mov	r1, r3
 80005b6:	480a      	ldr	r0, [pc, #40]	; (80005e0 <MX_CAN1_Init+0xb8>)
 80005b8:	f000 fe86 	bl	80012c8 <HAL_CAN_ConfigFilter>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <MX_CAN1_Init+0x9e>
  {
 	 /* Filter configuration Error */
 	 Error_Handler();
 80005c2:	f000 fb31 	bl	8000c28 <Error_Handler>
  }

  /* Start the CAN peripheral */
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80005c6:	4806      	ldr	r0, [pc, #24]	; (80005e0 <MX_CAN1_Init+0xb8>)
 80005c8:	f000 ff5e 	bl	8001488 <HAL_CAN_Start>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <MX_CAN1_Init+0xae>
  {
    /* Start Error */
    Error_Handler();
 80005d2:	f000 fb29 	bl	8000c28 <Error_Handler>
  }


}
 80005d6:	bf00      	nop
 80005d8:	3728      	adds	r7, #40	; 0x28
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	200000c4 	.word	0x200000c4
 80005e4:	40006400 	.word	0x40006400

080005e8 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b08a      	sub	sp, #40	; 0x28
 80005ec:	af00      	add	r7, sp, #0

  hcan2.Instance = CAN2;
 80005ee:	4b2c      	ldr	r3, [pc, #176]	; (80006a0 <MX_CAN2_Init+0xb8>)
 80005f0:	4a2c      	ldr	r2, [pc, #176]	; (80006a4 <MX_CAN2_Init+0xbc>)
 80005f2:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 80005f4:	4b2a      	ldr	r3, [pc, #168]	; (80006a0 <MX_CAN2_Init+0xb8>)
 80005f6:	2202      	movs	r2, #2
 80005f8:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80005fa:	4b29      	ldr	r3, [pc, #164]	; (80006a0 <MX_CAN2_Init+0xb8>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000600:	4b27      	ldr	r3, [pc, #156]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000602:	2200      	movs	r2, #0
 8000604:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000606:	4b26      	ldr	r3, [pc, #152]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000608:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800060c:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800060e:	4b24      	ldr	r3, [pc, #144]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000610:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000614:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000616:	4b22      	ldr	r3, [pc, #136]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000618:	2200      	movs	r2, #0
 800061a:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800061c:	4b20      	ldr	r3, [pc, #128]	; (80006a0 <MX_CAN2_Init+0xb8>)
 800061e:	2200      	movs	r2, #0
 8000620:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000622:	4b1f      	ldr	r3, [pc, #124]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000624:	2200      	movs	r2, #0
 8000626:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000628:	4b1d      	ldr	r3, [pc, #116]	; (80006a0 <MX_CAN2_Init+0xb8>)
 800062a:	2200      	movs	r2, #0
 800062c:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800062e:	4b1c      	ldr	r3, [pc, #112]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000630:	2200      	movs	r2, #0
 8000632:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000634:	4b1a      	ldr	r3, [pc, #104]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000636:	2200      	movs	r2, #0
 8000638:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800063a:	4819      	ldr	r0, [pc, #100]	; (80006a0 <MX_CAN2_Init+0xb8>)
 800063c:	f000 fd48 	bl	80010d0 <HAL_CAN_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 8000646:	f000 faef 	bl	8000c28 <Error_Handler>
  }

  CAN_FilterTypeDef  sFilterConfig;

  /* Configure the CAN Filter */
  sFilterConfig.FilterBank = 14;
 800064a:	230e      	movs	r3, #14
 800064c:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800064e:	2300      	movs	r3, #0
 8000650:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000652:	2301      	movs	r3, #1
 8000654:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000656:	2300      	movs	r3, #0
 8000658:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 800065a:	2300      	movs	r3, #0
 800065c:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 800065e:	2300      	movs	r3, #0
 8000660:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8000666:	2301      	movs	r3, #1
 8000668:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 800066a:	2301      	movs	r3, #1
 800066c:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 800066e:	230e      	movs	r3, #14
 8000670:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK)
 8000672:	463b      	mov	r3, r7
 8000674:	4619      	mov	r1, r3
 8000676:	480a      	ldr	r0, [pc, #40]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000678:	f000 fe26 	bl	80012c8 <HAL_CAN_ConfigFilter>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_CAN2_Init+0x9e>
  {
 	 /* Filter configuration Error */
 	 Error_Handler();
 8000682:	f000 fad1 	bl	8000c28 <Error_Handler>
  }

  /* Start the CAN peripheral */
  if (HAL_CAN_Start(&hcan2) != HAL_OK)
 8000686:	4806      	ldr	r0, [pc, #24]	; (80006a0 <MX_CAN2_Init+0xb8>)
 8000688:	f000 fefe 	bl	8001488 <HAL_CAN_Start>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <MX_CAN2_Init+0xae>
  {
    /* Start Error */
    Error_Handler();
 8000692:	f000 fac9 	bl	8000c28 <Error_Handler>
  }


}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	; 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	2000009c 	.word	0x2000009c
 80006a4:	40006800 	.word	0x40006800

080006a8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08c      	sub	sp, #48	; 0x30
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b0:	f107 0320 	add.w	r3, r7, #32
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a47      	ldr	r2, [pc, #284]	; (80007e0 <HAL_CAN_MspInit+0x138>)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d13b      	bne.n	8000740 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80006c8:	4b46      	ldr	r3, [pc, #280]	; (80007e4 <HAL_CAN_MspInit+0x13c>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	3301      	adds	r3, #1
 80006ce:	4a45      	ldr	r2, [pc, #276]	; (80007e4 <HAL_CAN_MspInit+0x13c>)
 80006d0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80006d2:	4b44      	ldr	r3, [pc, #272]	; (80007e4 <HAL_CAN_MspInit+0x13c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	d10b      	bne.n	80006f2 <HAL_CAN_MspInit+0x4a>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80006da:	4b43      	ldr	r3, [pc, #268]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	4a42      	ldr	r2, [pc, #264]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 80006e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006e4:	61d3      	str	r3, [r2, #28]
 80006e6:	4b40      	ldr	r3, [pc, #256]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006ee:	61fb      	str	r3, [r7, #28]
 80006f0:	69fb      	ldr	r3, [r7, #28]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f2:	4b3d      	ldr	r3, [pc, #244]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 80006f4:	699b      	ldr	r3, [r3, #24]
 80006f6:	4a3c      	ldr	r2, [pc, #240]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 80006f8:	f043 0304 	orr.w	r3, r3, #4
 80006fc:	6193      	str	r3, [r2, #24]
 80006fe:	4b3a      	ldr	r3, [pc, #232]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 8000700:	699b      	ldr	r3, [r3, #24]
 8000702:	f003 0304 	and.w	r3, r3, #4
 8000706:	61bb      	str	r3, [r7, #24]
 8000708:	69bb      	ldr	r3, [r7, #24]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800070a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800070e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000710:	2300      	movs	r3, #0
 8000712:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000718:	f107 0320 	add.w	r3, r7, #32
 800071c:	4619      	mov	r1, r3
 800071e:	4833      	ldr	r0, [pc, #204]	; (80007ec <HAL_CAN_MspInit+0x144>)
 8000720:	f001 f9ec 	bl	8001afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800072a:	2302      	movs	r3, #2
 800072c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800072e:	2303      	movs	r3, #3
 8000730:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000732:	f107 0320 	add.w	r3, r7, #32
 8000736:	4619      	mov	r1, r3
 8000738:	482c      	ldr	r0, [pc, #176]	; (80007ec <HAL_CAN_MspInit+0x144>)
 800073a:	f001 f9df 	bl	8001afc <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800073e:	e04b      	b.n	80007d8 <HAL_CAN_MspInit+0x130>
  else if(canHandle->Instance==CAN2)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a2a      	ldr	r2, [pc, #168]	; (80007f0 <HAL_CAN_MspInit+0x148>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d146      	bne.n	80007d8 <HAL_CAN_MspInit+0x130>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800074a:	4b27      	ldr	r3, [pc, #156]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 800074c:	69db      	ldr	r3, [r3, #28]
 800074e:	4a26      	ldr	r2, [pc, #152]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 8000750:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000754:	61d3      	str	r3, [r2, #28]
 8000756:	4b24      	ldr	r3, [pc, #144]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 8000758:	69db      	ldr	r3, [r3, #28]
 800075a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800075e:	617b      	str	r3, [r7, #20]
 8000760:	697b      	ldr	r3, [r7, #20]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000762:	4b20      	ldr	r3, [pc, #128]	; (80007e4 <HAL_CAN_MspInit+0x13c>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	3301      	adds	r3, #1
 8000768:	4a1e      	ldr	r2, [pc, #120]	; (80007e4 <HAL_CAN_MspInit+0x13c>)
 800076a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800076c:	4b1d      	ldr	r3, [pc, #116]	; (80007e4 <HAL_CAN_MspInit+0x13c>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2b01      	cmp	r3, #1
 8000772:	d10b      	bne.n	800078c <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000774:	4b1c      	ldr	r3, [pc, #112]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 8000776:	69db      	ldr	r3, [r3, #28]
 8000778:	4a1b      	ldr	r2, [pc, #108]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 800077a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800077e:	61d3      	str	r3, [r2, #28]
 8000780:	4b19      	ldr	r3, [pc, #100]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 8000782:	69db      	ldr	r3, [r3, #28]
 8000784:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000788:	613b      	str	r3, [r7, #16]
 800078a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800078c:	4b16      	ldr	r3, [pc, #88]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	4a15      	ldr	r2, [pc, #84]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 8000792:	f043 0308 	orr.w	r3, r3, #8
 8000796:	6193      	str	r3, [r2, #24]
 8000798:	4b13      	ldr	r3, [pc, #76]	; (80007e8 <HAL_CAN_MspInit+0x140>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	f003 0308 	and.w	r3, r3, #8
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007aa:	2300      	movs	r3, #0
 80007ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b2:	f107 0320 	add.w	r3, r7, #32
 80007b6:	4619      	mov	r1, r3
 80007b8:	480e      	ldr	r0, [pc, #56]	; (80007f4 <HAL_CAN_MspInit+0x14c>)
 80007ba:	f001 f99f 	bl	8001afc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80007be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c4:	2302      	movs	r3, #2
 80007c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c8:	2303      	movs	r3, #3
 80007ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007cc:	f107 0320 	add.w	r3, r7, #32
 80007d0:	4619      	mov	r1, r3
 80007d2:	4808      	ldr	r0, [pc, #32]	; (80007f4 <HAL_CAN_MspInit+0x14c>)
 80007d4:	f001 f992 	bl	8001afc <HAL_GPIO_Init>
}
 80007d8:	bf00      	nop
 80007da:	3730      	adds	r7, #48	; 0x30
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40006400 	.word	0x40006400
 80007e4:	2000008c 	.word	0x2000008c
 80007e8:	40021000 	.word	0x40021000
 80007ec:	40010800 	.word	0x40010800
 80007f0:	40006800 	.word	0x40006800
 80007f4:	40010c00 	.word	0x40010c00

080007f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080c:	4b2d      	ldr	r3, [pc, #180]	; (80008c4 <MX_GPIO_Init+0xcc>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	4a2c      	ldr	r2, [pc, #176]	; (80008c4 <MX_GPIO_Init+0xcc>)
 8000812:	f043 0310 	orr.w	r3, r3, #16
 8000816:	6193      	str	r3, [r2, #24]
 8000818:	4b2a      	ldr	r3, [pc, #168]	; (80008c4 <MX_GPIO_Init+0xcc>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	f003 0310 	and.w	r3, r3, #16
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000824:	4b27      	ldr	r3, [pc, #156]	; (80008c4 <MX_GPIO_Init+0xcc>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	4a26      	ldr	r2, [pc, #152]	; (80008c4 <MX_GPIO_Init+0xcc>)
 800082a:	f043 0320 	orr.w	r3, r3, #32
 800082e:	6193      	str	r3, [r2, #24]
 8000830:	4b24      	ldr	r3, [pc, #144]	; (80008c4 <MX_GPIO_Init+0xcc>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	f003 0320 	and.w	r3, r3, #32
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800083c:	4b21      	ldr	r3, [pc, #132]	; (80008c4 <MX_GPIO_Init+0xcc>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	4a20      	ldr	r2, [pc, #128]	; (80008c4 <MX_GPIO_Init+0xcc>)
 8000842:	f043 0308 	orr.w	r3, r3, #8
 8000846:	6193      	str	r3, [r2, #24]
 8000848:	4b1e      	ldr	r3, [pc, #120]	; (80008c4 <MX_GPIO_Init+0xcc>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	f003 0308 	and.w	r3, r3, #8
 8000850:	607b      	str	r3, [r7, #4]
 8000852:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000854:	4b1b      	ldr	r3, [pc, #108]	; (80008c4 <MX_GPIO_Init+0xcc>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	4a1a      	ldr	r2, [pc, #104]	; (80008c4 <MX_GPIO_Init+0xcc>)
 800085a:	f043 0304 	orr.w	r3, r3, #4
 800085e:	6193      	str	r3, [r2, #24]
 8000860:	4b18      	ldr	r3, [pc, #96]	; (80008c4 <MX_GPIO_Init+0xcc>)
 8000862:	699b      	ldr	r3, [r3, #24]
 8000864:	f003 0304 	and.w	r3, r3, #4
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LEDO_Pin|LEDB_Pin|LEDG_Pin|LEDR_Pin, GPIO_PIN_RESET);
 800086c:	2200      	movs	r2, #0
 800086e:	210f      	movs	r1, #15
 8000870:	4815      	ldr	r0, [pc, #84]	; (80008c8 <MX_GPIO_Init+0xd0>)
 8000872:	f001 fa9d 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDCAN1_Pin|LEDCAN2_Pin, GPIO_PIN_RESET);
 8000876:	2200      	movs	r2, #0
 8000878:	f44f 7140 	mov.w	r1, #768	; 0x300
 800087c:	4813      	ldr	r0, [pc, #76]	; (80008cc <MX_GPIO_Init+0xd4>)
 800087e:	f001 fa97 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LEDO_Pin|LEDB_Pin|LEDG_Pin|LEDR_Pin;
 8000882:	230f      	movs	r3, #15
 8000884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	2301      	movs	r3, #1
 8000888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	2302      	movs	r3, #2
 8000890:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000892:	f107 0310 	add.w	r3, r7, #16
 8000896:	4619      	mov	r1, r3
 8000898:	480b      	ldr	r0, [pc, #44]	; (80008c8 <MX_GPIO_Init+0xd0>)
 800089a:	f001 f92f 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LEDCAN1_Pin|LEDCAN2_Pin;
 800089e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80008a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2302      	movs	r3, #2
 80008ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b0:	f107 0310 	add.w	r3, r7, #16
 80008b4:	4619      	mov	r1, r3
 80008b6:	4805      	ldr	r0, [pc, #20]	; (80008cc <MX_GPIO_Init+0xd4>)
 80008b8:	f001 f920 	bl	8001afc <HAL_GPIO_Init>

}
 80008bc:	bf00      	nop
 80008be:	3720      	adds	r7, #32
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40021000 	.word	0x40021000
 80008c8:	40011000 	.word	0x40011000
 80008cc:	40010c00 	.word	0x40010c00

080008d0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80008d8:	1d39      	adds	r1, r7, #4
 80008da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008de:	2201      	movs	r2, #1
 80008e0:	4803      	ldr	r0, [pc, #12]	; (80008f0 <__io_putchar+0x20>)
 80008e2:	f001 ffee 	bl	80028c2 <HAL_UART_Transmit>

  return ch;
 80008e6:	687b      	ldr	r3, [r7, #4]
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	200001bc 	.word	0x200001bc

080008f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008fa:	f000 fb65 	bl	8000fc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008fe:	f000 f951 	bl	8000ba4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000902:	f7ff ff79 	bl	80007f8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000906:	f7ff fe0f 	bl	8000528 <MX_CAN1_Init>
  MX_CAN2_Init();
 800090a:	f7ff fe6d 	bl	80005e8 <MX_CAN2_Init>
  MX_USART1_UART_Init();
 800090e:	f000 fac1 	bl	8000e94 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //HAL_CAN_Start(&hcan1);
  uint8_t count = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	71fb      	strb	r3, [r7, #7]

  /* Output a message on Hyperterminal using printf function */
  printf("\n\r UART Printf Example: retarget the C library printf function to the UART\n\r");
 8000916:	4890      	ldr	r0, [pc, #576]	; (8000b58 <main+0x264>)
 8000918:	f002 f99e 	bl	8002c58 <iprintf>
  printf("** Test finished successfully. ** \n\r");
 800091c:	488f      	ldr	r0, [pc, #572]	; (8000b5c <main+0x268>)
 800091e:	f002 f99b 	bl	8002c58 <iprintf>

  /* Configure Transmission process */
  TxHeader1.StdId = 0x321;
 8000922:	4b8f      	ldr	r3, [pc, #572]	; (8000b60 <main+0x26c>)
 8000924:	f240 3221 	movw	r2, #801	; 0x321
 8000928:	601a      	str	r2, [r3, #0]
  TxHeader1.ExtId = 0x01;
 800092a:	4b8d      	ldr	r3, [pc, #564]	; (8000b60 <main+0x26c>)
 800092c:	2201      	movs	r2, #1
 800092e:	605a      	str	r2, [r3, #4]
  TxHeader1.RTR = CAN_RTR_DATA;
 8000930:	4b8b      	ldr	r3, [pc, #556]	; (8000b60 <main+0x26c>)
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  TxHeader1.IDE = CAN_ID_STD;
 8000936:	4b8a      	ldr	r3, [pc, #552]	; (8000b60 <main+0x26c>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  TxHeader1.DLC = 2;
 800093c:	4b88      	ldr	r3, [pc, #544]	; (8000b60 <main+0x26c>)
 800093e:	2202      	movs	r2, #2
 8000940:	611a      	str	r2, [r3, #16]
  TxHeader1.TransmitGlobalTime = DISABLE;
 8000942:	4b87      	ldr	r3, [pc, #540]	; (8000b60 <main+0x26c>)
 8000944:	2200      	movs	r2, #0
 8000946:	751a      	strb	r2, [r3, #20]

  /* Configure Transmission process */
  TxHeader2.StdId = 0x322;
 8000948:	4b86      	ldr	r3, [pc, #536]	; (8000b64 <main+0x270>)
 800094a:	f240 3222 	movw	r2, #802	; 0x322
 800094e:	601a      	str	r2, [r3, #0]
  TxHeader2.ExtId = 0x01;
 8000950:	4b84      	ldr	r3, [pc, #528]	; (8000b64 <main+0x270>)
 8000952:	2201      	movs	r2, #1
 8000954:	605a      	str	r2, [r3, #4]
  TxHeader2.RTR = CAN_RTR_DATA;
 8000956:	4b83      	ldr	r3, [pc, #524]	; (8000b64 <main+0x270>)
 8000958:	2200      	movs	r2, #0
 800095a:	60da      	str	r2, [r3, #12]
  TxHeader2.IDE = CAN_ID_STD;
 800095c:	4b81      	ldr	r3, [pc, #516]	; (8000b64 <main+0x270>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  TxHeader2.DLC = 2;
 8000962:	4b80      	ldr	r3, [pc, #512]	; (8000b64 <main+0x270>)
 8000964:	2202      	movs	r2, #2
 8000966:	611a      	str	r2, [r3, #16]
  TxHeader2.TransmitGlobalTime = DISABLE;
 8000968:	4b7e      	ldr	r3, [pc, #504]	; (8000b64 <main+0x270>)
 800096a:	2200      	movs	r2, #0
 800096c:	751a      	strb	r2, [r3, #20]

  HAL_GPIO_TogglePin(LEDR_GPIO_Port,LEDR_Pin); //Toggle LED
 800096e:	2108      	movs	r1, #8
 8000970:	487d      	ldr	r0, [pc, #500]	; (8000b68 <main+0x274>)
 8000972:	f001 fa35 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 8000976:	20fa      	movs	r0, #250	; 0xfa
 8000978:	f000 fb88 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDG_GPIO_Port,LEDG_Pin); //Toggle LED
 800097c:	2104      	movs	r1, #4
 800097e:	487a      	ldr	r0, [pc, #488]	; (8000b68 <main+0x274>)
 8000980:	f001 fa2e 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 8000984:	20fa      	movs	r0, #250	; 0xfa
 8000986:	f000 fb81 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDB_GPIO_Port,LEDB_Pin); //Toggle LED
 800098a:	2102      	movs	r1, #2
 800098c:	4876      	ldr	r0, [pc, #472]	; (8000b68 <main+0x274>)
 800098e:	f001 fa27 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 8000992:	20fa      	movs	r0, #250	; 0xfa
 8000994:	f000 fb7a 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDO_GPIO_Port,LEDO_Pin); //Toggle LED
 8000998:	2101      	movs	r1, #1
 800099a:	4873      	ldr	r0, [pc, #460]	; (8000b68 <main+0x274>)
 800099c:	f001 fa20 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 80009a0:	20fa      	movs	r0, #250	; 0xfa
 80009a2:	f000 fb73 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDCAN1_GPIO_Port,LEDCAN1_Pin); //Toggle LED
 80009a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009aa:	4870      	ldr	r0, [pc, #448]	; (8000b6c <main+0x278>)
 80009ac:	f001 fa18 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 80009b0:	20fa      	movs	r0, #250	; 0xfa
 80009b2:	f000 fb6b 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDCAN2_GPIO_Port,LEDCAN2_Pin); //Toggle LED
 80009b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ba:	486c      	ldr	r0, [pc, #432]	; (8000b6c <main+0x278>)
 80009bc:	f001 fa10 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 80009c0:	20fa      	movs	r0, #250	; 0xfa
 80009c2:	f000 fb63 	bl	800108c <HAL_Delay>


  HAL_GPIO_TogglePin(LEDR_GPIO_Port,LEDR_Pin); //Toggle LED
 80009c6:	2108      	movs	r1, #8
 80009c8:	4867      	ldr	r0, [pc, #412]	; (8000b68 <main+0x274>)
 80009ca:	f001 fa09 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 80009ce:	20fa      	movs	r0, #250	; 0xfa
 80009d0:	f000 fb5c 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDG_GPIO_Port,LEDG_Pin); //Toggle LED
 80009d4:	2104      	movs	r1, #4
 80009d6:	4864      	ldr	r0, [pc, #400]	; (8000b68 <main+0x274>)
 80009d8:	f001 fa02 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 80009dc:	20fa      	movs	r0, #250	; 0xfa
 80009de:	f000 fb55 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDB_GPIO_Port,LEDB_Pin); //Toggle LED
 80009e2:	2102      	movs	r1, #2
 80009e4:	4860      	ldr	r0, [pc, #384]	; (8000b68 <main+0x274>)
 80009e6:	f001 f9fb 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 80009ea:	20fa      	movs	r0, #250	; 0xfa
 80009ec:	f000 fb4e 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDO_GPIO_Port,LEDO_Pin); //Toggle LED
 80009f0:	2101      	movs	r1, #1
 80009f2:	485d      	ldr	r0, [pc, #372]	; (8000b68 <main+0x274>)
 80009f4:	f001 f9f4 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 80009f8:	20fa      	movs	r0, #250	; 0xfa
 80009fa:	f000 fb47 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDCAN1_GPIO_Port,LEDCAN1_Pin); //Toggle LED
 80009fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a02:	485a      	ldr	r0, [pc, #360]	; (8000b6c <main+0x278>)
 8000a04:	f001 f9ec 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 8000a08:	20fa      	movs	r0, #250	; 0xfa
 8000a0a:	f000 fb3f 	bl	800108c <HAL_Delay>

  HAL_GPIO_TogglePin(LEDCAN2_GPIO_Port,LEDCAN2_Pin); //Toggle LED
 8000a0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a12:	4856      	ldr	r0, [pc, #344]	; (8000b6c <main+0x278>)
 8000a14:	f001 f9e4 	bl	8001de0 <HAL_GPIO_TogglePin>
  HAL_Delay(250); //Delay 1 Seconds
 8000a18:	20fa      	movs	r0, #250	; 0xfa
 8000a1a:	f000 fb37 	bl	800108c <HAL_Delay>
//	  TxData2[0] = 0xEF;
//	  TxData2[1] = count++;


      /* Receive CAN1 */
      if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) != 0){
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4853      	ldr	r0, [pc, #332]	; (8000b70 <main+0x27c>)
 8000a22:	f000 ff60 	bl	80018e6 <HAL_CAN_GetRxFifoFillLevel>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d054      	beq.n	8000ad6 <main+0x1e2>
		 if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK)
 8000a2c:	4b51      	ldr	r3, [pc, #324]	; (8000b74 <main+0x280>)
 8000a2e:	4a52      	ldr	r2, [pc, #328]	; (8000b78 <main+0x284>)
 8000a30:	2100      	movs	r1, #0
 8000a32:	484f      	ldr	r0, [pc, #316]	; (8000b70 <main+0x27c>)
 8000a34:	f000 fe46 	bl	80016c4 <HAL_CAN_GetRxMessage>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d004      	beq.n	8000a48 <main+0x154>
		 {
		   /* Reception Error */
		   Error_Handler();
 8000a3e:	f000 f8f3 	bl	8000c28 <Error_Handler>
		   printf("CAN1 RX: Error!");
 8000a42:	484e      	ldr	r0, [pc, #312]	; (8000b7c <main+0x288>)
 8000a44:	f002 f908 	bl	8002c58 <iprintf>

		 }
		 printf("CAN1 RX: %lx:%x%x \n\r", RxHeader1.StdId, RxData1[0], RxData1[1]);
 8000a48:	4b4b      	ldr	r3, [pc, #300]	; (8000b78 <main+0x284>)
 8000a4a:	6819      	ldr	r1, [r3, #0]
 8000a4c:	4b49      	ldr	r3, [pc, #292]	; (8000b74 <main+0x280>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	461a      	mov	r2, r3
 8000a52:	4b48      	ldr	r3, [pc, #288]	; (8000b74 <main+0x280>)
 8000a54:	785b      	ldrb	r3, [r3, #1]
 8000a56:	484a      	ldr	r0, [pc, #296]	; (8000b80 <main+0x28c>)
 8000a58:	f002 f8fe 	bl	8002c58 <iprintf>

		 if(RxHeader1.StdId == 0x7F1){
 8000a5c:	4b46      	ldr	r3, [pc, #280]	; (8000b78 <main+0x284>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f240 72f1 	movw	r2, #2033	; 0x7f1
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d117      	bne.n	8000a98 <main+0x1a4>
			 RxData1[0] = 127; // SOC
 8000a68:	4b42      	ldr	r3, [pc, #264]	; (8000b74 <main+0x280>)
 8000a6a:	227f      	movs	r2, #127	; 0x7f
 8000a6c:	701a      	strb	r2, [r3, #0]
			 RxData1[1] = 0;
 8000a6e:	4b41      	ldr	r3, [pc, #260]	; (8000b74 <main+0x280>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	705a      	strb	r2, [r3, #1]
			 RxData1[2] = 0;
 8000a74:	4b3f      	ldr	r3, [pc, #252]	; (8000b74 <main+0x280>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	709a      	strb	r2, [r3, #2]
			 RxData1[3] = 0;
 8000a7a:	4b3e      	ldr	r3, [pc, #248]	; (8000b74 <main+0x280>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	70da      	strb	r2, [r3, #3]
			 RxData1[4] = 0;
 8000a80:	4b3c      	ldr	r3, [pc, #240]	; (8000b74 <main+0x280>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	711a      	strb	r2, [r3, #4]
			 RxData1[5] = 0;
 8000a86:	4b3b      	ldr	r3, [pc, #236]	; (8000b74 <main+0x280>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	715a      	strb	r2, [r3, #5]
			 RxData1[6] = 0;
 8000a8c:	4b39      	ldr	r3, [pc, #228]	; (8000b74 <main+0x280>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	719a      	strb	r2, [r3, #6]
			 RxData1[7] = 4;
 8000a92:	4b38      	ldr	r3, [pc, #224]	; (8000b74 <main+0x280>)
 8000a94:	2204      	movs	r2, #4
 8000a96:	71da      	strb	r2, [r3, #7]
		 }

		 HAL_GPIO_TogglePin(LEDCAN2_GPIO_Port,LEDCAN2_Pin);
 8000a98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a9c:	4833      	ldr	r0, [pc, #204]	; (8000b6c <main+0x278>)
 8000a9e:	f001 f99f 	bl	8001de0 <HAL_GPIO_TogglePin>
		 /* Start the Transmission process CAN2 */
		 if (HAL_CAN_AddTxMessage(&hcan2, &RxHeader1, RxData1, &TxMailbox2) != HAL_OK)
 8000aa2:	4b38      	ldr	r3, [pc, #224]	; (8000b84 <main+0x290>)
 8000aa4:	4a33      	ldr	r2, [pc, #204]	; (8000b74 <main+0x280>)
 8000aa6:	4934      	ldr	r1, [pc, #208]	; (8000b78 <main+0x284>)
 8000aa8:	4837      	ldr	r0, [pc, #220]	; (8000b88 <main+0x294>)
 8000aaa:	f000 fd31 	bl	8001510 <HAL_CAN_AddTxMessage>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <main+0x1c4>
		 {
	 		/* Transmission request Error */
	 		Error_Handler();
 8000ab4:	f000 f8b8 	bl	8000c28 <Error_Handler>
		 }
		 printf("\n\r CAN2 TX: %lx:%x%x \n\r",  RxHeader1.StdId, RxData1[0], RxData1[1]);
 8000ab8:	4b2f      	ldr	r3, [pc, #188]	; (8000b78 <main+0x284>)
 8000aba:	6819      	ldr	r1, [r3, #0]
 8000abc:	4b2d      	ldr	r3, [pc, #180]	; (8000b74 <main+0x280>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	4b2c      	ldr	r3, [pc, #176]	; (8000b74 <main+0x280>)
 8000ac4:	785b      	ldrb	r3, [r3, #1]
 8000ac6:	4831      	ldr	r0, [pc, #196]	; (8000b8c <main+0x298>)
 8000ac8:	f002 f8c6 	bl	8002c58 <iprintf>

		 HAL_GPIO_TogglePin(LEDCAN2_GPIO_Port,LEDCAN2_Pin);
 8000acc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ad0:	4826      	ldr	r0, [pc, #152]	; (8000b6c <main+0x278>)
 8000ad2:	f001 f985 	bl	8001de0 <HAL_GPIO_TogglePin>


      }

      /* Receive CAN2 */
      if (HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO1) != 0){
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	482b      	ldr	r0, [pc, #172]	; (8000b88 <main+0x294>)
 8000ada:	f000 ff04 	bl	80018e6 <HAL_CAN_GetRxFifoFillLevel>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d09c      	beq.n	8000a1e <main+0x12a>
		 if (HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK)
 8000ae4:	4b2a      	ldr	r3, [pc, #168]	; (8000b90 <main+0x29c>)
 8000ae6:	4a2b      	ldr	r2, [pc, #172]	; (8000b94 <main+0x2a0>)
 8000ae8:	2101      	movs	r1, #1
 8000aea:	4827      	ldr	r0, [pc, #156]	; (8000b88 <main+0x294>)
 8000aec:	f000 fdea 	bl	80016c4 <HAL_CAN_GetRxMessage>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d004      	beq.n	8000b00 <main+0x20c>
		 {
		   /* Reception Error */
		   Error_Handler();
 8000af6:	f000 f897 	bl	8000c28 <Error_Handler>
		   printf("CAN2 RX: Error!");
 8000afa:	4827      	ldr	r0, [pc, #156]	; (8000b98 <main+0x2a4>)
 8000afc:	f002 f8ac 	bl	8002c58 <iprintf>
		 }
		 printf("CAN2 RX: %lx:%x%x \n\r", RxHeader2.StdId, RxData2[0], RxData2[1]);
 8000b00:	4b24      	ldr	r3, [pc, #144]	; (8000b94 <main+0x2a0>)
 8000b02:	6819      	ldr	r1, [r3, #0]
 8000b04:	4b22      	ldr	r3, [pc, #136]	; (8000b90 <main+0x29c>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4b21      	ldr	r3, [pc, #132]	; (8000b90 <main+0x29c>)
 8000b0c:	785b      	ldrb	r3, [r3, #1]
 8000b0e:	4823      	ldr	r0, [pc, #140]	; (8000b9c <main+0x2a8>)
 8000b10:	f002 f8a2 	bl	8002c58 <iprintf>

		 RxHeader2.StdId++;
 8000b14:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <main+0x2a0>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	4a1e      	ldr	r2, [pc, #120]	; (8000b94 <main+0x2a0>)
 8000b1c:	6013      	str	r3, [r2, #0]
		 RxData2[0]++;
 8000b1e:	4b1c      	ldr	r3, [pc, #112]	; (8000b90 <main+0x29c>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	3301      	adds	r3, #1
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	4b1a      	ldr	r3, [pc, #104]	; (8000b90 <main+0x29c>)
 8000b28:	701a      	strb	r2, [r3, #0]

		 HAL_GPIO_TogglePin(LEDCAN1_GPIO_Port,LEDCAN1_Pin);
 8000b2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b2e:	480f      	ldr	r0, [pc, #60]	; (8000b6c <main+0x278>)
 8000b30:	f001 f956 	bl	8001de0 <HAL_GPIO_TogglePin>
	     /* Start the Transmission process CAN1*/
	     if (HAL_CAN_AddTxMessage(&hcan1, &RxHeader2, RxData2, &TxMailbox1) != HAL_OK)
 8000b34:	4b1a      	ldr	r3, [pc, #104]	; (8000ba0 <main+0x2ac>)
 8000b36:	4a16      	ldr	r2, [pc, #88]	; (8000b90 <main+0x29c>)
 8000b38:	4916      	ldr	r1, [pc, #88]	; (8000b94 <main+0x2a0>)
 8000b3a:	480d      	ldr	r0, [pc, #52]	; (8000b70 <main+0x27c>)
 8000b3c:	f000 fce8 	bl	8001510 <HAL_CAN_AddTxMessage>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <main+0x256>
	     {
	       /* Transmission request Error */
	       Error_Handler();
 8000b46:	f000 f86f 	bl	8000c28 <Error_Handler>
	     }
	     //printf("\n\r TxData1: %x - %x \n\r", TxData1[0], TxData1[1]);

	      HAL_GPIO_TogglePin(LEDCAN1_GPIO_Port,LEDCAN1_Pin);
 8000b4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b4e:	4807      	ldr	r0, [pc, #28]	; (8000b6c <main+0x278>)
 8000b50:	f001 f946 	bl	8001de0 <HAL_GPIO_TogglePin>
      if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) != 0){
 8000b54:	e763      	b.n	8000a1e <main+0x12a>
 8000b56:	bf00      	nop
 8000b58:	08003a4c 	.word	0x08003a4c
 8000b5c:	08003a9c 	.word	0x08003a9c
 8000b60:	20000168 	.word	0x20000168
 8000b64:	200000ec 	.word	0x200000ec
 8000b68:	40011000 	.word	0x40011000
 8000b6c:	40010c00 	.word	0x40010c00
 8000b70:	200000c4 	.word	0x200000c4
 8000b74:	200001b4 	.word	0x200001b4
 8000b78:	2000010c 	.word	0x2000010c
 8000b7c:	08003ac4 	.word	0x08003ac4
 8000b80:	08003ad4 	.word	0x08003ad4
 8000b84:	200001a4 	.word	0x200001a4
 8000b88:	2000009c 	.word	0x2000009c
 8000b8c:	08003aec 	.word	0x08003aec
 8000b90:	20000104 	.word	0x20000104
 8000b94:	20000188 	.word	0x20000188
 8000b98:	08003b04 	.word	0x08003b04
 8000b9c:	08003b14 	.word	0x08003b14
 8000ba0:	200001b0 	.word	0x200001b0

08000ba4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b094      	sub	sp, #80	; 0x50
 8000ba8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000baa:	f107 0318 	add.w	r3, r7, #24
 8000bae:	2238      	movs	r2, #56	; 0x38
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f002 f848 	bl	8002c48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bce:	2310      	movs	r3, #16
 8000bd0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bda:	f107 0318 	add.w	r3, r7, #24
 8000bde:	4618      	mov	r0, r3
 8000be0:	f001 f916 	bl	8001e10 <HAL_RCC_OscConfig>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8000bea:	f000 f81d 	bl	8000c28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bee:	230f      	movs	r3, #15
 8000bf0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f001 fc18 	bl	800243c <HAL_RCC_ClockConfig>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c12:	f000 f809 	bl	8000c28 <Error_Handler>
  }
  /** Configure the Systick interrupt time 
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000c16:	4b03      	ldr	r3, [pc, #12]	; (8000c24 <SystemClock_Config+0x80>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	601a      	str	r2, [r3, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	3750      	adds	r7, #80	; 0x50
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	42420070 	.word	0x42420070

08000c28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr

08000c34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c3a:	4b15      	ldr	r3, [pc, #84]	; (8000c90 <HAL_MspInit+0x5c>)
 8000c3c:	699b      	ldr	r3, [r3, #24]
 8000c3e:	4a14      	ldr	r2, [pc, #80]	; (8000c90 <HAL_MspInit+0x5c>)
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	6193      	str	r3, [r2, #24]
 8000c46:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <HAL_MspInit+0x5c>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	f003 0301 	and.w	r3, r3, #1
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c52:	4b0f      	ldr	r3, [pc, #60]	; (8000c90 <HAL_MspInit+0x5c>)
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	4a0e      	ldr	r2, [pc, #56]	; (8000c90 <HAL_MspInit+0x5c>)
 8000c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c5c:	61d3      	str	r3, [r2, #28]
 8000c5e:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <HAL_MspInit+0x5c>)
 8000c60:	69db      	ldr	r3, [r3, #28]
 8000c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000c6a:	4b0a      	ldr	r3, [pc, #40]	; (8000c94 <HAL_MspInit+0x60>)
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	4a04      	ldr	r2, [pc, #16]	; (8000c94 <HAL_MspInit+0x60>)
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c86:	bf00      	nop
 8000c88:	3714      	adds	r7, #20
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	40021000 	.word	0x40021000
 8000c94:	40010000 	.word	0x40010000

08000c98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr

08000ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca8:	e7fe      	b.n	8000ca8 <HardFault_Handler+0x4>

08000caa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cae:	e7fe      	b.n	8000cae <MemManage_Handler+0x4>

08000cb0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb4:	e7fe      	b.n	8000cb4 <BusFault_Handler+0x4>

08000cb6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cba:	e7fe      	b.n	8000cba <UsageFault_Handler+0x4>

08000cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr

08000cc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr

08000cd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bc80      	pop	{r7}
 8000cde:	4770      	bx	lr

08000ce0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ce4:	f000 f9b6 	bl	8001054 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}

08000cec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	e00a      	b.n	8000d14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000cfe:	f3af 8000 	nop.w
 8000d02:	4601      	mov	r1, r0
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	1c5a      	adds	r2, r3, #1
 8000d08:	60ba      	str	r2, [r7, #8]
 8000d0a:	b2ca      	uxtb	r2, r1
 8000d0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	3301      	adds	r3, #1
 8000d12:	617b      	str	r3, [r7, #20]
 8000d14:	697a      	ldr	r2, [r7, #20]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	dbf0      	blt.n	8000cfe <_read+0x12>
	}

return len;
 8000d1c:	687b      	ldr	r3, [r7, #4]
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3718      	adds	r7, #24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b086      	sub	sp, #24
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	60f8      	str	r0, [r7, #12]
 8000d2e:	60b9      	str	r1, [r7, #8]
 8000d30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]
 8000d36:	e009      	b.n	8000d4c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	1c5a      	adds	r2, r3, #1
 8000d3c:	60ba      	str	r2, [r7, #8]
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fdc5 	bl	80008d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	697a      	ldr	r2, [r7, #20]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	dbf1      	blt.n	8000d38 <_write+0x12>
	}
	return len;
 8000d54:	687b      	ldr	r3, [r7, #4]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <_close>:

int _close(int file)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b083      	sub	sp, #12
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
	return -1;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d84:	605a      	str	r2, [r3, #4]
	return 0;
 8000d86:	2300      	movs	r3, #0
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bc80      	pop	{r7}
 8000d90:	4770      	bx	lr

08000d92 <_isatty>:

int _isatty(int file)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b083      	sub	sp, #12
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
	return 1;
 8000d9a:	2301      	movs	r3, #1
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr

08000da6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000da6:	b480      	push	{r7}
 8000da8:	b085      	sub	sp, #20
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	60f8      	str	r0, [r7, #12]
 8000dae:	60b9      	str	r1, [r7, #8]
 8000db0:	607a      	str	r2, [r7, #4]
	return 0;
 8000db2:	2300      	movs	r3, #0
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3714      	adds	r7, #20
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bc80      	pop	{r7}
 8000dbc:	4770      	bx	lr
	...

08000dc0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000dc8:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <_sbrk+0x50>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d102      	bne.n	8000dd6 <_sbrk+0x16>
		heap_end = &end;
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	; (8000e10 <_sbrk+0x50>)
 8000dd2:	4a10      	ldr	r2, [pc, #64]	; (8000e14 <_sbrk+0x54>)
 8000dd4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <_sbrk+0x50>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <_sbrk+0x50>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4413      	add	r3, r2
 8000de4:	466a      	mov	r2, sp
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d907      	bls.n	8000dfa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000dea:	f001 ff27 	bl	8002c3c <__errno>
 8000dee:	4602      	mov	r2, r0
 8000df0:	230c      	movs	r3, #12
 8000df2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000df4:	f04f 33ff 	mov.w	r3, #4294967295
 8000df8:	e006      	b.n	8000e08 <_sbrk+0x48>
	}

	heap_end += incr;
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <_sbrk+0x50>)
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4413      	add	r3, r2
 8000e02:	4a03      	ldr	r2, [pc, #12]	; (8000e10 <_sbrk+0x50>)
 8000e04:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000e06:	68fb      	ldr	r3, [r7, #12]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	20000090 	.word	0x20000090
 8000e14:	20000208 	.word	0x20000208

08000e18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <SystemInit+0x70>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a19      	ldr	r2, [pc, #100]	; (8000e88 <SystemInit+0x70>)
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8000e28:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <SystemInit+0x70>)
 8000e2a:	685a      	ldr	r2, [r3, #4]
 8000e2c:	4916      	ldr	r1, [pc, #88]	; (8000e88 <SystemInit+0x70>)
 8000e2e:	4b17      	ldr	r3, [pc, #92]	; (8000e8c <SystemInit+0x74>)
 8000e30:	4013      	ands	r3, r2
 8000e32:	604b      	str	r3, [r1, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000e34:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <SystemInit+0x70>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a13      	ldr	r2, [pc, #76]	; (8000e88 <SystemInit+0x70>)
 8000e3a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000e3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e42:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e44:	4b10      	ldr	r3, [pc, #64]	; (8000e88 <SystemInit+0x70>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a0f      	ldr	r2, [pc, #60]	; (8000e88 <SystemInit+0x70>)
 8000e4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e4e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000e50:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <SystemInit+0x70>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	4a0c      	ldr	r2, [pc, #48]	; (8000e88 <SystemInit+0x70>)
 8000e56:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000e5a:	6053      	str	r3, [r2, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	; (8000e88 <SystemInit+0x70>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a09      	ldr	r2, [pc, #36]	; (8000e88 <SystemInit+0x70>)
 8000e62:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8000e66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 8000e68:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <SystemInit+0x70>)
 8000e6a:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8000e6e:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 8000e70:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <SystemInit+0x70>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000e76:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <SystemInit+0x78>)
 8000e78:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e7c:	609a      	str	r2, [r3, #8]
#endif 
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bc80      	pop	{r7}
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	f0ff0000 	.word	0xf0ff0000
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <MX_USART1_UART_Init+0x50>)
 8000e9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ea0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ea4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea6:	4b0e      	ldr	r3, [pc, #56]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000eba:	220c      	movs	r2, #12
 8000ebc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eca:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <MX_USART1_UART_Init+0x4c>)
 8000ecc:	f001 fcac 	bl	8002828 <HAL_UART_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ed6:	f7ff fea7 	bl	8000c28 <Error_Handler>
  }

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200001bc 	.word	0x200001bc
 8000ee4:	40013800 	.word	0x40013800

08000ee8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b088      	sub	sp, #32
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef0:	f107 0310 	add.w	r3, r7, #16
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a1c      	ldr	r2, [pc, #112]	; (8000f74 <HAL_UART_MspInit+0x8c>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d131      	bne.n	8000f6c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f08:	4b1b      	ldr	r3, [pc, #108]	; (8000f78 <HAL_UART_MspInit+0x90>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	4a1a      	ldr	r2, [pc, #104]	; (8000f78 <HAL_UART_MspInit+0x90>)
 8000f0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f12:	6193      	str	r3, [r2, #24]
 8000f14:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <HAL_UART_MspInit+0x90>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f20:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <HAL_UART_MspInit+0x90>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	4a14      	ldr	r2, [pc, #80]	; (8000f78 <HAL_UART_MspInit+0x90>)
 8000f26:	f043 0304 	orr.w	r3, r3, #4
 8000f2a:	6193      	str	r3, [r2, #24]
 8000f2c:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <HAL_UART_MspInit+0x90>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	f003 0304 	and.w	r3, r3, #4
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f42:	2303      	movs	r3, #3
 8000f44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	f107 0310 	add.w	r3, r7, #16
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	480b      	ldr	r0, [pc, #44]	; (8000f7c <HAL_UART_MspInit+0x94>)
 8000f4e:	f000 fdd5 	bl	8001afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f60:	f107 0310 	add.w	r3, r7, #16
 8000f64:	4619      	mov	r1, r3
 8000f66:	4805      	ldr	r0, [pc, #20]	; (8000f7c <HAL_UART_MspInit+0x94>)
 8000f68:	f000 fdc8 	bl	8001afc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f6c:	bf00      	nop
 8000f6e:	3720      	adds	r7, #32
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40013800 	.word	0x40013800
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	40010800 	.word	0x40010800

08000f80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f80:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f82:	e003      	b.n	8000f8c <LoopCopyDataInit>

08000f84 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f84:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <LoopFillZerobss+0x10>)
  ldr r3, [r3, r1]
 8000f86:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f88:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f8a:	3104      	adds	r1, #4

08000f8c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f8c:	4809      	ldr	r0, [pc, #36]	; (8000fb4 <LoopFillZerobss+0x14>)
  ldr r3, =_edata
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <LoopFillZerobss+0x18>)
  adds r2, r0, r1
 8000f90:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f92:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f94:	d3f6      	bcc.n	8000f84 <CopyDataInit>
  ldr r2, =_sbss
 8000f96:	4a09      	ldr	r2, [pc, #36]	; (8000fbc <LoopFillZerobss+0x1c>)
  b LoopFillZerobss
 8000f98:	e002      	b.n	8000fa0 <LoopFillZerobss>

08000f9a <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000f9c:	f842 3b04 	str.w	r3, [r2], #4

08000fa0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000fa0:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <LoopFillZerobss+0x20>)
  cmp r2, r3
 8000fa2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000fa4:	d3f9      	bcc.n	8000f9a <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fa6:	f7ff ff37 	bl	8000e18 <SystemInit>
/* Call the application's entry point.*/
  bl main
 8000faa:	f7ff fca3 	bl	80008f4 <main>
  bx lr
 8000fae:	4770      	bx	lr
  ldr r3, =_sidata
 8000fb0:	08003c0c 	.word	0x08003c0c
  ldr r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000fb8:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000fbc:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000fc0:	20000204 	.word	0x20000204

08000fc4 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fc4:	e7fe      	b.n	8000fc4 <ADC1_2_IRQHandler>
	...

08000fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <HAL_Init+0x28>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a07      	ldr	r2, [pc, #28]	; (8000ff0 <HAL_Init+0x28>)
 8000fd2:	f043 0310 	orr.w	r3, r3, #16
 8000fd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fd8:	2003      	movs	r0, #3
 8000fda:	f000 fd5b 	bl	8001a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fde:	2000      	movs	r0, #0
 8000fe0:	f000 f808 	bl	8000ff4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe4:	f7ff fe26 	bl	8000c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40022000 	.word	0x40022000

08000ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ffc:	4b12      	ldr	r3, [pc, #72]	; (8001048 <HAL_InitTick+0x54>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4b12      	ldr	r3, [pc, #72]	; (800104c <HAL_InitTick+0x58>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	4619      	mov	r1, r3
 8001006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100a:	fbb3 f3f1 	udiv	r3, r3, r1
 800100e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001012:	4618      	mov	r0, r3
 8001014:	f000 fd65 	bl	8001ae2 <HAL_SYSTICK_Config>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e00e      	b.n	8001040 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2b0f      	cmp	r3, #15
 8001026:	d80a      	bhi.n	800103e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001028:	2200      	movs	r2, #0
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	f04f 30ff 	mov.w	r0, #4294967295
 8001030:	f000 fd3b 	bl	8001aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001034:	4a06      	ldr	r2, [pc, #24]	; (8001050 <HAL_InitTick+0x5c>)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800103a:	2300      	movs	r3, #0
 800103c:	e000      	b.n	8001040 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
}
 8001040:	4618      	mov	r0, r3
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000000 	.word	0x20000000
 800104c:	20000008 	.word	0x20000008
 8001050:	20000004 	.word	0x20000004

08001054 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001058:	4b05      	ldr	r3, [pc, #20]	; (8001070 <HAL_IncTick+0x1c>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	461a      	mov	r2, r3
 800105e:	4b05      	ldr	r3, [pc, #20]	; (8001074 <HAL_IncTick+0x20>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4413      	add	r3, r2
 8001064:	4a03      	ldr	r2, [pc, #12]	; (8001074 <HAL_IncTick+0x20>)
 8001066:	6013      	str	r3, [r2, #0]
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr
 8001070:	20000008 	.word	0x20000008
 8001074:	200001fc 	.word	0x200001fc

08001078 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  return uwTick;
 800107c:	4b02      	ldr	r3, [pc, #8]	; (8001088 <HAL_GetTick+0x10>)
 800107e:	681b      	ldr	r3, [r3, #0]
}
 8001080:	4618      	mov	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	200001fc 	.word	0x200001fc

0800108c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001094:	f7ff fff0 	bl	8001078 <HAL_GetTick>
 8001098:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010a4:	d005      	beq.n	80010b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010a6:	4b09      	ldr	r3, [pc, #36]	; (80010cc <HAL_Delay+0x40>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	461a      	mov	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4413      	add	r3, r2
 80010b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010b2:	bf00      	nop
 80010b4:	f7ff ffe0 	bl	8001078 <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d8f7      	bhi.n	80010b4 <HAL_Delay+0x28>
  {
  }
}
 80010c4:	bf00      	nop
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000008 	.word	0x20000008

080010d0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d101      	bne.n	80010e2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e0ed      	b.n	80012be <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d102      	bne.n	80010f4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff fada 	bl	80006a8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f022 0202 	bic.w	r2, r2, #2
 8001102:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001104:	f7ff ffb8 	bl	8001078 <HAL_GetTick>
 8001108:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800110a:	e012      	b.n	8001132 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800110c:	f7ff ffb4 	bl	8001078 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b0a      	cmp	r3, #10
 8001118:	d90b      	bls.n	8001132 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2205      	movs	r2, #5
 800112a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e0c5      	b.n	80012be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f003 0302 	and.w	r3, r3, #2
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1e5      	bne.n	800110c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f042 0201 	orr.w	r2, r2, #1
 800114e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001150:	f7ff ff92 	bl	8001078 <HAL_GetTick>
 8001154:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001156:	e012      	b.n	800117e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001158:	f7ff ff8e 	bl	8001078 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b0a      	cmp	r3, #10
 8001164:	d90b      	bls.n	800117e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2205      	movs	r2, #5
 8001176:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e09f      	b.n	80012be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	2b00      	cmp	r3, #0
 800118a:	d0e5      	beq.n	8001158 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	7e1b      	ldrb	r3, [r3, #24]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d108      	bne.n	80011a6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	e007      	b.n	80011b6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	7e5b      	ldrb	r3, [r3, #25]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d108      	bne.n	80011d0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	e007      	b.n	80011e0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80011de:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	7e9b      	ldrb	r3, [r3, #26]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d108      	bne.n	80011fa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f042 0220 	orr.w	r2, r2, #32
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	e007      	b.n	800120a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f022 0220 	bic.w	r2, r2, #32
 8001208:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	7edb      	ldrb	r3, [r3, #27]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d108      	bne.n	8001224 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f022 0210 	bic.w	r2, r2, #16
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	e007      	b.n	8001234 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f042 0210 	orr.w	r2, r2, #16
 8001232:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	7f1b      	ldrb	r3, [r3, #28]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d108      	bne.n	800124e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f042 0208 	orr.w	r2, r2, #8
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	e007      	b.n	800125e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f022 0208 	bic.w	r2, r2, #8
 800125c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	7f5b      	ldrb	r3, [r3, #29]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d108      	bne.n	8001278 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f042 0204 	orr.w	r2, r2, #4
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	e007      	b.n	8001288 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f022 0204 	bic.w	r2, r2, #4
 8001286:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	431a      	orrs	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	431a      	orrs	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	ea42 0103 	orr.w	r1, r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	1e5a      	subs	r2, r3, #1
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	430a      	orrs	r2, r1
 80012ac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2201      	movs	r2, #1
 80012b8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b087      	sub	sp, #28
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012de:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80012e0:	7cfb      	ldrb	r3, [r7, #19]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d003      	beq.n	80012ee <HAL_CAN_ConfigFilter+0x26>
 80012e6:	7cfb      	ldrb	r3, [r7, #19]
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	f040 80be 	bne.w	800146a <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80012ee:	4b65      	ldr	r3, [pc, #404]	; (8001484 <HAL_CAN_ConfigFilter+0x1bc>)
 80012f0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012f8:	f043 0201 	orr.w	r2, r3, #1
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001308:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131c:	021b      	lsls	r3, r3, #8
 800131e:	431a      	orrs	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	695b      	ldr	r3, [r3, #20]
 800132a:	f003 031f 	and.w	r3, r3, #31
 800132e:	2201      	movs	r2, #1
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	43db      	mvns	r3, r3
 8001340:	401a      	ands	r2, r3
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	69db      	ldr	r3, [r3, #28]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d123      	bne.n	8001398 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	43db      	mvns	r3, r3
 800135a:	401a      	ands	r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800136e:	683a      	ldr	r2, [r7, #0]
 8001370:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001372:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	3248      	adds	r2, #72	; 0x48
 8001378:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800138c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800138e:	6979      	ldr	r1, [r7, #20]
 8001390:	3348      	adds	r3, #72	; 0x48
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	440b      	add	r3, r1
 8001396:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	69db      	ldr	r3, [r3, #28]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d122      	bne.n	80013e6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	431a      	orrs	r2, r3
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80013c0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	3248      	adds	r2, #72	; 0x48
 80013c6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013da:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013dc:	6979      	ldr	r1, [r7, #20]
 80013de:	3348      	adds	r3, #72	; 0x48
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	440b      	add	r3, r1
 80013e4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	699b      	ldr	r3, [r3, #24]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d109      	bne.n	8001402 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	43db      	mvns	r3, r3
 80013f8:	401a      	ands	r2, r3
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001400:	e007      	b.n	8001412 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	431a      	orrs	r2, r3
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	691b      	ldr	r3, [r3, #16]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d109      	bne.n	800142e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	43db      	mvns	r3, r3
 8001424:	401a      	ands	r2, r3
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800142c:	e007      	b.n	800143e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	431a      	orrs	r2, r3
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	6a1b      	ldr	r3, [r3, #32]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d107      	bne.n	8001456 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	431a      	orrs	r2, r3
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800145c:	f023 0201 	bic.w	r2, r3, #1
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001466:	2300      	movs	r3, #0
 8001468:	e006      	b.n	8001478 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
  }
}
 8001478:	4618      	mov	r0, r3
 800147a:	371c      	adds	r7, #28
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	40006400 	.word	0x40006400

08001488 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b01      	cmp	r3, #1
 800149a:	d12e      	bne.n	80014fa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2202      	movs	r2, #2
 80014a0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f022 0201 	bic.w	r2, r2, #1
 80014b2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80014b4:	f7ff fde0 	bl	8001078 <HAL_GetTick>
 80014b8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80014ba:	e012      	b.n	80014e2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014bc:	f7ff fddc 	bl	8001078 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b0a      	cmp	r3, #10
 80014c8:	d90b      	bls.n	80014e2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2205      	movs	r2, #5
 80014da:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e012      	b.n	8001508 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1e5      	bne.n	80014bc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80014f6:	2300      	movs	r3, #0
 80014f8:	e006      	b.n	8001508 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
  }
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001510:	b480      	push	{r7}
 8001512:	b089      	sub	sp, #36	; 0x24
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
 800151c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001524:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800152e:	7ffb      	ldrb	r3, [r7, #31]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d003      	beq.n	800153c <HAL_CAN_AddTxMessage+0x2c>
 8001534:	7ffb      	ldrb	r3, [r7, #31]
 8001536:	2b02      	cmp	r3, #2
 8001538:	f040 80b8 	bne.w	80016ac <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d10a      	bne.n	800155c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800154c:	2b00      	cmp	r3, #0
 800154e:	d105      	bne.n	800155c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 80a0 	beq.w	800169c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	0e1b      	lsrs	r3, r3, #24
 8001560:	f003 0303 	and.w	r3, r3, #3
 8001564:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	2b02      	cmp	r3, #2
 800156a:	d907      	bls.n	800157c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001570:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e09e      	b.n	80016ba <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800157c:	2201      	movs	r2, #1
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	409a      	lsls	r2, r3
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10d      	bne.n	80015aa <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001598:	68f9      	ldr	r1, [r7, #12]
 800159a:	6809      	ldr	r1, [r1, #0]
 800159c:	431a      	orrs	r2, r3
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	3318      	adds	r3, #24
 80015a2:	011b      	lsls	r3, r3, #4
 80015a4:	440b      	add	r3, r1
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	e00f      	b.n	80015ca <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015b4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015ba:	68f9      	ldr	r1, [r7, #12]
 80015bc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80015be:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	3318      	adds	r3, #24
 80015c4:	011b      	lsls	r3, r3, #4
 80015c6:	440b      	add	r3, r1
 80015c8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6819      	ldr	r1, [r3, #0]
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	691a      	ldr	r2, [r3, #16]
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	3318      	adds	r3, #24
 80015d6:	011b      	lsls	r3, r3, #4
 80015d8:	440b      	add	r3, r1
 80015da:	3304      	adds	r3, #4
 80015dc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	7d1b      	ldrb	r3, [r3, #20]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d111      	bne.n	800160a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	3318      	adds	r3, #24
 80015ee:	011b      	lsls	r3, r3, #4
 80015f0:	4413      	add	r3, r2
 80015f2:	3304      	adds	r3, #4
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	6811      	ldr	r1, [r2, #0]
 80015fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3318      	adds	r3, #24
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	440b      	add	r3, r1
 8001606:	3304      	adds	r3, #4
 8001608:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	3307      	adds	r3, #7
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	061a      	lsls	r2, r3, #24
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	3306      	adds	r3, #6
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	041b      	lsls	r3, r3, #16
 800161a:	431a      	orrs	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3305      	adds	r3, #5
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	021b      	lsls	r3, r3, #8
 8001624:	4313      	orrs	r3, r2
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	3204      	adds	r2, #4
 800162a:	7812      	ldrb	r2, [r2, #0]
 800162c:	4610      	mov	r0, r2
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	6811      	ldr	r1, [r2, #0]
 8001632:	ea43 0200 	orr.w	r2, r3, r0
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	011b      	lsls	r3, r3, #4
 800163a:	440b      	add	r3, r1
 800163c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001640:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	3303      	adds	r3, #3
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	061a      	lsls	r2, r3, #24
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3302      	adds	r3, #2
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	041b      	lsls	r3, r3, #16
 8001652:	431a      	orrs	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3301      	adds	r3, #1
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	021b      	lsls	r3, r3, #8
 800165c:	4313      	orrs	r3, r2
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	7812      	ldrb	r2, [r2, #0]
 8001662:	4610      	mov	r0, r2
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	6811      	ldr	r1, [r2, #0]
 8001668:	ea43 0200 	orr.w	r2, r3, r0
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	011b      	lsls	r3, r3, #4
 8001670:	440b      	add	r3, r1
 8001672:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001676:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	3318      	adds	r3, #24
 8001680:	011b      	lsls	r3, r3, #4
 8001682:	4413      	add	r3, r2
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	6811      	ldr	r1, [r2, #0]
 800168a:	f043 0201 	orr.w	r2, r3, #1
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	3318      	adds	r3, #24
 8001692:	011b      	lsls	r3, r3, #4
 8001694:	440b      	add	r3, r1
 8001696:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001698:	2300      	movs	r3, #0
 800169a:	e00e      	b.n	80016ba <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e006      	b.n	80016ba <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
  }
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3724      	adds	r7, #36	; 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80016c4:	b480      	push	{r7}
 80016c6:	b087      	sub	sp, #28
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
 80016d0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016d8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80016da:	7dfb      	ldrb	r3, [r7, #23]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d003      	beq.n	80016e8 <HAL_CAN_GetRxMessage+0x24>
 80016e0:	7dfb      	ldrb	r3, [r7, #23]
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	f040 80f3 	bne.w	80018ce <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10e      	bne.n	800170c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	f003 0303 	and.w	r3, r3, #3
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d116      	bne.n	800172a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001700:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e0e7      	b.n	80018dc <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	f003 0303 	and.w	r3, r3, #3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d107      	bne.n	800172a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e0d8      	b.n	80018dc <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	331b      	adds	r3, #27
 8001732:	011b      	lsls	r3, r3, #4
 8001734:	4413      	add	r3, r2
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0204 	and.w	r2, r3, #4
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10c      	bne.n	8001762 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	331b      	adds	r3, #27
 8001750:	011b      	lsls	r3, r3, #4
 8001752:	4413      	add	r3, r2
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	0d5b      	lsrs	r3, r3, #21
 8001758:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	e00b      	b.n	800177a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	331b      	adds	r3, #27
 800176a:	011b      	lsls	r3, r3, #4
 800176c:	4413      	add	r3, r2
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	08db      	lsrs	r3, r3, #3
 8001772:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	331b      	adds	r3, #27
 8001782:	011b      	lsls	r3, r3, #4
 8001784:	4413      	add	r3, r2
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0202 	and.w	r2, r3, #2
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	331b      	adds	r3, #27
 8001798:	011b      	lsls	r3, r3, #4
 800179a:	4413      	add	r3, r2
 800179c:	3304      	adds	r3, #4
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 020f 	and.w	r2, r3, #15
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	331b      	adds	r3, #27
 80017b0:	011b      	lsls	r3, r3, #4
 80017b2:	4413      	add	r3, r2
 80017b4:	3304      	adds	r3, #4
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	331b      	adds	r3, #27
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	4413      	add	r3, r2
 80017cc:	3304      	adds	r3, #4
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	0c1b      	lsrs	r3, r3, #16
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	011b      	lsls	r3, r3, #4
 80017e0:	4413      	add	r3, r2
 80017e2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	011b      	lsls	r3, r3, #4
 80017f6:	4413      	add	r3, r2
 80017f8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	0a1a      	lsrs	r2, r3, #8
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	3301      	adds	r3, #1
 8001804:	b2d2      	uxtb	r2, r2
 8001806:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	011b      	lsls	r3, r3, #4
 8001810:	4413      	add	r3, r2
 8001812:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	0c1a      	lsrs	r2, r3, #16
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	3302      	adds	r3, #2
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	011b      	lsls	r3, r3, #4
 800182a:	4413      	add	r3, r2
 800182c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	0e1a      	lsrs	r2, r3, #24
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	3303      	adds	r3, #3
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	011b      	lsls	r3, r3, #4
 8001844:	4413      	add	r3, r2
 8001846:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	3304      	adds	r3, #4
 8001850:	b2d2      	uxtb	r2, r2
 8001852:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	4413      	add	r3, r2
 800185e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	0a1a      	lsrs	r2, r3, #8
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	3305      	adds	r3, #5
 800186a:	b2d2      	uxtb	r2, r2
 800186c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	011b      	lsls	r3, r3, #4
 8001876:	4413      	add	r3, r2
 8001878:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	0c1a      	lsrs	r2, r3, #16
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	3306      	adds	r3, #6
 8001884:	b2d2      	uxtb	r2, r2
 8001886:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	011b      	lsls	r3, r3, #4
 8001890:	4413      	add	r3, r2
 8001892:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	0e1a      	lsrs	r2, r3, #24
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	3307      	adds	r3, #7
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d108      	bne.n	80018ba <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	68da      	ldr	r2, [r3, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f042 0220 	orr.w	r2, r2, #32
 80018b6:	60da      	str	r2, [r3, #12]
 80018b8:	e007      	b.n	80018ca <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	691a      	ldr	r2, [r3, #16]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f042 0220 	orr.w	r2, r2, #32
 80018c8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80018ca:	2300      	movs	r3, #0
 80018cc:	e006      	b.n	80018dc <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
  }
}
 80018dc:	4618      	mov	r0, r3
 80018de:	371c      	adds	r7, #28
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr

080018e6 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b085      	sub	sp, #20
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80018f0:	2300      	movs	r3, #0
 80018f2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018fa:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80018fc:	7afb      	ldrb	r3, [r7, #11]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d002      	beq.n	8001908 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001902:	7afb      	ldrb	r3, [r7, #11]
 8001904:	2b02      	cmp	r3, #2
 8001906:	d10f      	bne.n	8001928 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d106      	bne.n	800191c <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	f003 0303 	and.w	r3, r3, #3
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	e005      	b.n	8001928 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	691b      	ldr	r3, [r3, #16]
 8001922:	f003 0303 	and.w	r3, r3, #3
 8001926:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001928:	68fb      	ldr	r3, [r7, #12]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr

08001934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001944:	4b0c      	ldr	r3, [pc, #48]	; (8001978 <__NVIC_SetPriorityGrouping+0x44>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001950:	4013      	ands	r3, r2
 8001952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800195c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001966:	4a04      	ldr	r2, [pc, #16]	; (8001978 <__NVIC_SetPriorityGrouping+0x44>)
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	60d3      	str	r3, [r2, #12]
}
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	bc80      	pop	{r7}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001980:	4b04      	ldr	r3, [pc, #16]	; (8001994 <__NVIC_GetPriorityGrouping+0x18>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	0a1b      	lsrs	r3, r3, #8
 8001986:	f003 0307 	and.w	r3, r3, #7
}
 800198a:	4618      	mov	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	6039      	str	r1, [r7, #0]
 80019a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	db0a      	blt.n	80019c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	b2da      	uxtb	r2, r3
 80019b0:	490c      	ldr	r1, [pc, #48]	; (80019e4 <__NVIC_SetPriority+0x4c>)
 80019b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b6:	0112      	lsls	r2, r2, #4
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	440b      	add	r3, r1
 80019bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c0:	e00a      	b.n	80019d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4908      	ldr	r1, [pc, #32]	; (80019e8 <__NVIC_SetPriority+0x50>)
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	3b04      	subs	r3, #4
 80019d0:	0112      	lsls	r2, r2, #4
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	440b      	add	r3, r1
 80019d6:	761a      	strb	r2, [r3, #24]
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000e100 	.word	0xe000e100
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b089      	sub	sp, #36	; 0x24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	f1c3 0307 	rsb	r3, r3, #7
 8001a06:	2b04      	cmp	r3, #4
 8001a08:	bf28      	it	cs
 8001a0a:	2304      	movcs	r3, #4
 8001a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3304      	adds	r3, #4
 8001a12:	2b06      	cmp	r3, #6
 8001a14:	d902      	bls.n	8001a1c <NVIC_EncodePriority+0x30>
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	3b03      	subs	r3, #3
 8001a1a:	e000      	b.n	8001a1e <NVIC_EncodePriority+0x32>
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a20:	f04f 32ff 	mov.w	r2, #4294967295
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43da      	mvns	r2, r3
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	401a      	ands	r2, r3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a34:	f04f 31ff 	mov.w	r1, #4294967295
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3e:	43d9      	mvns	r1, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a44:	4313      	orrs	r3, r2
         );
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3724      	adds	r7, #36	; 0x24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr

08001a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a60:	d301      	bcc.n	8001a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a62:	2301      	movs	r3, #1
 8001a64:	e00f      	b.n	8001a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a66:	4a0a      	ldr	r2, [pc, #40]	; (8001a90 <SysTick_Config+0x40>)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6e:	210f      	movs	r1, #15
 8001a70:	f04f 30ff 	mov.w	r0, #4294967295
 8001a74:	f7ff ff90 	bl	8001998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <SysTick_Config+0x40>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7e:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <SysTick_Config+0x40>)
 8001a80:	2207      	movs	r2, #7
 8001a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	e000e010 	.word	0xe000e010

08001a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7ff ff49 	bl	8001934 <__NVIC_SetPriorityGrouping>
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b086      	sub	sp, #24
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
 8001ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001abc:	f7ff ff5e 	bl	800197c <__NVIC_GetPriorityGrouping>
 8001ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	68b9      	ldr	r1, [r7, #8]
 8001ac6:	6978      	ldr	r0, [r7, #20]
 8001ac8:	f7ff ff90 	bl	80019ec <NVIC_EncodePriority>
 8001acc:	4602      	mov	r2, r0
 8001ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff5f 	bl	8001998 <__NVIC_SetPriority>
}
 8001ada:	bf00      	nop
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff ffb0 	bl	8001a50 <SysTick_Config>
 8001af0:	4603      	mov	r3, r0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b08b      	sub	sp, #44	; 0x2c
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b06:	2300      	movs	r3, #0
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b0e:	e127      	b.n	8001d60 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b10:	2201      	movs	r2, #1
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	69fa      	ldr	r2, [r7, #28]
 8001b20:	4013      	ands	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	f040 8116 	bne.w	8001d5a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	2b12      	cmp	r3, #18
 8001b34:	d034      	beq.n	8001ba0 <HAL_GPIO_Init+0xa4>
 8001b36:	2b12      	cmp	r3, #18
 8001b38:	d80d      	bhi.n	8001b56 <HAL_GPIO_Init+0x5a>
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d02b      	beq.n	8001b96 <HAL_GPIO_Init+0x9a>
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d804      	bhi.n	8001b4c <HAL_GPIO_Init+0x50>
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d031      	beq.n	8001baa <HAL_GPIO_Init+0xae>
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d01c      	beq.n	8001b84 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b4a:	e048      	b.n	8001bde <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b4c:	2b03      	cmp	r3, #3
 8001b4e:	d043      	beq.n	8001bd8 <HAL_GPIO_Init+0xdc>
 8001b50:	2b11      	cmp	r3, #17
 8001b52:	d01b      	beq.n	8001b8c <HAL_GPIO_Init+0x90>
          break;
 8001b54:	e043      	b.n	8001bde <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b56:	4a89      	ldr	r2, [pc, #548]	; (8001d7c <HAL_GPIO_Init+0x280>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d026      	beq.n	8001baa <HAL_GPIO_Init+0xae>
 8001b5c:	4a87      	ldr	r2, [pc, #540]	; (8001d7c <HAL_GPIO_Init+0x280>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d806      	bhi.n	8001b70 <HAL_GPIO_Init+0x74>
 8001b62:	4a87      	ldr	r2, [pc, #540]	; (8001d80 <HAL_GPIO_Init+0x284>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d020      	beq.n	8001baa <HAL_GPIO_Init+0xae>
 8001b68:	4a86      	ldr	r2, [pc, #536]	; (8001d84 <HAL_GPIO_Init+0x288>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d01d      	beq.n	8001baa <HAL_GPIO_Init+0xae>
          break;
 8001b6e:	e036      	b.n	8001bde <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b70:	4a85      	ldr	r2, [pc, #532]	; (8001d88 <HAL_GPIO_Init+0x28c>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d019      	beq.n	8001baa <HAL_GPIO_Init+0xae>
 8001b76:	4a85      	ldr	r2, [pc, #532]	; (8001d8c <HAL_GPIO_Init+0x290>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d016      	beq.n	8001baa <HAL_GPIO_Init+0xae>
 8001b7c:	4a84      	ldr	r2, [pc, #528]	; (8001d90 <HAL_GPIO_Init+0x294>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d013      	beq.n	8001baa <HAL_GPIO_Init+0xae>
          break;
 8001b82:	e02c      	b.n	8001bde <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	623b      	str	r3, [r7, #32]
          break;
 8001b8a:	e028      	b.n	8001bde <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	3304      	adds	r3, #4
 8001b92:	623b      	str	r3, [r7, #32]
          break;
 8001b94:	e023      	b.n	8001bde <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	3308      	adds	r3, #8
 8001b9c:	623b      	str	r3, [r7, #32]
          break;
 8001b9e:	e01e      	b.n	8001bde <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	330c      	adds	r3, #12
 8001ba6:	623b      	str	r3, [r7, #32]
          break;
 8001ba8:	e019      	b.n	8001bde <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d102      	bne.n	8001bb8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bb2:	2304      	movs	r3, #4
 8001bb4:	623b      	str	r3, [r7, #32]
          break;
 8001bb6:	e012      	b.n	8001bde <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d105      	bne.n	8001bcc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bc0:	2308      	movs	r3, #8
 8001bc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	69fa      	ldr	r2, [r7, #28]
 8001bc8:	611a      	str	r2, [r3, #16]
          break;
 8001bca:	e008      	b.n	8001bde <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bcc:	2308      	movs	r3, #8
 8001bce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69fa      	ldr	r2, [r7, #28]
 8001bd4:	615a      	str	r2, [r3, #20]
          break;
 8001bd6:	e002      	b.n	8001bde <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
          break;
 8001bdc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	2bff      	cmp	r3, #255	; 0xff
 8001be2:	d801      	bhi.n	8001be8 <HAL_GPIO_Init+0xec>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	e001      	b.n	8001bec <HAL_GPIO_Init+0xf0>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3304      	adds	r3, #4
 8001bec:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	2bff      	cmp	r3, #255	; 0xff
 8001bf2:	d802      	bhi.n	8001bfa <HAL_GPIO_Init+0xfe>
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	e002      	b.n	8001c00 <HAL_GPIO_Init+0x104>
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfc:	3b08      	subs	r3, #8
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	210f      	movs	r1, #15
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	401a      	ands	r2, r3
 8001c12:	6a39      	ldr	r1, [r7, #32]
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 8096 	beq.w	8001d5a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c2e:	4b59      	ldr	r3, [pc, #356]	; (8001d94 <HAL_GPIO_Init+0x298>)
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	4a58      	ldr	r2, [pc, #352]	; (8001d94 <HAL_GPIO_Init+0x298>)
 8001c34:	f043 0301 	orr.w	r3, r3, #1
 8001c38:	6193      	str	r3, [r2, #24]
 8001c3a:	4b56      	ldr	r3, [pc, #344]	; (8001d94 <HAL_GPIO_Init+0x298>)
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c46:	4a54      	ldr	r2, [pc, #336]	; (8001d98 <HAL_GPIO_Init+0x29c>)
 8001c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4a:	089b      	lsrs	r3, r3, #2
 8001c4c:	3302      	adds	r3, #2
 8001c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c52:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	f003 0303 	and.w	r3, r3, #3
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	220f      	movs	r2, #15
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43db      	mvns	r3, r3
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4013      	ands	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a4b      	ldr	r2, [pc, #300]	; (8001d9c <HAL_GPIO_Init+0x2a0>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d013      	beq.n	8001c9a <HAL_GPIO_Init+0x19e>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a4a      	ldr	r2, [pc, #296]	; (8001da0 <HAL_GPIO_Init+0x2a4>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d00d      	beq.n	8001c96 <HAL_GPIO_Init+0x19a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a49      	ldr	r2, [pc, #292]	; (8001da4 <HAL_GPIO_Init+0x2a8>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d007      	beq.n	8001c92 <HAL_GPIO_Init+0x196>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a48      	ldr	r2, [pc, #288]	; (8001da8 <HAL_GPIO_Init+0x2ac>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d101      	bne.n	8001c8e <HAL_GPIO_Init+0x192>
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e006      	b.n	8001c9c <HAL_GPIO_Init+0x1a0>
 8001c8e:	2304      	movs	r3, #4
 8001c90:	e004      	b.n	8001c9c <HAL_GPIO_Init+0x1a0>
 8001c92:	2302      	movs	r3, #2
 8001c94:	e002      	b.n	8001c9c <HAL_GPIO_Init+0x1a0>
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <HAL_GPIO_Init+0x1a0>
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c9e:	f002 0203 	and.w	r2, r2, #3
 8001ca2:	0092      	lsls	r2, r2, #2
 8001ca4:	4093      	lsls	r3, r2
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cac:	493a      	ldr	r1, [pc, #232]	; (8001d98 <HAL_GPIO_Init+0x29c>)
 8001cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb0:	089b      	lsrs	r3, r3, #2
 8001cb2:	3302      	adds	r3, #2
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d006      	beq.n	8001cd4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cc6:	4b39      	ldr	r3, [pc, #228]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	4938      	ldr	r1, [pc, #224]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]
 8001cd2:	e006      	b.n	8001ce2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cd4:	4b35      	ldr	r3, [pc, #212]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	4933      	ldr	r1, [pc, #204]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001cde:	4013      	ands	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d006      	beq.n	8001cfc <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cee:	4b2f      	ldr	r3, [pc, #188]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001cf0:	685a      	ldr	r2, [r3, #4]
 8001cf2:	492e      	ldr	r1, [pc, #184]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	604b      	str	r3, [r1, #4]
 8001cfa:	e006      	b.n	8001d0a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cfc:	4b2b      	ldr	r3, [pc, #172]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001cfe:	685a      	ldr	r2, [r3, #4]
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	43db      	mvns	r3, r3
 8001d04:	4929      	ldr	r1, [pc, #164]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d06:	4013      	ands	r3, r2
 8001d08:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d006      	beq.n	8001d24 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d16:	4b25      	ldr	r3, [pc, #148]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d18:	689a      	ldr	r2, [r3, #8]
 8001d1a:	4924      	ldr	r1, [pc, #144]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	608b      	str	r3, [r1, #8]
 8001d22:	e006      	b.n	8001d32 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d24:	4b21      	ldr	r3, [pc, #132]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	491f      	ldr	r1, [pc, #124]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d2e:	4013      	ands	r3, r2
 8001d30:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d006      	beq.n	8001d4c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d3e:	4b1b      	ldr	r3, [pc, #108]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d40:	68da      	ldr	r2, [r3, #12]
 8001d42:	491a      	ldr	r1, [pc, #104]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	60cb      	str	r3, [r1, #12]
 8001d4a:	e006      	b.n	8001d5a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	43db      	mvns	r3, r3
 8001d54:	4915      	ldr	r1, [pc, #84]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d66:	fa22 f303 	lsr.w	r3, r2, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f47f aed0 	bne.w	8001b10 <HAL_GPIO_Init+0x14>
  }
}
 8001d70:	bf00      	nop
 8001d72:	372c      	adds	r7, #44	; 0x2c
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	10210000 	.word	0x10210000
 8001d80:	10110000 	.word	0x10110000
 8001d84:	10120000 	.word	0x10120000
 8001d88:	10310000 	.word	0x10310000
 8001d8c:	10320000 	.word	0x10320000
 8001d90:	10220000 	.word	0x10220000
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40010000 	.word	0x40010000
 8001d9c:	40010800 	.word	0x40010800
 8001da0:	40010c00 	.word	0x40010c00
 8001da4:	40011000 	.word	0x40011000
 8001da8:	40011400 	.word	0x40011400
 8001dac:	40010400 	.word	0x40010400

08001db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	460b      	mov	r3, r1
 8001dba:	807b      	strh	r3, [r7, #2]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dc0:	787b      	ldrb	r3, [r7, #1]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dc6:	887a      	ldrh	r2, [r7, #2]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dcc:	e003      	b.n	8001dd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dce:	887b      	ldrh	r3, [r7, #2]
 8001dd0:	041a      	lsls	r2, r3, #16
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	611a      	str	r2, [r3, #16]
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr

08001de0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68da      	ldr	r2, [r3, #12]
 8001df0:	887b      	ldrh	r3, [r7, #2]
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d003      	beq.n	8001e00 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001df8:	887a      	ldrh	r2, [r7, #2]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001dfe:	e002      	b.n	8001e06 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e00:	887a      	ldrh	r2, [r7, #2]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	611a      	str	r2, [r3, #16]
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr

08001e10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e304      	b.n	800242c <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f000 8087 	beq.w	8001f3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e30:	4b92      	ldr	r3, [pc, #584]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f003 030c 	and.w	r3, r3, #12
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d00c      	beq.n	8001e56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e3c:	4b8f      	ldr	r3, [pc, #572]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d112      	bne.n	8001e6e <HAL_RCC_OscConfig+0x5e>
 8001e48:	4b8c      	ldr	r3, [pc, #560]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e54:	d10b      	bne.n	8001e6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e56:	4b89      	ldr	r3, [pc, #548]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d06c      	beq.n	8001f3c <HAL_RCC_OscConfig+0x12c>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d168      	bne.n	8001f3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e2de      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e76:	d106      	bne.n	8001e86 <HAL_RCC_OscConfig+0x76>
 8001e78:	4b80      	ldr	r3, [pc, #512]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a7f      	ldr	r2, [pc, #508]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	e02e      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd4>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10c      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x98>
 8001e8e:	4b7b      	ldr	r3, [pc, #492]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a7a      	ldr	r2, [pc, #488]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	4b78      	ldr	r3, [pc, #480]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a77      	ldr	r2, [pc, #476]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	e01d      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd4>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eb0:	d10c      	bne.n	8001ecc <HAL_RCC_OscConfig+0xbc>
 8001eb2:	4b72      	ldr	r3, [pc, #456]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a71      	ldr	r2, [pc, #452]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	4b6f      	ldr	r3, [pc, #444]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a6e      	ldr	r2, [pc, #440]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e00b      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd4>
 8001ecc:	4b6b      	ldr	r3, [pc, #428]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a6a      	ldr	r2, [pc, #424]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4b68      	ldr	r3, [pc, #416]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a67      	ldr	r2, [pc, #412]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001ede:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ee2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d013      	beq.n	8001f14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eec:	f7ff f8c4 	bl	8001078 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef4:	f7ff f8c0 	bl	8001078 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	; 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e292      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f06:	4b5d      	ldr	r3, [pc, #372]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0xe4>
 8001f12:	e014      	b.n	8001f3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f14:	f7ff f8b0 	bl	8001078 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f1c:	f7ff f8ac 	bl	8001078 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b64      	cmp	r3, #100	; 0x64
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e27e      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2e:	4b53      	ldr	r3, [pc, #332]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x10c>
 8001f3a:	e000      	b.n	8001f3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d063      	beq.n	8002012 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f4a:	4b4c      	ldr	r3, [pc, #304]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00b      	beq.n	8001f6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f56:	4b49      	ldr	r3, [pc, #292]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f003 030c 	and.w	r3, r3, #12
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d11c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x18c>
 8001f62:	4b46      	ldr	r3, [pc, #280]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d116      	bne.n	8001f9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6e:	4b43      	ldr	r3, [pc, #268]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d005      	beq.n	8001f86 <HAL_RCC_OscConfig+0x176>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d001      	beq.n	8001f86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e252      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f86:	4b3d      	ldr	r3, [pc, #244]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	4939      	ldr	r1, [pc, #228]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f9a:	e03a      	b.n	8002012 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d020      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa4:	4b36      	ldr	r3, [pc, #216]	; (8002080 <HAL_RCC_OscConfig+0x270>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7ff f865 	bl	8001078 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb2:	f7ff f861 	bl	8001078 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e233      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc4:	4b2d      	ldr	r3, [pc, #180]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd0:	4b2a      	ldr	r3, [pc, #168]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	4927      	ldr	r1, [pc, #156]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	600b      	str	r3, [r1, #0]
 8001fe4:	e015      	b.n	8002012 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fe6:	4b26      	ldr	r3, [pc, #152]	; (8002080 <HAL_RCC_OscConfig+0x270>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fec:	f7ff f844 	bl	8001078 <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ff4:	f7ff f840 	bl	8001078 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e212      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002006:	4b1d      	ldr	r3, [pc, #116]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1f0      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0308 	and.w	r3, r3, #8
 800201a:	2b00      	cmp	r3, #0
 800201c:	d03a      	beq.n	8002094 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d019      	beq.n	800205a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002026:	4b17      	ldr	r3, [pc, #92]	; (8002084 <HAL_RCC_OscConfig+0x274>)
 8002028:	2201      	movs	r2, #1
 800202a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202c:	f7ff f824 	bl	8001078 <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002034:	f7ff f820 	bl	8001078 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e1f2      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002046:	4b0d      	ldr	r3, [pc, #52]	; (800207c <HAL_RCC_OscConfig+0x26c>)
 8002048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d0f0      	beq.n	8002034 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002052:	2001      	movs	r0, #1
 8002054:	f000 fbca 	bl	80027ec <RCC_Delay>
 8002058:	e01c      	b.n	8002094 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800205a:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <HAL_RCC_OscConfig+0x274>)
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002060:	f7ff f80a 	bl	8001078 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002066:	e00f      	b.n	8002088 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002068:	f7ff f806 	bl	8001078 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d908      	bls.n	8002088 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e1d8      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
 800207a:	bf00      	nop
 800207c:	40021000 	.word	0x40021000
 8002080:	42420000 	.word	0x42420000
 8002084:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002088:	4b9b      	ldr	r3, [pc, #620]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800208a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1e9      	bne.n	8002068 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 80a6 	beq.w	80021ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020a2:	2300      	movs	r3, #0
 80020a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020a6:	4b94      	ldr	r3, [pc, #592]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d10d      	bne.n	80020ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b2:	4b91      	ldr	r3, [pc, #580]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	4a90      	ldr	r2, [pc, #576]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80020b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020bc:	61d3      	str	r3, [r2, #28]
 80020be:	4b8e      	ldr	r3, [pc, #568]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ca:	2301      	movs	r3, #1
 80020cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ce:	4b8b      	ldr	r3, [pc, #556]	; (80022fc <HAL_RCC_OscConfig+0x4ec>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d118      	bne.n	800210c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020da:	4b88      	ldr	r3, [pc, #544]	; (80022fc <HAL_RCC_OscConfig+0x4ec>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a87      	ldr	r2, [pc, #540]	; (80022fc <HAL_RCC_OscConfig+0x4ec>)
 80020e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020e6:	f7fe ffc7 	bl	8001078 <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ee:	f7fe ffc3 	bl	8001078 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b64      	cmp	r3, #100	; 0x64
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e195      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002100:	4b7e      	ldr	r3, [pc, #504]	; (80022fc <HAL_RCC_OscConfig+0x4ec>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0f0      	beq.n	80020ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d106      	bne.n	8002122 <HAL_RCC_OscConfig+0x312>
 8002114:	4b78      	ldr	r3, [pc, #480]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	4a77      	ldr	r2, [pc, #476]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800211a:	f043 0301 	orr.w	r3, r3, #1
 800211e:	6213      	str	r3, [r2, #32]
 8002120:	e02d      	b.n	800217e <HAL_RCC_OscConfig+0x36e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d10c      	bne.n	8002144 <HAL_RCC_OscConfig+0x334>
 800212a:	4b73      	ldr	r3, [pc, #460]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	4a72      	ldr	r2, [pc, #456]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002130:	f023 0301 	bic.w	r3, r3, #1
 8002134:	6213      	str	r3, [r2, #32]
 8002136:	4b70      	ldr	r3, [pc, #448]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	4a6f      	ldr	r2, [pc, #444]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800213c:	f023 0304 	bic.w	r3, r3, #4
 8002140:	6213      	str	r3, [r2, #32]
 8002142:	e01c      	b.n	800217e <HAL_RCC_OscConfig+0x36e>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	2b05      	cmp	r3, #5
 800214a:	d10c      	bne.n	8002166 <HAL_RCC_OscConfig+0x356>
 800214c:	4b6a      	ldr	r3, [pc, #424]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	4a69      	ldr	r2, [pc, #420]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002152:	f043 0304 	orr.w	r3, r3, #4
 8002156:	6213      	str	r3, [r2, #32]
 8002158:	4b67      	ldr	r3, [pc, #412]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	4a66      	ldr	r2, [pc, #408]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800215e:	f043 0301 	orr.w	r3, r3, #1
 8002162:	6213      	str	r3, [r2, #32]
 8002164:	e00b      	b.n	800217e <HAL_RCC_OscConfig+0x36e>
 8002166:	4b64      	ldr	r3, [pc, #400]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002168:	6a1b      	ldr	r3, [r3, #32]
 800216a:	4a63      	ldr	r2, [pc, #396]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800216c:	f023 0301 	bic.w	r3, r3, #1
 8002170:	6213      	str	r3, [r2, #32]
 8002172:	4b61      	ldr	r3, [pc, #388]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	4a60      	ldr	r2, [pc, #384]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002178:	f023 0304 	bic.w	r3, r3, #4
 800217c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d015      	beq.n	80021b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002186:	f7fe ff77 	bl	8001078 <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800218c:	e00a      	b.n	80021a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800218e:	f7fe ff73 	bl	8001078 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	f241 3288 	movw	r2, #5000	; 0x1388
 800219c:	4293      	cmp	r3, r2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e143      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a4:	4b54      	ldr	r3, [pc, #336]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0ee      	beq.n	800218e <HAL_RCC_OscConfig+0x37e>
 80021b0:	e014      	b.n	80021dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021b2:	f7fe ff61 	bl	8001078 <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021b8:	e00a      	b.n	80021d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ba:	f7fe ff5d 	bl	8001078 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e12d      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d0:	4b49      	ldr	r3, [pc, #292]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d1ee      	bne.n	80021ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021dc:	7dfb      	ldrb	r3, [r7, #23]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d105      	bne.n	80021ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e2:	4b45      	ldr	r3, [pc, #276]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	4a44      	ldr	r2, [pc, #272]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80021e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021ec:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 808c 	beq.w	8002310 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80021f8:	4b3f      	ldr	r3, [pc, #252]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002204:	d10e      	bne.n	8002224 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002206:	4b3c      	ldr	r3, [pc, #240]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800220e:	2b08      	cmp	r3, #8
 8002210:	d108      	bne.n	8002224 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8002212:	4b39      	ldr	r3, [pc, #228]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800221a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800221e:	d101      	bne.n	8002224 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e103      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002228:	2b02      	cmp	r3, #2
 800222a:	d14e      	bne.n	80022ca <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 800222c:	4b32      	ldr	r3, [pc, #200]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d009      	beq.n	800224c <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8002238:	4b2f      	ldr	r3, [pc, #188]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800223a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800223c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8002244:	429a      	cmp	r2, r3
 8002246:	d001      	beq.n	800224c <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e0ef      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800224c:	4b2c      	ldr	r3, [pc, #176]	; (8002300 <HAL_RCC_OscConfig+0x4f0>)
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002252:	f7fe ff11 	bl	8001078 <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002258:	e008      	b.n	800226c <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800225a:	f7fe ff0d 	bl	8001078 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b64      	cmp	r3, #100	; 0x64
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e0df      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800226c:	4b22      	ldr	r3, [pc, #136]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1f0      	bne.n	800225a <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8002278:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800227a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002284:	491c      	ldr	r1, [pc, #112]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002286:	4313      	orrs	r3, r2
 8002288:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 800228a:	4b1b      	ldr	r3, [pc, #108]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 800228c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800228e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	4918      	ldr	r1, [pc, #96]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 8002298:	4313      	orrs	r3, r2
 800229a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 800229c:	4b18      	ldr	r3, [pc, #96]	; (8002300 <HAL_RCC_OscConfig+0x4f0>)
 800229e:	2201      	movs	r2, #1
 80022a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a2:	f7fe fee9 	bl	8001078 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80022aa:	f7fe fee5 	bl	8001078 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b64      	cmp	r3, #100	; 0x64
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e0b7      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80022bc:	4b0e      	ldr	r3, [pc, #56]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d0f0      	beq.n	80022aa <HAL_RCC_OscConfig+0x49a>
 80022c8:	e022      	b.n	8002310 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 80022ca:	4b0b      	ldr	r3, [pc, #44]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80022cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ce:	4a0a      	ldr	r2, [pc, #40]	; (80022f8 <HAL_RCC_OscConfig+0x4e8>)
 80022d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022d4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80022d6:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <HAL_RCC_OscConfig+0x4f0>)
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7fe fecc 	bl	8001078 <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80022e2:	e00f      	b.n	8002304 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80022e4:	f7fe fec8 	bl	8001078 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b64      	cmp	r3, #100	; 0x64
 80022f0:	d908      	bls.n	8002304 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e09a      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
 80022f6:	bf00      	nop
 80022f8:	40021000 	.word	0x40021000
 80022fc:	40007000 	.word	0x40007000
 8002300:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002304:	4b4b      	ldr	r3, [pc, #300]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d1e9      	bne.n	80022e4 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 8088 	beq.w	800242a <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800231a:	4b46      	ldr	r3, [pc, #280]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f003 030c 	and.w	r3, r3, #12
 8002322:	2b08      	cmp	r3, #8
 8002324:	d068      	beq.n	80023f8 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	2b02      	cmp	r3, #2
 800232c:	d14d      	bne.n	80023ca <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800232e:	4b42      	ldr	r3, [pc, #264]	; (8002438 <HAL_RCC_OscConfig+0x628>)
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002334:	f7fe fea0 	bl	8001078 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800233c:	f7fe fe9c 	bl	8001078 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e06e      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800234e:	4b39      	ldr	r3, [pc, #228]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f0      	bne.n	800233c <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002362:	d10f      	bne.n	8002384 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8002364:	4b33      	ldr	r3, [pc, #204]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 8002366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	4931      	ldr	r1, [pc, #196]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 800236e:	4313      	orrs	r3, r2
 8002370:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002372:	4b30      	ldr	r3, [pc, #192]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 8002374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002376:	f023 020f 	bic.w	r2, r3, #15
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	492d      	ldr	r1, [pc, #180]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 8002380:	4313      	orrs	r3, r2
 8002382:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002384:	4b2b      	ldr	r3, [pc, #172]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002394:	430b      	orrs	r3, r1
 8002396:	4927      	ldr	r1, [pc, #156]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 8002398:	4313      	orrs	r3, r2
 800239a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800239c:	4b26      	ldr	r3, [pc, #152]	; (8002438 <HAL_RCC_OscConfig+0x628>)
 800239e:	2201      	movs	r2, #1
 80023a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a2:	f7fe fe69 	bl	8001078 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023aa:	f7fe fe65 	bl	8001078 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e037      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023bc:	4b1d      	ldr	r3, [pc, #116]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0f0      	beq.n	80023aa <HAL_RCC_OscConfig+0x59a>
 80023c8:	e02f      	b.n	800242a <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023ca:	4b1b      	ldr	r3, [pc, #108]	; (8002438 <HAL_RCC_OscConfig+0x628>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d0:	f7fe fe52 	bl	8001078 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d8:	f7fe fe4e 	bl	8001078 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e020      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ea:	4b12      	ldr	r3, [pc, #72]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1f0      	bne.n	80023d8 <HAL_RCC_OscConfig+0x5c8>
 80023f6:	e018      	b.n	800242a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a1b      	ldr	r3, [r3, #32]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d101      	bne.n	8002404 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e013      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002404:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <HAL_RCC_OscConfig+0x624>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	429a      	cmp	r2, r3
 8002416:	d106      	bne.n	8002426 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002422:	429a      	cmp	r2, r3
 8002424:	d001      	beq.n	800242a <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40021000 	.word	0x40021000
 8002438:	42420060 	.word	0x42420060

0800243c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0d0      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002450:	4b6a      	ldr	r3, [pc, #424]	; (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	429a      	cmp	r2, r3
 800245c:	d910      	bls.n	8002480 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245e:	4b67      	ldr	r3, [pc, #412]	; (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f023 0207 	bic.w	r2, r3, #7
 8002466:	4965      	ldr	r1, [pc, #404]	; (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	4313      	orrs	r3, r2
 800246c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800246e:	4b63      	ldr	r3, [pc, #396]	; (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0307 	and.w	r3, r3, #7
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d001      	beq.n	8002480 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e0b8      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d020      	beq.n	80024ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002498:	4b59      	ldr	r3, [pc, #356]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4a58      	ldr	r2, [pc, #352]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800249e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80024a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0308 	and.w	r3, r3, #8
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d005      	beq.n	80024bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024b0:	4b53      	ldr	r3, [pc, #332]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	4a52      	ldr	r2, [pc, #328]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80024ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024bc:	4b50      	ldr	r3, [pc, #320]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	494d      	ldr	r1, [pc, #308]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d040      	beq.n	800255c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d107      	bne.n	80024f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024e2:	4b47      	ldr	r3, [pc, #284]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d115      	bne.n	800251a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e07f      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d107      	bne.n	800250a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024fa:	4b41      	ldr	r3, [pc, #260]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d109      	bne.n	800251a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e073      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800250a:	4b3d      	ldr	r3, [pc, #244]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e06b      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800251a:	4b39      	ldr	r3, [pc, #228]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f023 0203 	bic.w	r2, r3, #3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	4936      	ldr	r1, [pc, #216]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 8002528:	4313      	orrs	r3, r2
 800252a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800252c:	f7fe fda4 	bl	8001078 <HAL_GetTick>
 8002530:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002532:	e00a      	b.n	800254a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002534:	f7fe fda0 	bl	8001078 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002542:	4293      	cmp	r3, r2
 8002544:	d901      	bls.n	800254a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e053      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800254a:	4b2d      	ldr	r3, [pc, #180]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 020c 	and.w	r2, r3, #12
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	429a      	cmp	r2, r3
 800255a:	d1eb      	bne.n	8002534 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800255c:	4b27      	ldr	r3, [pc, #156]	; (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	429a      	cmp	r2, r3
 8002568:	d210      	bcs.n	800258c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800256a:	4b24      	ldr	r3, [pc, #144]	; (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f023 0207 	bic.w	r2, r3, #7
 8002572:	4922      	ldr	r1, [pc, #136]	; (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	4313      	orrs	r3, r2
 8002578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800257a:	4b20      	ldr	r3, [pc, #128]	; (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	683a      	ldr	r2, [r7, #0]
 8002584:	429a      	cmp	r2, r3
 8002586:	d001      	beq.n	800258c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e032      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0304 	and.w	r3, r3, #4
 8002594:	2b00      	cmp	r3, #0
 8002596:	d008      	beq.n	80025aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002598:	4b19      	ldr	r3, [pc, #100]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	4916      	ldr	r1, [pc, #88]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0308 	and.w	r3, r3, #8
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d009      	beq.n	80025ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025b6:	4b12      	ldr	r3, [pc, #72]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	490e      	ldr	r1, [pc, #56]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025ca:	f000 f821 	bl	8002610 <HAL_RCC_GetSysClockFreq>
 80025ce:	4601      	mov	r1, r0
 80025d0:	4b0b      	ldr	r3, [pc, #44]	; (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	091b      	lsrs	r3, r3, #4
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	4a0a      	ldr	r2, [pc, #40]	; (8002604 <HAL_RCC_ClockConfig+0x1c8>)
 80025dc:	5cd3      	ldrb	r3, [r2, r3]
 80025de:	fa21 f303 	lsr.w	r3, r1, r3
 80025e2:	4a09      	ldr	r2, [pc, #36]	; (8002608 <HAL_RCC_ClockConfig+0x1cc>)
 80025e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025e6:	4b09      	ldr	r3, [pc, #36]	; (800260c <HAL_RCC_ClockConfig+0x1d0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fe fd02 	bl	8000ff4 <HAL_InitTick>

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40022000 	.word	0x40022000
 8002600:	40021000 	.word	0x40021000
 8002604:	08003b4c 	.word	0x08003b4c
 8002608:	20000000 	.word	0x20000000
 800260c:	20000004 	.word	0x20000004

08002610 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002612:	b091      	sub	sp, #68	; 0x44
 8002614:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8002616:	4b56      	ldr	r3, [pc, #344]	; (8002770 <HAL_RCC_GetSysClockFreq+0x160>)
 8002618:	f107 0414 	add.w	r4, r7, #20
 800261c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800261e:	c407      	stmia	r4!, {r0, r1, r2}
 8002620:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8002622:	4b54      	ldr	r3, [pc, #336]	; (8002774 <HAL_RCC_GetSysClockFreq+0x164>)
 8002624:	1d3c      	adds	r4, r7, #4
 8002626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002628:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800262c:	2300      	movs	r3, #0
 800262e:	637b      	str	r3, [r7, #52]	; 0x34
 8002630:	2300      	movs	r3, #0
 8002632:	633b      	str	r3, [r7, #48]	; 0x30
 8002634:	2300      	movs	r3, #0
 8002636:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002638:	2300      	movs	r3, #0
 800263a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8002640:	2300      	movs	r3, #0
 8002642:	62bb      	str	r3, [r7, #40]	; 0x28
 8002644:	2300      	movs	r3, #0
 8002646:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002648:	4b4b      	ldr	r3, [pc, #300]	; (8002778 <HAL_RCC_GetSysClockFreq+0x168>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800264e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002650:	f003 030c 	and.w	r3, r3, #12
 8002654:	2b04      	cmp	r3, #4
 8002656:	d002      	beq.n	800265e <HAL_RCC_GetSysClockFreq+0x4e>
 8002658:	2b08      	cmp	r3, #8
 800265a:	d003      	beq.n	8002664 <HAL_RCC_GetSysClockFreq+0x54>
 800265c:	e07f      	b.n	800275e <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800265e:	4b47      	ldr	r3, [pc, #284]	; (800277c <HAL_RCC_GetSysClockFreq+0x16c>)
 8002660:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002662:	e07f      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002666:	0c9b      	lsrs	r3, r3, #18
 8002668:	f003 030f 	and.w	r3, r3, #15
 800266c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002670:	4413      	add	r3, r2
 8002672:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8002676:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800267a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d065      	beq.n	800274e <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8002682:	4b3d      	ldr	r3, [pc, #244]	; (8002778 <HAL_RCC_GetSysClockFreq+0x168>)
 8002684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800268e:	4413      	add	r3, r2
 8002690:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8002694:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8002696:	4b38      	ldr	r3, [pc, #224]	; (8002778 <HAL_RCC_GetSysClockFreq+0x168>)
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d043      	beq.n	800272a <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80026a2:	4b35      	ldr	r3, [pc, #212]	; (8002778 <HAL_RCC_GetSysClockFreq+0x168>)
 80026a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a6:	091b      	lsrs	r3, r3, #4
 80026a8:	f003 030f 	and.w	r3, r3, #15
 80026ac:	3301      	adds	r3, #1
 80026ae:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80026b0:	4b31      	ldr	r3, [pc, #196]	; (8002778 <HAL_RCC_GetSysClockFreq+0x168>)
 80026b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b4:	0a1b      	lsrs	r3, r3, #8
 80026b6:	f003 030f 	and.w	r3, r3, #15
 80026ba:	3302      	adds	r3, #2
 80026bc:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	4619      	mov	r1, r3
 80026c2:	f04f 0200 	mov.w	r2, #0
 80026c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026c8:	f04f 0400 	mov.w	r4, #0
 80026cc:	fb03 f502 	mul.w	r5, r3, r2
 80026d0:	fb01 f004 	mul.w	r0, r1, r4
 80026d4:	4428      	add	r0, r5
 80026d6:	fba1 3403 	umull	r3, r4, r1, r3
 80026da:	1902      	adds	r2, r0, r4
 80026dc:	4614      	mov	r4, r2
 80026de:	4a27      	ldr	r2, [pc, #156]	; (800277c <HAL_RCC_GetSysClockFreq+0x16c>)
 80026e0:	fb02 f104 	mul.w	r1, r2, r4
 80026e4:	2200      	movs	r2, #0
 80026e6:	fb02 f203 	mul.w	r2, r2, r3
 80026ea:	440a      	add	r2, r1
 80026ec:	4923      	ldr	r1, [pc, #140]	; (800277c <HAL_RCC_GetSysClockFreq+0x16c>)
 80026ee:	fba3 5601 	umull	r5, r6, r3, r1
 80026f2:	1993      	adds	r3, r2, r6
 80026f4:	461e      	mov	r6, r3
 80026f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f8:	4619      	mov	r1, r3
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002700:	f04f 0400 	mov.w	r4, #0
 8002704:	fb03 fc02 	mul.w	ip, r3, r2
 8002708:	fb01 f004 	mul.w	r0, r1, r4
 800270c:	4460      	add	r0, ip
 800270e:	fba1 3403 	umull	r3, r4, r1, r3
 8002712:	1902      	adds	r2, r0, r4
 8002714:	4614      	mov	r4, r2
 8002716:	461a      	mov	r2, r3
 8002718:	4623      	mov	r3, r4
 800271a:	4628      	mov	r0, r5
 800271c:	4631      	mov	r1, r6
 800271e:	f7fd fd81 	bl	8000224 <__aeabi_uldivmod>
 8002722:	4603      	mov	r3, r0
 8002724:	460c      	mov	r4, r1
 8002726:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002728:	e007      	b.n	800273a <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800272a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272c:	4a13      	ldr	r2, [pc, #76]	; (800277c <HAL_RCC_GetSysClockFreq+0x16c>)
 800272e:	fb02 f203 	mul.w	r2, r2, r3
 8002732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002734:	fbb2 f3f3 	udiv	r3, r2, r3
 8002738:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800273a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800273e:	461a      	mov	r2, r3
 8002740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002742:	4293      	cmp	r3, r2
 8002744:	d108      	bne.n	8002758 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 8002746:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002748:	085b      	lsrs	r3, r3, #1
 800274a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800274c:	e004      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800274e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002750:	4a0b      	ldr	r2, [pc, #44]	; (8002780 <HAL_RCC_GetSysClockFreq+0x170>)
 8002752:	fb02 f303 	mul.w	r3, r2, r3
 8002756:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8002758:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800275a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800275c:	e002      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800275e:	4b09      	ldr	r3, [pc, #36]	; (8002784 <HAL_RCC_GetSysClockFreq+0x174>)
 8002760:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002762:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002766:	4618      	mov	r0, r3
 8002768:	3744      	adds	r7, #68	; 0x44
 800276a:	46bd      	mov	sp, r7
 800276c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800276e:	bf00      	nop
 8002770:	08003b2c 	.word	0x08003b2c
 8002774:	08003b3c 	.word	0x08003b3c
 8002778:	40021000 	.word	0x40021000
 800277c:	017d7840 	.word	0x017d7840
 8002780:	003d0900 	.word	0x003d0900
 8002784:	007a1200 	.word	0x007a1200

08002788 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800278c:	4b02      	ldr	r3, [pc, #8]	; (8002798 <HAL_RCC_GetHCLKFreq+0x10>)
 800278e:	681b      	ldr	r3, [r3, #0]
}
 8002790:	4618      	mov	r0, r3
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr
 8002798:	20000000 	.word	0x20000000

0800279c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027a0:	f7ff fff2 	bl	8002788 <HAL_RCC_GetHCLKFreq>
 80027a4:	4601      	mov	r1, r0
 80027a6:	4b05      	ldr	r3, [pc, #20]	; (80027bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	0a1b      	lsrs	r3, r3, #8
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	4a03      	ldr	r2, [pc, #12]	; (80027c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027b2:	5cd3      	ldrb	r3, [r2, r3]
 80027b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40021000 	.word	0x40021000
 80027c0:	08003b5c 	.word	0x08003b5c

080027c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027c8:	f7ff ffde 	bl	8002788 <HAL_RCC_GetHCLKFreq>
 80027cc:	4601      	mov	r1, r0
 80027ce:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	0adb      	lsrs	r3, r3, #11
 80027d4:	f003 0307 	and.w	r3, r3, #7
 80027d8:	4a03      	ldr	r2, [pc, #12]	; (80027e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027da:	5cd3      	ldrb	r3, [r2, r3]
 80027dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40021000 	.word	0x40021000
 80027e8:	08003b5c 	.word	0x08003b5c

080027ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027f4:	4b0a      	ldr	r3, [pc, #40]	; (8002820 <RCC_Delay+0x34>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0a      	ldr	r2, [pc, #40]	; (8002824 <RCC_Delay+0x38>)
 80027fa:	fba2 2303 	umull	r2, r3, r2, r3
 80027fe:	0a5b      	lsrs	r3, r3, #9
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	fb02 f303 	mul.w	r3, r2, r3
 8002806:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002808:	bf00      	nop
  }
  while (Delay --);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	1e5a      	subs	r2, r3, #1
 800280e:	60fa      	str	r2, [r7, #12]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1f9      	bne.n	8002808 <RCC_Delay+0x1c>
}
 8002814:	bf00      	nop
 8002816:	3714      	adds	r7, #20
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	20000000 	.word	0x20000000
 8002824:	10624dd3 	.word	0x10624dd3

08002828 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e03f      	b.n	80028ba <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d106      	bne.n	8002854 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7fe fb4a 	bl	8000ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2224      	movs	r2, #36	; 0x24
 8002858:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68da      	ldr	r2, [r3, #12]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800286a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 f90b 	bl	8002a88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002880:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	695a      	ldr	r2, [r3, #20]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002890:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2220      	movs	r2, #32
 80028b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b088      	sub	sp, #32
 80028c6:	af02      	add	r7, sp, #8
 80028c8:	60f8      	str	r0, [r7, #12]
 80028ca:	60b9      	str	r1, [r7, #8]
 80028cc:	603b      	str	r3, [r7, #0]
 80028ce:	4613      	mov	r3, r2
 80028d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b20      	cmp	r3, #32
 80028e0:	f040 8083 	bne.w	80029ea <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d002      	beq.n	80028f0 <HAL_UART_Transmit+0x2e>
 80028ea:	88fb      	ldrh	r3, [r7, #6]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e07b      	b.n	80029ec <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d101      	bne.n	8002902 <HAL_UART_Transmit+0x40>
 80028fe:	2302      	movs	r3, #2
 8002900:	e074      	b.n	80029ec <HAL_UART_Transmit+0x12a>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2221      	movs	r2, #33	; 0x21
 8002914:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002918:	f7fe fbae 	bl	8001078 <HAL_GetTick>
 800291c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	88fa      	ldrh	r2, [r7, #6]
 8002922:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	88fa      	ldrh	r2, [r7, #6]
 8002928:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800292a:	e042      	b.n	80029b2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002930:	b29b      	uxth	r3, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002942:	d122      	bne.n	800298a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	2200      	movs	r2, #0
 800294c:	2180      	movs	r1, #128	; 0x80
 800294e:	68f8      	ldr	r0, [r7, #12]
 8002950:	f000 f850 	bl	80029f4 <UART_WaitOnFlagUntilTimeout>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e046      	b.n	80029ec <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	461a      	mov	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002970:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d103      	bne.n	8002982 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	3302      	adds	r3, #2
 800297e:	60bb      	str	r3, [r7, #8]
 8002980:	e017      	b.n	80029b2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	3301      	adds	r3, #1
 8002986:	60bb      	str	r3, [r7, #8]
 8002988:	e013      	b.n	80029b2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	2200      	movs	r2, #0
 8002992:	2180      	movs	r1, #128	; 0x80
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f000 f82d 	bl	80029f4 <UART_WaitOnFlagUntilTimeout>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e023      	b.n	80029ec <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	60ba      	str	r2, [r7, #8]
 80029aa:	781a      	ldrb	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1b7      	bne.n	800292c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	2200      	movs	r2, #0
 80029c4:	2140      	movs	r1, #64	; 0x40
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 f814 	bl	80029f4 <UART_WaitOnFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e00a      	b.n	80029ec <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2220      	movs	r2, #32
 80029da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	e000      	b.n	80029ec <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80029ea:	2302      	movs	r3, #2
  }
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	603b      	str	r3, [r7, #0]
 8002a00:	4613      	mov	r3, r2
 8002a02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a04:	e02c      	b.n	8002a60 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0c:	d028      	beq.n	8002a60 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d007      	beq.n	8002a24 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a14:	f7fe fb30 	bl	8001078 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d21d      	bcs.n	8002a60 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002a32:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	695a      	ldr	r2, [r3, #20]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0201 	bic.w	r2, r2, #1
 8002a42:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2220      	movs	r2, #32
 8002a48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e00f      	b.n	8002a80 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	bf0c      	ite	eq
 8002a70:	2301      	moveq	r3, #1
 8002a72:	2300      	movne	r3, #0
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	461a      	mov	r2, r3
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d0c3      	beq.n	8002a06 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68da      	ldr	r2, [r3, #12]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002ac2:	f023 030c 	bic.w	r3, r3, #12
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6812      	ldr	r2, [r2, #0]
 8002aca:	68f9      	ldr	r1, [r7, #12]
 8002acc:	430b      	orrs	r3, r1
 8002ace:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	699a      	ldr	r2, [r3, #24]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a52      	ldr	r2, [pc, #328]	; (8002c34 <UART_SetConfig+0x1ac>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d14e      	bne.n	8002b8e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002af0:	f7ff fe68 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 8002af4:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	4613      	mov	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4413      	add	r3, r2
 8002afe:	009a      	lsls	r2, r3, #2
 8002b00:	441a      	add	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0c:	4a4a      	ldr	r2, [pc, #296]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b12:	095b      	lsrs	r3, r3, #5
 8002b14:	0119      	lsls	r1, r3, #4
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	009a      	lsls	r2, r3, #2
 8002b20:	441a      	add	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b2c:	4b42      	ldr	r3, [pc, #264]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002b2e:	fba3 0302 	umull	r0, r3, r3, r2
 8002b32:	095b      	lsrs	r3, r3, #5
 8002b34:	2064      	movs	r0, #100	; 0x64
 8002b36:	fb00 f303 	mul.w	r3, r0, r3
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	011b      	lsls	r3, r3, #4
 8002b3e:	3332      	adds	r3, #50	; 0x32
 8002b40:	4a3d      	ldr	r2, [pc, #244]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002b42:	fba2 2303 	umull	r2, r3, r2, r3
 8002b46:	095b      	lsrs	r3, r3, #5
 8002b48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b4c:	4419      	add	r1, r3
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	009a      	lsls	r2, r3, #2
 8002b58:	441a      	add	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b64:	4b34      	ldr	r3, [pc, #208]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002b66:	fba3 0302 	umull	r0, r3, r3, r2
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	2064      	movs	r0, #100	; 0x64
 8002b6e:	fb00 f303 	mul.w	r3, r0, r3
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	3332      	adds	r3, #50	; 0x32
 8002b78:	4a2f      	ldr	r2, [pc, #188]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7e:	095b      	lsrs	r3, r3, #5
 8002b80:	f003 020f 	and.w	r2, r3, #15
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	440a      	add	r2, r1
 8002b8a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002b8c:	e04d      	b.n	8002c2a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002b8e:	f7ff fe05 	bl	800279c <HAL_RCC_GetPCLK1Freq>
 8002b92:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	4613      	mov	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009a      	lsls	r2, r3, #2
 8002b9e:	441a      	add	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002baa:	4a23      	ldr	r2, [pc, #140]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002bac:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb0:	095b      	lsrs	r3, r3, #5
 8002bb2:	0119      	lsls	r1, r3, #4
 8002bb4:	68ba      	ldr	r2, [r7, #8]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	009a      	lsls	r2, r3, #2
 8002bbe:	441a      	add	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bca:	4b1b      	ldr	r3, [pc, #108]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002bcc:	fba3 0302 	umull	r0, r3, r3, r2
 8002bd0:	095b      	lsrs	r3, r3, #5
 8002bd2:	2064      	movs	r0, #100	; 0x64
 8002bd4:	fb00 f303 	mul.w	r3, r0, r3
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	011b      	lsls	r3, r3, #4
 8002bdc:	3332      	adds	r3, #50	; 0x32
 8002bde:	4a16      	ldr	r2, [pc, #88]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002be0:	fba2 2303 	umull	r2, r3, r2, r3
 8002be4:	095b      	lsrs	r3, r3, #5
 8002be6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bea:	4419      	add	r1, r3
 8002bec:	68ba      	ldr	r2, [r7, #8]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009a      	lsls	r2, r3, #2
 8002bf6:	441a      	add	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c02:	4b0d      	ldr	r3, [pc, #52]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002c04:	fba3 0302 	umull	r0, r3, r3, r2
 8002c08:	095b      	lsrs	r3, r3, #5
 8002c0a:	2064      	movs	r0, #100	; 0x64
 8002c0c:	fb00 f303 	mul.w	r3, r0, r3
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	011b      	lsls	r3, r3, #4
 8002c14:	3332      	adds	r3, #50	; 0x32
 8002c16:	4a08      	ldr	r2, [pc, #32]	; (8002c38 <UART_SetConfig+0x1b0>)
 8002c18:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1c:	095b      	lsrs	r3, r3, #5
 8002c1e:	f003 020f 	and.w	r2, r3, #15
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	440a      	add	r2, r1
 8002c28:	609a      	str	r2, [r3, #8]
}
 8002c2a:	bf00      	nop
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40013800 	.word	0x40013800
 8002c38:	51eb851f 	.word	0x51eb851f

08002c3c <__errno>:
 8002c3c:	4b01      	ldr	r3, [pc, #4]	; (8002c44 <__errno+0x8>)
 8002c3e:	6818      	ldr	r0, [r3, #0]
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	2000000c 	.word	0x2000000c

08002c48 <memset>:
 8002c48:	4603      	mov	r3, r0
 8002c4a:	4402      	add	r2, r0
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d100      	bne.n	8002c52 <memset+0xa>
 8002c50:	4770      	bx	lr
 8002c52:	f803 1b01 	strb.w	r1, [r3], #1
 8002c56:	e7f9      	b.n	8002c4c <memset+0x4>

08002c58 <iprintf>:
 8002c58:	b40f      	push	{r0, r1, r2, r3}
 8002c5a:	4b0a      	ldr	r3, [pc, #40]	; (8002c84 <iprintf+0x2c>)
 8002c5c:	b513      	push	{r0, r1, r4, lr}
 8002c5e:	681c      	ldr	r4, [r3, #0]
 8002c60:	b124      	cbz	r4, 8002c6c <iprintf+0x14>
 8002c62:	69a3      	ldr	r3, [r4, #24]
 8002c64:	b913      	cbnz	r3, 8002c6c <iprintf+0x14>
 8002c66:	4620      	mov	r0, r4
 8002c68:	f000 f84e 	bl	8002d08 <__sinit>
 8002c6c:	ab05      	add	r3, sp, #20
 8002c6e:	9a04      	ldr	r2, [sp, #16]
 8002c70:	68a1      	ldr	r1, [r4, #8]
 8002c72:	4620      	mov	r0, r4
 8002c74:	9301      	str	r3, [sp, #4]
 8002c76:	f000 f953 	bl	8002f20 <_vfiprintf_r>
 8002c7a:	b002      	add	sp, #8
 8002c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c80:	b004      	add	sp, #16
 8002c82:	4770      	bx	lr
 8002c84:	2000000c 	.word	0x2000000c

08002c88 <std>:
 8002c88:	2300      	movs	r3, #0
 8002c8a:	b510      	push	{r4, lr}
 8002c8c:	4604      	mov	r4, r0
 8002c8e:	e9c0 3300 	strd	r3, r3, [r0]
 8002c92:	6083      	str	r3, [r0, #8]
 8002c94:	8181      	strh	r1, [r0, #12]
 8002c96:	6643      	str	r3, [r0, #100]	; 0x64
 8002c98:	81c2      	strh	r2, [r0, #14]
 8002c9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002c9e:	6183      	str	r3, [r0, #24]
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	2208      	movs	r2, #8
 8002ca4:	305c      	adds	r0, #92	; 0x5c
 8002ca6:	f7ff ffcf 	bl	8002c48 <memset>
 8002caa:	4b05      	ldr	r3, [pc, #20]	; (8002cc0 <std+0x38>)
 8002cac:	6224      	str	r4, [r4, #32]
 8002cae:	6263      	str	r3, [r4, #36]	; 0x24
 8002cb0:	4b04      	ldr	r3, [pc, #16]	; (8002cc4 <std+0x3c>)
 8002cb2:	62a3      	str	r3, [r4, #40]	; 0x28
 8002cb4:	4b04      	ldr	r3, [pc, #16]	; (8002cc8 <std+0x40>)
 8002cb6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002cb8:	4b04      	ldr	r3, [pc, #16]	; (8002ccc <std+0x44>)
 8002cba:	6323      	str	r3, [r4, #48]	; 0x30
 8002cbc:	bd10      	pop	{r4, pc}
 8002cbe:	bf00      	nop
 8002cc0:	0800347d 	.word	0x0800347d
 8002cc4:	0800349f 	.word	0x0800349f
 8002cc8:	080034d7 	.word	0x080034d7
 8002ccc:	080034fb 	.word	0x080034fb

08002cd0 <_cleanup_r>:
 8002cd0:	4901      	ldr	r1, [pc, #4]	; (8002cd8 <_cleanup_r+0x8>)
 8002cd2:	f000 b885 	b.w	8002de0 <_fwalk_reent>
 8002cd6:	bf00      	nop
 8002cd8:	080037d5 	.word	0x080037d5

08002cdc <__sfmoreglue>:
 8002cdc:	b570      	push	{r4, r5, r6, lr}
 8002cde:	2568      	movs	r5, #104	; 0x68
 8002ce0:	1e4a      	subs	r2, r1, #1
 8002ce2:	4355      	muls	r5, r2
 8002ce4:	460e      	mov	r6, r1
 8002ce6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002cea:	f000 f897 	bl	8002e1c <_malloc_r>
 8002cee:	4604      	mov	r4, r0
 8002cf0:	b140      	cbz	r0, 8002d04 <__sfmoreglue+0x28>
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	e9c0 1600 	strd	r1, r6, [r0]
 8002cf8:	300c      	adds	r0, #12
 8002cfa:	60a0      	str	r0, [r4, #8]
 8002cfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002d00:	f7ff ffa2 	bl	8002c48 <memset>
 8002d04:	4620      	mov	r0, r4
 8002d06:	bd70      	pop	{r4, r5, r6, pc}

08002d08 <__sinit>:
 8002d08:	6983      	ldr	r3, [r0, #24]
 8002d0a:	b510      	push	{r4, lr}
 8002d0c:	4604      	mov	r4, r0
 8002d0e:	bb33      	cbnz	r3, 8002d5e <__sinit+0x56>
 8002d10:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002d14:	6503      	str	r3, [r0, #80]	; 0x50
 8002d16:	4b12      	ldr	r3, [pc, #72]	; (8002d60 <__sinit+0x58>)
 8002d18:	4a12      	ldr	r2, [pc, #72]	; (8002d64 <__sinit+0x5c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6282      	str	r2, [r0, #40]	; 0x28
 8002d1e:	4298      	cmp	r0, r3
 8002d20:	bf04      	itt	eq
 8002d22:	2301      	moveq	r3, #1
 8002d24:	6183      	streq	r3, [r0, #24]
 8002d26:	f000 f81f 	bl	8002d68 <__sfp>
 8002d2a:	6060      	str	r0, [r4, #4]
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	f000 f81b 	bl	8002d68 <__sfp>
 8002d32:	60a0      	str	r0, [r4, #8]
 8002d34:	4620      	mov	r0, r4
 8002d36:	f000 f817 	bl	8002d68 <__sfp>
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	60e0      	str	r0, [r4, #12]
 8002d3e:	2104      	movs	r1, #4
 8002d40:	6860      	ldr	r0, [r4, #4]
 8002d42:	f7ff ffa1 	bl	8002c88 <std>
 8002d46:	2201      	movs	r2, #1
 8002d48:	2109      	movs	r1, #9
 8002d4a:	68a0      	ldr	r0, [r4, #8]
 8002d4c:	f7ff ff9c 	bl	8002c88 <std>
 8002d50:	2202      	movs	r2, #2
 8002d52:	2112      	movs	r1, #18
 8002d54:	68e0      	ldr	r0, [r4, #12]
 8002d56:	f7ff ff97 	bl	8002c88 <std>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	61a3      	str	r3, [r4, #24]
 8002d5e:	bd10      	pop	{r4, pc}
 8002d60:	08003b64 	.word	0x08003b64
 8002d64:	08002cd1 	.word	0x08002cd1

08002d68 <__sfp>:
 8002d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d6a:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <__sfp+0x70>)
 8002d6c:	4607      	mov	r7, r0
 8002d6e:	681e      	ldr	r6, [r3, #0]
 8002d70:	69b3      	ldr	r3, [r6, #24]
 8002d72:	b913      	cbnz	r3, 8002d7a <__sfp+0x12>
 8002d74:	4630      	mov	r0, r6
 8002d76:	f7ff ffc7 	bl	8002d08 <__sinit>
 8002d7a:	3648      	adds	r6, #72	; 0x48
 8002d7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002d80:	3b01      	subs	r3, #1
 8002d82:	d503      	bpl.n	8002d8c <__sfp+0x24>
 8002d84:	6833      	ldr	r3, [r6, #0]
 8002d86:	b133      	cbz	r3, 8002d96 <__sfp+0x2e>
 8002d88:	6836      	ldr	r6, [r6, #0]
 8002d8a:	e7f7      	b.n	8002d7c <__sfp+0x14>
 8002d8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002d90:	b16d      	cbz	r5, 8002dae <__sfp+0x46>
 8002d92:	3468      	adds	r4, #104	; 0x68
 8002d94:	e7f4      	b.n	8002d80 <__sfp+0x18>
 8002d96:	2104      	movs	r1, #4
 8002d98:	4638      	mov	r0, r7
 8002d9a:	f7ff ff9f 	bl	8002cdc <__sfmoreglue>
 8002d9e:	6030      	str	r0, [r6, #0]
 8002da0:	2800      	cmp	r0, #0
 8002da2:	d1f1      	bne.n	8002d88 <__sfp+0x20>
 8002da4:	230c      	movs	r3, #12
 8002da6:	4604      	mov	r4, r0
 8002da8:	603b      	str	r3, [r7, #0]
 8002daa:	4620      	mov	r0, r4
 8002dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dae:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <__sfp+0x74>)
 8002db0:	6665      	str	r5, [r4, #100]	; 0x64
 8002db2:	e9c4 5500 	strd	r5, r5, [r4]
 8002db6:	60a5      	str	r5, [r4, #8]
 8002db8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002dbc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002dc0:	2208      	movs	r2, #8
 8002dc2:	4629      	mov	r1, r5
 8002dc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002dc8:	f7ff ff3e 	bl	8002c48 <memset>
 8002dcc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002dd0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002dd4:	e7e9      	b.n	8002daa <__sfp+0x42>
 8002dd6:	bf00      	nop
 8002dd8:	08003b64 	.word	0x08003b64
 8002ddc:	ffff0001 	.word	0xffff0001

08002de0 <_fwalk_reent>:
 8002de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002de4:	4680      	mov	r8, r0
 8002de6:	4689      	mov	r9, r1
 8002de8:	2600      	movs	r6, #0
 8002dea:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002dee:	b914      	cbnz	r4, 8002df6 <_fwalk_reent+0x16>
 8002df0:	4630      	mov	r0, r6
 8002df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002df6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002dfa:	3f01      	subs	r7, #1
 8002dfc:	d501      	bpl.n	8002e02 <_fwalk_reent+0x22>
 8002dfe:	6824      	ldr	r4, [r4, #0]
 8002e00:	e7f5      	b.n	8002dee <_fwalk_reent+0xe>
 8002e02:	89ab      	ldrh	r3, [r5, #12]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d907      	bls.n	8002e18 <_fwalk_reent+0x38>
 8002e08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	d003      	beq.n	8002e18 <_fwalk_reent+0x38>
 8002e10:	4629      	mov	r1, r5
 8002e12:	4640      	mov	r0, r8
 8002e14:	47c8      	blx	r9
 8002e16:	4306      	orrs	r6, r0
 8002e18:	3568      	adds	r5, #104	; 0x68
 8002e1a:	e7ee      	b.n	8002dfa <_fwalk_reent+0x1a>

08002e1c <_malloc_r>:
 8002e1c:	b570      	push	{r4, r5, r6, lr}
 8002e1e:	1ccd      	adds	r5, r1, #3
 8002e20:	f025 0503 	bic.w	r5, r5, #3
 8002e24:	3508      	adds	r5, #8
 8002e26:	2d0c      	cmp	r5, #12
 8002e28:	bf38      	it	cc
 8002e2a:	250c      	movcc	r5, #12
 8002e2c:	2d00      	cmp	r5, #0
 8002e2e:	4606      	mov	r6, r0
 8002e30:	db01      	blt.n	8002e36 <_malloc_r+0x1a>
 8002e32:	42a9      	cmp	r1, r5
 8002e34:	d903      	bls.n	8002e3e <_malloc_r+0x22>
 8002e36:	230c      	movs	r3, #12
 8002e38:	6033      	str	r3, [r6, #0]
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	bd70      	pop	{r4, r5, r6, pc}
 8002e3e:	f000 fd77 	bl	8003930 <__malloc_lock>
 8002e42:	4a21      	ldr	r2, [pc, #132]	; (8002ec8 <_malloc_r+0xac>)
 8002e44:	6814      	ldr	r4, [r2, #0]
 8002e46:	4621      	mov	r1, r4
 8002e48:	b991      	cbnz	r1, 8002e70 <_malloc_r+0x54>
 8002e4a:	4c20      	ldr	r4, [pc, #128]	; (8002ecc <_malloc_r+0xb0>)
 8002e4c:	6823      	ldr	r3, [r4, #0]
 8002e4e:	b91b      	cbnz	r3, 8002e58 <_malloc_r+0x3c>
 8002e50:	4630      	mov	r0, r6
 8002e52:	f000 fb03 	bl	800345c <_sbrk_r>
 8002e56:	6020      	str	r0, [r4, #0]
 8002e58:	4629      	mov	r1, r5
 8002e5a:	4630      	mov	r0, r6
 8002e5c:	f000 fafe 	bl	800345c <_sbrk_r>
 8002e60:	1c43      	adds	r3, r0, #1
 8002e62:	d124      	bne.n	8002eae <_malloc_r+0x92>
 8002e64:	230c      	movs	r3, #12
 8002e66:	4630      	mov	r0, r6
 8002e68:	6033      	str	r3, [r6, #0]
 8002e6a:	f000 fd62 	bl	8003932 <__malloc_unlock>
 8002e6e:	e7e4      	b.n	8002e3a <_malloc_r+0x1e>
 8002e70:	680b      	ldr	r3, [r1, #0]
 8002e72:	1b5b      	subs	r3, r3, r5
 8002e74:	d418      	bmi.n	8002ea8 <_malloc_r+0x8c>
 8002e76:	2b0b      	cmp	r3, #11
 8002e78:	d90f      	bls.n	8002e9a <_malloc_r+0x7e>
 8002e7a:	600b      	str	r3, [r1, #0]
 8002e7c:	18cc      	adds	r4, r1, r3
 8002e7e:	50cd      	str	r5, [r1, r3]
 8002e80:	4630      	mov	r0, r6
 8002e82:	f000 fd56 	bl	8003932 <__malloc_unlock>
 8002e86:	f104 000b 	add.w	r0, r4, #11
 8002e8a:	1d23      	adds	r3, r4, #4
 8002e8c:	f020 0007 	bic.w	r0, r0, #7
 8002e90:	1ac3      	subs	r3, r0, r3
 8002e92:	d0d3      	beq.n	8002e3c <_malloc_r+0x20>
 8002e94:	425a      	negs	r2, r3
 8002e96:	50e2      	str	r2, [r4, r3]
 8002e98:	e7d0      	b.n	8002e3c <_malloc_r+0x20>
 8002e9a:	684b      	ldr	r3, [r1, #4]
 8002e9c:	428c      	cmp	r4, r1
 8002e9e:	bf16      	itet	ne
 8002ea0:	6063      	strne	r3, [r4, #4]
 8002ea2:	6013      	streq	r3, [r2, #0]
 8002ea4:	460c      	movne	r4, r1
 8002ea6:	e7eb      	b.n	8002e80 <_malloc_r+0x64>
 8002ea8:	460c      	mov	r4, r1
 8002eaa:	6849      	ldr	r1, [r1, #4]
 8002eac:	e7cc      	b.n	8002e48 <_malloc_r+0x2c>
 8002eae:	1cc4      	adds	r4, r0, #3
 8002eb0:	f024 0403 	bic.w	r4, r4, #3
 8002eb4:	42a0      	cmp	r0, r4
 8002eb6:	d005      	beq.n	8002ec4 <_malloc_r+0xa8>
 8002eb8:	1a21      	subs	r1, r4, r0
 8002eba:	4630      	mov	r0, r6
 8002ebc:	f000 face 	bl	800345c <_sbrk_r>
 8002ec0:	3001      	adds	r0, #1
 8002ec2:	d0cf      	beq.n	8002e64 <_malloc_r+0x48>
 8002ec4:	6025      	str	r5, [r4, #0]
 8002ec6:	e7db      	b.n	8002e80 <_malloc_r+0x64>
 8002ec8:	20000094 	.word	0x20000094
 8002ecc:	20000098 	.word	0x20000098

08002ed0 <__sfputc_r>:
 8002ed0:	6893      	ldr	r3, [r2, #8]
 8002ed2:	b410      	push	{r4}
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	6093      	str	r3, [r2, #8]
 8002eda:	da07      	bge.n	8002eec <__sfputc_r+0x1c>
 8002edc:	6994      	ldr	r4, [r2, #24]
 8002ede:	42a3      	cmp	r3, r4
 8002ee0:	db01      	blt.n	8002ee6 <__sfputc_r+0x16>
 8002ee2:	290a      	cmp	r1, #10
 8002ee4:	d102      	bne.n	8002eec <__sfputc_r+0x1c>
 8002ee6:	bc10      	pop	{r4}
 8002ee8:	f000 bb0c 	b.w	8003504 <__swbuf_r>
 8002eec:	6813      	ldr	r3, [r2, #0]
 8002eee:	1c58      	adds	r0, r3, #1
 8002ef0:	6010      	str	r0, [r2, #0]
 8002ef2:	7019      	strb	r1, [r3, #0]
 8002ef4:	4608      	mov	r0, r1
 8002ef6:	bc10      	pop	{r4}
 8002ef8:	4770      	bx	lr

08002efa <__sfputs_r>:
 8002efa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efc:	4606      	mov	r6, r0
 8002efe:	460f      	mov	r7, r1
 8002f00:	4614      	mov	r4, r2
 8002f02:	18d5      	adds	r5, r2, r3
 8002f04:	42ac      	cmp	r4, r5
 8002f06:	d101      	bne.n	8002f0c <__sfputs_r+0x12>
 8002f08:	2000      	movs	r0, #0
 8002f0a:	e007      	b.n	8002f1c <__sfputs_r+0x22>
 8002f0c:	463a      	mov	r2, r7
 8002f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f12:	4630      	mov	r0, r6
 8002f14:	f7ff ffdc 	bl	8002ed0 <__sfputc_r>
 8002f18:	1c43      	adds	r3, r0, #1
 8002f1a:	d1f3      	bne.n	8002f04 <__sfputs_r+0xa>
 8002f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f20 <_vfiprintf_r>:
 8002f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f24:	460c      	mov	r4, r1
 8002f26:	b09d      	sub	sp, #116	; 0x74
 8002f28:	4617      	mov	r7, r2
 8002f2a:	461d      	mov	r5, r3
 8002f2c:	4606      	mov	r6, r0
 8002f2e:	b118      	cbz	r0, 8002f38 <_vfiprintf_r+0x18>
 8002f30:	6983      	ldr	r3, [r0, #24]
 8002f32:	b90b      	cbnz	r3, 8002f38 <_vfiprintf_r+0x18>
 8002f34:	f7ff fee8 	bl	8002d08 <__sinit>
 8002f38:	4b7c      	ldr	r3, [pc, #496]	; (800312c <_vfiprintf_r+0x20c>)
 8002f3a:	429c      	cmp	r4, r3
 8002f3c:	d158      	bne.n	8002ff0 <_vfiprintf_r+0xd0>
 8002f3e:	6874      	ldr	r4, [r6, #4]
 8002f40:	89a3      	ldrh	r3, [r4, #12]
 8002f42:	0718      	lsls	r0, r3, #28
 8002f44:	d55e      	bpl.n	8003004 <_vfiprintf_r+0xe4>
 8002f46:	6923      	ldr	r3, [r4, #16]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d05b      	beq.n	8003004 <_vfiprintf_r+0xe4>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	9309      	str	r3, [sp, #36]	; 0x24
 8002f50:	2320      	movs	r3, #32
 8002f52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f56:	2330      	movs	r3, #48	; 0x30
 8002f58:	f04f 0b01 	mov.w	fp, #1
 8002f5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f60:	9503      	str	r5, [sp, #12]
 8002f62:	46b8      	mov	r8, r7
 8002f64:	4645      	mov	r5, r8
 8002f66:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002f6a:	b10b      	cbz	r3, 8002f70 <_vfiprintf_r+0x50>
 8002f6c:	2b25      	cmp	r3, #37	; 0x25
 8002f6e:	d154      	bne.n	800301a <_vfiprintf_r+0xfa>
 8002f70:	ebb8 0a07 	subs.w	sl, r8, r7
 8002f74:	d00b      	beq.n	8002f8e <_vfiprintf_r+0x6e>
 8002f76:	4653      	mov	r3, sl
 8002f78:	463a      	mov	r2, r7
 8002f7a:	4621      	mov	r1, r4
 8002f7c:	4630      	mov	r0, r6
 8002f7e:	f7ff ffbc 	bl	8002efa <__sfputs_r>
 8002f82:	3001      	adds	r0, #1
 8002f84:	f000 80c2 	beq.w	800310c <_vfiprintf_r+0x1ec>
 8002f88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f8a:	4453      	add	r3, sl
 8002f8c:	9309      	str	r3, [sp, #36]	; 0x24
 8002f8e:	f898 3000 	ldrb.w	r3, [r8]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	f000 80ba 	beq.w	800310c <_vfiprintf_r+0x1ec>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fa2:	9304      	str	r3, [sp, #16]
 8002fa4:	9307      	str	r3, [sp, #28]
 8002fa6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002faa:	931a      	str	r3, [sp, #104]	; 0x68
 8002fac:	46a8      	mov	r8, r5
 8002fae:	2205      	movs	r2, #5
 8002fb0:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002fb4:	485e      	ldr	r0, [pc, #376]	; (8003130 <_vfiprintf_r+0x210>)
 8002fb6:	f000 fcad 	bl	8003914 <memchr>
 8002fba:	9b04      	ldr	r3, [sp, #16]
 8002fbc:	bb78      	cbnz	r0, 800301e <_vfiprintf_r+0xfe>
 8002fbe:	06d9      	lsls	r1, r3, #27
 8002fc0:	bf44      	itt	mi
 8002fc2:	2220      	movmi	r2, #32
 8002fc4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002fc8:	071a      	lsls	r2, r3, #28
 8002fca:	bf44      	itt	mi
 8002fcc:	222b      	movmi	r2, #43	; 0x2b
 8002fce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002fd2:	782a      	ldrb	r2, [r5, #0]
 8002fd4:	2a2a      	cmp	r2, #42	; 0x2a
 8002fd6:	d02a      	beq.n	800302e <_vfiprintf_r+0x10e>
 8002fd8:	46a8      	mov	r8, r5
 8002fda:	2000      	movs	r0, #0
 8002fdc:	250a      	movs	r5, #10
 8002fde:	9a07      	ldr	r2, [sp, #28]
 8002fe0:	4641      	mov	r1, r8
 8002fe2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002fe6:	3b30      	subs	r3, #48	; 0x30
 8002fe8:	2b09      	cmp	r3, #9
 8002fea:	d969      	bls.n	80030c0 <_vfiprintf_r+0x1a0>
 8002fec:	b360      	cbz	r0, 8003048 <_vfiprintf_r+0x128>
 8002fee:	e024      	b.n	800303a <_vfiprintf_r+0x11a>
 8002ff0:	4b50      	ldr	r3, [pc, #320]	; (8003134 <_vfiprintf_r+0x214>)
 8002ff2:	429c      	cmp	r4, r3
 8002ff4:	d101      	bne.n	8002ffa <_vfiprintf_r+0xda>
 8002ff6:	68b4      	ldr	r4, [r6, #8]
 8002ff8:	e7a2      	b.n	8002f40 <_vfiprintf_r+0x20>
 8002ffa:	4b4f      	ldr	r3, [pc, #316]	; (8003138 <_vfiprintf_r+0x218>)
 8002ffc:	429c      	cmp	r4, r3
 8002ffe:	bf08      	it	eq
 8003000:	68f4      	ldreq	r4, [r6, #12]
 8003002:	e79d      	b.n	8002f40 <_vfiprintf_r+0x20>
 8003004:	4621      	mov	r1, r4
 8003006:	4630      	mov	r0, r6
 8003008:	f000 fae0 	bl	80035cc <__swsetup_r>
 800300c:	2800      	cmp	r0, #0
 800300e:	d09d      	beq.n	8002f4c <_vfiprintf_r+0x2c>
 8003010:	f04f 30ff 	mov.w	r0, #4294967295
 8003014:	b01d      	add	sp, #116	; 0x74
 8003016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800301a:	46a8      	mov	r8, r5
 800301c:	e7a2      	b.n	8002f64 <_vfiprintf_r+0x44>
 800301e:	4a44      	ldr	r2, [pc, #272]	; (8003130 <_vfiprintf_r+0x210>)
 8003020:	4645      	mov	r5, r8
 8003022:	1a80      	subs	r0, r0, r2
 8003024:	fa0b f000 	lsl.w	r0, fp, r0
 8003028:	4318      	orrs	r0, r3
 800302a:	9004      	str	r0, [sp, #16]
 800302c:	e7be      	b.n	8002fac <_vfiprintf_r+0x8c>
 800302e:	9a03      	ldr	r2, [sp, #12]
 8003030:	1d11      	adds	r1, r2, #4
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	9103      	str	r1, [sp, #12]
 8003036:	2a00      	cmp	r2, #0
 8003038:	db01      	blt.n	800303e <_vfiprintf_r+0x11e>
 800303a:	9207      	str	r2, [sp, #28]
 800303c:	e004      	b.n	8003048 <_vfiprintf_r+0x128>
 800303e:	4252      	negs	r2, r2
 8003040:	f043 0302 	orr.w	r3, r3, #2
 8003044:	9207      	str	r2, [sp, #28]
 8003046:	9304      	str	r3, [sp, #16]
 8003048:	f898 3000 	ldrb.w	r3, [r8]
 800304c:	2b2e      	cmp	r3, #46	; 0x2e
 800304e:	d10e      	bne.n	800306e <_vfiprintf_r+0x14e>
 8003050:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003054:	2b2a      	cmp	r3, #42	; 0x2a
 8003056:	d138      	bne.n	80030ca <_vfiprintf_r+0x1aa>
 8003058:	9b03      	ldr	r3, [sp, #12]
 800305a:	f108 0802 	add.w	r8, r8, #2
 800305e:	1d1a      	adds	r2, r3, #4
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	9203      	str	r2, [sp, #12]
 8003064:	2b00      	cmp	r3, #0
 8003066:	bfb8      	it	lt
 8003068:	f04f 33ff 	movlt.w	r3, #4294967295
 800306c:	9305      	str	r3, [sp, #20]
 800306e:	4d33      	ldr	r5, [pc, #204]	; (800313c <_vfiprintf_r+0x21c>)
 8003070:	2203      	movs	r2, #3
 8003072:	f898 1000 	ldrb.w	r1, [r8]
 8003076:	4628      	mov	r0, r5
 8003078:	f000 fc4c 	bl	8003914 <memchr>
 800307c:	b140      	cbz	r0, 8003090 <_vfiprintf_r+0x170>
 800307e:	2340      	movs	r3, #64	; 0x40
 8003080:	1b40      	subs	r0, r0, r5
 8003082:	fa03 f000 	lsl.w	r0, r3, r0
 8003086:	9b04      	ldr	r3, [sp, #16]
 8003088:	f108 0801 	add.w	r8, r8, #1
 800308c:	4303      	orrs	r3, r0
 800308e:	9304      	str	r3, [sp, #16]
 8003090:	f898 1000 	ldrb.w	r1, [r8]
 8003094:	2206      	movs	r2, #6
 8003096:	482a      	ldr	r0, [pc, #168]	; (8003140 <_vfiprintf_r+0x220>)
 8003098:	f108 0701 	add.w	r7, r8, #1
 800309c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80030a0:	f000 fc38 	bl	8003914 <memchr>
 80030a4:	2800      	cmp	r0, #0
 80030a6:	d037      	beq.n	8003118 <_vfiprintf_r+0x1f8>
 80030a8:	4b26      	ldr	r3, [pc, #152]	; (8003144 <_vfiprintf_r+0x224>)
 80030aa:	bb1b      	cbnz	r3, 80030f4 <_vfiprintf_r+0x1d4>
 80030ac:	9b03      	ldr	r3, [sp, #12]
 80030ae:	3307      	adds	r3, #7
 80030b0:	f023 0307 	bic.w	r3, r3, #7
 80030b4:	3308      	adds	r3, #8
 80030b6:	9303      	str	r3, [sp, #12]
 80030b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030ba:	444b      	add	r3, r9
 80030bc:	9309      	str	r3, [sp, #36]	; 0x24
 80030be:	e750      	b.n	8002f62 <_vfiprintf_r+0x42>
 80030c0:	fb05 3202 	mla	r2, r5, r2, r3
 80030c4:	2001      	movs	r0, #1
 80030c6:	4688      	mov	r8, r1
 80030c8:	e78a      	b.n	8002fe0 <_vfiprintf_r+0xc0>
 80030ca:	2300      	movs	r3, #0
 80030cc:	250a      	movs	r5, #10
 80030ce:	4619      	mov	r1, r3
 80030d0:	f108 0801 	add.w	r8, r8, #1
 80030d4:	9305      	str	r3, [sp, #20]
 80030d6:	4640      	mov	r0, r8
 80030d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030dc:	3a30      	subs	r2, #48	; 0x30
 80030de:	2a09      	cmp	r2, #9
 80030e0:	d903      	bls.n	80030ea <_vfiprintf_r+0x1ca>
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d0c3      	beq.n	800306e <_vfiprintf_r+0x14e>
 80030e6:	9105      	str	r1, [sp, #20]
 80030e8:	e7c1      	b.n	800306e <_vfiprintf_r+0x14e>
 80030ea:	fb05 2101 	mla	r1, r5, r1, r2
 80030ee:	2301      	movs	r3, #1
 80030f0:	4680      	mov	r8, r0
 80030f2:	e7f0      	b.n	80030d6 <_vfiprintf_r+0x1b6>
 80030f4:	ab03      	add	r3, sp, #12
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	4622      	mov	r2, r4
 80030fa:	4b13      	ldr	r3, [pc, #76]	; (8003148 <_vfiprintf_r+0x228>)
 80030fc:	a904      	add	r1, sp, #16
 80030fe:	4630      	mov	r0, r6
 8003100:	f3af 8000 	nop.w
 8003104:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003108:	4681      	mov	r9, r0
 800310a:	d1d5      	bne.n	80030b8 <_vfiprintf_r+0x198>
 800310c:	89a3      	ldrh	r3, [r4, #12]
 800310e:	065b      	lsls	r3, r3, #25
 8003110:	f53f af7e 	bmi.w	8003010 <_vfiprintf_r+0xf0>
 8003114:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003116:	e77d      	b.n	8003014 <_vfiprintf_r+0xf4>
 8003118:	ab03      	add	r3, sp, #12
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	4622      	mov	r2, r4
 800311e:	4b0a      	ldr	r3, [pc, #40]	; (8003148 <_vfiprintf_r+0x228>)
 8003120:	a904      	add	r1, sp, #16
 8003122:	4630      	mov	r0, r6
 8003124:	f000 f888 	bl	8003238 <_printf_i>
 8003128:	e7ec      	b.n	8003104 <_vfiprintf_r+0x1e4>
 800312a:	bf00      	nop
 800312c:	08003b88 	.word	0x08003b88
 8003130:	08003bc8 	.word	0x08003bc8
 8003134:	08003ba8 	.word	0x08003ba8
 8003138:	08003b68 	.word	0x08003b68
 800313c:	08003bce 	.word	0x08003bce
 8003140:	08003bd2 	.word	0x08003bd2
 8003144:	00000000 	.word	0x00000000
 8003148:	08002efb 	.word	0x08002efb

0800314c <_printf_common>:
 800314c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003150:	4691      	mov	r9, r2
 8003152:	461f      	mov	r7, r3
 8003154:	688a      	ldr	r2, [r1, #8]
 8003156:	690b      	ldr	r3, [r1, #16]
 8003158:	4606      	mov	r6, r0
 800315a:	4293      	cmp	r3, r2
 800315c:	bfb8      	it	lt
 800315e:	4613      	movlt	r3, r2
 8003160:	f8c9 3000 	str.w	r3, [r9]
 8003164:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003168:	460c      	mov	r4, r1
 800316a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800316e:	b112      	cbz	r2, 8003176 <_printf_common+0x2a>
 8003170:	3301      	adds	r3, #1
 8003172:	f8c9 3000 	str.w	r3, [r9]
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	0699      	lsls	r1, r3, #26
 800317a:	bf42      	ittt	mi
 800317c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003180:	3302      	addmi	r3, #2
 8003182:	f8c9 3000 	strmi.w	r3, [r9]
 8003186:	6825      	ldr	r5, [r4, #0]
 8003188:	f015 0506 	ands.w	r5, r5, #6
 800318c:	d107      	bne.n	800319e <_printf_common+0x52>
 800318e:	f104 0a19 	add.w	sl, r4, #25
 8003192:	68e3      	ldr	r3, [r4, #12]
 8003194:	f8d9 2000 	ldr.w	r2, [r9]
 8003198:	1a9b      	subs	r3, r3, r2
 800319a:	42ab      	cmp	r3, r5
 800319c:	dc29      	bgt.n	80031f2 <_printf_common+0xa6>
 800319e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80031a2:	6822      	ldr	r2, [r4, #0]
 80031a4:	3300      	adds	r3, #0
 80031a6:	bf18      	it	ne
 80031a8:	2301      	movne	r3, #1
 80031aa:	0692      	lsls	r2, r2, #26
 80031ac:	d42e      	bmi.n	800320c <_printf_common+0xc0>
 80031ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031b2:	4639      	mov	r1, r7
 80031b4:	4630      	mov	r0, r6
 80031b6:	47c0      	blx	r8
 80031b8:	3001      	adds	r0, #1
 80031ba:	d021      	beq.n	8003200 <_printf_common+0xb4>
 80031bc:	6823      	ldr	r3, [r4, #0]
 80031be:	68e5      	ldr	r5, [r4, #12]
 80031c0:	f003 0306 	and.w	r3, r3, #6
 80031c4:	2b04      	cmp	r3, #4
 80031c6:	bf18      	it	ne
 80031c8:	2500      	movne	r5, #0
 80031ca:	f8d9 2000 	ldr.w	r2, [r9]
 80031ce:	f04f 0900 	mov.w	r9, #0
 80031d2:	bf08      	it	eq
 80031d4:	1aad      	subeq	r5, r5, r2
 80031d6:	68a3      	ldr	r3, [r4, #8]
 80031d8:	6922      	ldr	r2, [r4, #16]
 80031da:	bf08      	it	eq
 80031dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031e0:	4293      	cmp	r3, r2
 80031e2:	bfc4      	itt	gt
 80031e4:	1a9b      	subgt	r3, r3, r2
 80031e6:	18ed      	addgt	r5, r5, r3
 80031e8:	341a      	adds	r4, #26
 80031ea:	454d      	cmp	r5, r9
 80031ec:	d11a      	bne.n	8003224 <_printf_common+0xd8>
 80031ee:	2000      	movs	r0, #0
 80031f0:	e008      	b.n	8003204 <_printf_common+0xb8>
 80031f2:	2301      	movs	r3, #1
 80031f4:	4652      	mov	r2, sl
 80031f6:	4639      	mov	r1, r7
 80031f8:	4630      	mov	r0, r6
 80031fa:	47c0      	blx	r8
 80031fc:	3001      	adds	r0, #1
 80031fe:	d103      	bne.n	8003208 <_printf_common+0xbc>
 8003200:	f04f 30ff 	mov.w	r0, #4294967295
 8003204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003208:	3501      	adds	r5, #1
 800320a:	e7c2      	b.n	8003192 <_printf_common+0x46>
 800320c:	2030      	movs	r0, #48	; 0x30
 800320e:	18e1      	adds	r1, r4, r3
 8003210:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800321a:	4422      	add	r2, r4
 800321c:	3302      	adds	r3, #2
 800321e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003222:	e7c4      	b.n	80031ae <_printf_common+0x62>
 8003224:	2301      	movs	r3, #1
 8003226:	4622      	mov	r2, r4
 8003228:	4639      	mov	r1, r7
 800322a:	4630      	mov	r0, r6
 800322c:	47c0      	blx	r8
 800322e:	3001      	adds	r0, #1
 8003230:	d0e6      	beq.n	8003200 <_printf_common+0xb4>
 8003232:	f109 0901 	add.w	r9, r9, #1
 8003236:	e7d8      	b.n	80031ea <_printf_common+0x9e>

08003238 <_printf_i>:
 8003238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800323c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003240:	460c      	mov	r4, r1
 8003242:	7e09      	ldrb	r1, [r1, #24]
 8003244:	b085      	sub	sp, #20
 8003246:	296e      	cmp	r1, #110	; 0x6e
 8003248:	4617      	mov	r7, r2
 800324a:	4606      	mov	r6, r0
 800324c:	4698      	mov	r8, r3
 800324e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003250:	f000 80b3 	beq.w	80033ba <_printf_i+0x182>
 8003254:	d822      	bhi.n	800329c <_printf_i+0x64>
 8003256:	2963      	cmp	r1, #99	; 0x63
 8003258:	d036      	beq.n	80032c8 <_printf_i+0x90>
 800325a:	d80a      	bhi.n	8003272 <_printf_i+0x3a>
 800325c:	2900      	cmp	r1, #0
 800325e:	f000 80b9 	beq.w	80033d4 <_printf_i+0x19c>
 8003262:	2958      	cmp	r1, #88	; 0x58
 8003264:	f000 8083 	beq.w	800336e <_printf_i+0x136>
 8003268:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800326c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003270:	e032      	b.n	80032d8 <_printf_i+0xa0>
 8003272:	2964      	cmp	r1, #100	; 0x64
 8003274:	d001      	beq.n	800327a <_printf_i+0x42>
 8003276:	2969      	cmp	r1, #105	; 0x69
 8003278:	d1f6      	bne.n	8003268 <_printf_i+0x30>
 800327a:	6820      	ldr	r0, [r4, #0]
 800327c:	6813      	ldr	r3, [r2, #0]
 800327e:	0605      	lsls	r5, r0, #24
 8003280:	f103 0104 	add.w	r1, r3, #4
 8003284:	d52a      	bpl.n	80032dc <_printf_i+0xa4>
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6011      	str	r1, [r2, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	da03      	bge.n	8003296 <_printf_i+0x5e>
 800328e:	222d      	movs	r2, #45	; 0x2d
 8003290:	425b      	negs	r3, r3
 8003292:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003296:	486f      	ldr	r0, [pc, #444]	; (8003454 <_printf_i+0x21c>)
 8003298:	220a      	movs	r2, #10
 800329a:	e039      	b.n	8003310 <_printf_i+0xd8>
 800329c:	2973      	cmp	r1, #115	; 0x73
 800329e:	f000 809d 	beq.w	80033dc <_printf_i+0x1a4>
 80032a2:	d808      	bhi.n	80032b6 <_printf_i+0x7e>
 80032a4:	296f      	cmp	r1, #111	; 0x6f
 80032a6:	d020      	beq.n	80032ea <_printf_i+0xb2>
 80032a8:	2970      	cmp	r1, #112	; 0x70
 80032aa:	d1dd      	bne.n	8003268 <_printf_i+0x30>
 80032ac:	6823      	ldr	r3, [r4, #0]
 80032ae:	f043 0320 	orr.w	r3, r3, #32
 80032b2:	6023      	str	r3, [r4, #0]
 80032b4:	e003      	b.n	80032be <_printf_i+0x86>
 80032b6:	2975      	cmp	r1, #117	; 0x75
 80032b8:	d017      	beq.n	80032ea <_printf_i+0xb2>
 80032ba:	2978      	cmp	r1, #120	; 0x78
 80032bc:	d1d4      	bne.n	8003268 <_printf_i+0x30>
 80032be:	2378      	movs	r3, #120	; 0x78
 80032c0:	4865      	ldr	r0, [pc, #404]	; (8003458 <_printf_i+0x220>)
 80032c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80032c6:	e055      	b.n	8003374 <_printf_i+0x13c>
 80032c8:	6813      	ldr	r3, [r2, #0]
 80032ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032ce:	1d19      	adds	r1, r3, #4
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6011      	str	r1, [r2, #0]
 80032d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032d8:	2301      	movs	r3, #1
 80032da:	e08c      	b.n	80033f6 <_printf_i+0x1be>
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032e2:	6011      	str	r1, [r2, #0]
 80032e4:	bf18      	it	ne
 80032e6:	b21b      	sxthne	r3, r3
 80032e8:	e7cf      	b.n	800328a <_printf_i+0x52>
 80032ea:	6813      	ldr	r3, [r2, #0]
 80032ec:	6825      	ldr	r5, [r4, #0]
 80032ee:	1d18      	adds	r0, r3, #4
 80032f0:	6010      	str	r0, [r2, #0]
 80032f2:	0628      	lsls	r0, r5, #24
 80032f4:	d501      	bpl.n	80032fa <_printf_i+0xc2>
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	e002      	b.n	8003300 <_printf_i+0xc8>
 80032fa:	0668      	lsls	r0, r5, #25
 80032fc:	d5fb      	bpl.n	80032f6 <_printf_i+0xbe>
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	296f      	cmp	r1, #111	; 0x6f
 8003302:	bf14      	ite	ne
 8003304:	220a      	movne	r2, #10
 8003306:	2208      	moveq	r2, #8
 8003308:	4852      	ldr	r0, [pc, #328]	; (8003454 <_printf_i+0x21c>)
 800330a:	2100      	movs	r1, #0
 800330c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003310:	6865      	ldr	r5, [r4, #4]
 8003312:	2d00      	cmp	r5, #0
 8003314:	60a5      	str	r5, [r4, #8]
 8003316:	f2c0 8095 	blt.w	8003444 <_printf_i+0x20c>
 800331a:	6821      	ldr	r1, [r4, #0]
 800331c:	f021 0104 	bic.w	r1, r1, #4
 8003320:	6021      	str	r1, [r4, #0]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d13d      	bne.n	80033a2 <_printf_i+0x16a>
 8003326:	2d00      	cmp	r5, #0
 8003328:	f040 808e 	bne.w	8003448 <_printf_i+0x210>
 800332c:	4665      	mov	r5, ip
 800332e:	2a08      	cmp	r2, #8
 8003330:	d10b      	bne.n	800334a <_printf_i+0x112>
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	07db      	lsls	r3, r3, #31
 8003336:	d508      	bpl.n	800334a <_printf_i+0x112>
 8003338:	6923      	ldr	r3, [r4, #16]
 800333a:	6862      	ldr	r2, [r4, #4]
 800333c:	429a      	cmp	r2, r3
 800333e:	bfde      	ittt	le
 8003340:	2330      	movle	r3, #48	; 0x30
 8003342:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003346:	f105 35ff 	addle.w	r5, r5, #4294967295
 800334a:	ebac 0305 	sub.w	r3, ip, r5
 800334e:	6123      	str	r3, [r4, #16]
 8003350:	f8cd 8000 	str.w	r8, [sp]
 8003354:	463b      	mov	r3, r7
 8003356:	aa03      	add	r2, sp, #12
 8003358:	4621      	mov	r1, r4
 800335a:	4630      	mov	r0, r6
 800335c:	f7ff fef6 	bl	800314c <_printf_common>
 8003360:	3001      	adds	r0, #1
 8003362:	d14d      	bne.n	8003400 <_printf_i+0x1c8>
 8003364:	f04f 30ff 	mov.w	r0, #4294967295
 8003368:	b005      	add	sp, #20
 800336a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800336e:	4839      	ldr	r0, [pc, #228]	; (8003454 <_printf_i+0x21c>)
 8003370:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003374:	6813      	ldr	r3, [r2, #0]
 8003376:	6821      	ldr	r1, [r4, #0]
 8003378:	1d1d      	adds	r5, r3, #4
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6015      	str	r5, [r2, #0]
 800337e:	060a      	lsls	r2, r1, #24
 8003380:	d50b      	bpl.n	800339a <_printf_i+0x162>
 8003382:	07ca      	lsls	r2, r1, #31
 8003384:	bf44      	itt	mi
 8003386:	f041 0120 	orrmi.w	r1, r1, #32
 800338a:	6021      	strmi	r1, [r4, #0]
 800338c:	b91b      	cbnz	r3, 8003396 <_printf_i+0x15e>
 800338e:	6822      	ldr	r2, [r4, #0]
 8003390:	f022 0220 	bic.w	r2, r2, #32
 8003394:	6022      	str	r2, [r4, #0]
 8003396:	2210      	movs	r2, #16
 8003398:	e7b7      	b.n	800330a <_printf_i+0xd2>
 800339a:	064d      	lsls	r5, r1, #25
 800339c:	bf48      	it	mi
 800339e:	b29b      	uxthmi	r3, r3
 80033a0:	e7ef      	b.n	8003382 <_printf_i+0x14a>
 80033a2:	4665      	mov	r5, ip
 80033a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80033a8:	fb02 3311 	mls	r3, r2, r1, r3
 80033ac:	5cc3      	ldrb	r3, [r0, r3]
 80033ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80033b2:	460b      	mov	r3, r1
 80033b4:	2900      	cmp	r1, #0
 80033b6:	d1f5      	bne.n	80033a4 <_printf_i+0x16c>
 80033b8:	e7b9      	b.n	800332e <_printf_i+0xf6>
 80033ba:	6813      	ldr	r3, [r2, #0]
 80033bc:	6825      	ldr	r5, [r4, #0]
 80033be:	1d18      	adds	r0, r3, #4
 80033c0:	6961      	ldr	r1, [r4, #20]
 80033c2:	6010      	str	r0, [r2, #0]
 80033c4:	0628      	lsls	r0, r5, #24
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	d501      	bpl.n	80033ce <_printf_i+0x196>
 80033ca:	6019      	str	r1, [r3, #0]
 80033cc:	e002      	b.n	80033d4 <_printf_i+0x19c>
 80033ce:	066a      	lsls	r2, r5, #25
 80033d0:	d5fb      	bpl.n	80033ca <_printf_i+0x192>
 80033d2:	8019      	strh	r1, [r3, #0]
 80033d4:	2300      	movs	r3, #0
 80033d6:	4665      	mov	r5, ip
 80033d8:	6123      	str	r3, [r4, #16]
 80033da:	e7b9      	b.n	8003350 <_printf_i+0x118>
 80033dc:	6813      	ldr	r3, [r2, #0]
 80033de:	1d19      	adds	r1, r3, #4
 80033e0:	6011      	str	r1, [r2, #0]
 80033e2:	681d      	ldr	r5, [r3, #0]
 80033e4:	6862      	ldr	r2, [r4, #4]
 80033e6:	2100      	movs	r1, #0
 80033e8:	4628      	mov	r0, r5
 80033ea:	f000 fa93 	bl	8003914 <memchr>
 80033ee:	b108      	cbz	r0, 80033f4 <_printf_i+0x1bc>
 80033f0:	1b40      	subs	r0, r0, r5
 80033f2:	6060      	str	r0, [r4, #4]
 80033f4:	6863      	ldr	r3, [r4, #4]
 80033f6:	6123      	str	r3, [r4, #16]
 80033f8:	2300      	movs	r3, #0
 80033fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033fe:	e7a7      	b.n	8003350 <_printf_i+0x118>
 8003400:	6923      	ldr	r3, [r4, #16]
 8003402:	462a      	mov	r2, r5
 8003404:	4639      	mov	r1, r7
 8003406:	4630      	mov	r0, r6
 8003408:	47c0      	blx	r8
 800340a:	3001      	adds	r0, #1
 800340c:	d0aa      	beq.n	8003364 <_printf_i+0x12c>
 800340e:	6823      	ldr	r3, [r4, #0]
 8003410:	079b      	lsls	r3, r3, #30
 8003412:	d413      	bmi.n	800343c <_printf_i+0x204>
 8003414:	68e0      	ldr	r0, [r4, #12]
 8003416:	9b03      	ldr	r3, [sp, #12]
 8003418:	4298      	cmp	r0, r3
 800341a:	bfb8      	it	lt
 800341c:	4618      	movlt	r0, r3
 800341e:	e7a3      	b.n	8003368 <_printf_i+0x130>
 8003420:	2301      	movs	r3, #1
 8003422:	464a      	mov	r2, r9
 8003424:	4639      	mov	r1, r7
 8003426:	4630      	mov	r0, r6
 8003428:	47c0      	blx	r8
 800342a:	3001      	adds	r0, #1
 800342c:	d09a      	beq.n	8003364 <_printf_i+0x12c>
 800342e:	3501      	adds	r5, #1
 8003430:	68e3      	ldr	r3, [r4, #12]
 8003432:	9a03      	ldr	r2, [sp, #12]
 8003434:	1a9b      	subs	r3, r3, r2
 8003436:	42ab      	cmp	r3, r5
 8003438:	dcf2      	bgt.n	8003420 <_printf_i+0x1e8>
 800343a:	e7eb      	b.n	8003414 <_printf_i+0x1dc>
 800343c:	2500      	movs	r5, #0
 800343e:	f104 0919 	add.w	r9, r4, #25
 8003442:	e7f5      	b.n	8003430 <_printf_i+0x1f8>
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1ac      	bne.n	80033a2 <_printf_i+0x16a>
 8003448:	7803      	ldrb	r3, [r0, #0]
 800344a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800344e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003452:	e76c      	b.n	800332e <_printf_i+0xf6>
 8003454:	08003bd9 	.word	0x08003bd9
 8003458:	08003bea 	.word	0x08003bea

0800345c <_sbrk_r>:
 800345c:	b538      	push	{r3, r4, r5, lr}
 800345e:	2300      	movs	r3, #0
 8003460:	4c05      	ldr	r4, [pc, #20]	; (8003478 <_sbrk_r+0x1c>)
 8003462:	4605      	mov	r5, r0
 8003464:	4608      	mov	r0, r1
 8003466:	6023      	str	r3, [r4, #0]
 8003468:	f7fd fcaa 	bl	8000dc0 <_sbrk>
 800346c:	1c43      	adds	r3, r0, #1
 800346e:	d102      	bne.n	8003476 <_sbrk_r+0x1a>
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	b103      	cbz	r3, 8003476 <_sbrk_r+0x1a>
 8003474:	602b      	str	r3, [r5, #0]
 8003476:	bd38      	pop	{r3, r4, r5, pc}
 8003478:	20000200 	.word	0x20000200

0800347c <__sread>:
 800347c:	b510      	push	{r4, lr}
 800347e:	460c      	mov	r4, r1
 8003480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003484:	f000 faa2 	bl	80039cc <_read_r>
 8003488:	2800      	cmp	r0, #0
 800348a:	bfab      	itete	ge
 800348c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800348e:	89a3      	ldrhlt	r3, [r4, #12]
 8003490:	181b      	addge	r3, r3, r0
 8003492:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003496:	bfac      	ite	ge
 8003498:	6563      	strge	r3, [r4, #84]	; 0x54
 800349a:	81a3      	strhlt	r3, [r4, #12]
 800349c:	bd10      	pop	{r4, pc}

0800349e <__swrite>:
 800349e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034a2:	461f      	mov	r7, r3
 80034a4:	898b      	ldrh	r3, [r1, #12]
 80034a6:	4605      	mov	r5, r0
 80034a8:	05db      	lsls	r3, r3, #23
 80034aa:	460c      	mov	r4, r1
 80034ac:	4616      	mov	r6, r2
 80034ae:	d505      	bpl.n	80034bc <__swrite+0x1e>
 80034b0:	2302      	movs	r3, #2
 80034b2:	2200      	movs	r2, #0
 80034b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034b8:	f000 f9b6 	bl	8003828 <_lseek_r>
 80034bc:	89a3      	ldrh	r3, [r4, #12]
 80034be:	4632      	mov	r2, r6
 80034c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034c4:	81a3      	strh	r3, [r4, #12]
 80034c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80034ca:	463b      	mov	r3, r7
 80034cc:	4628      	mov	r0, r5
 80034ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80034d2:	f000 b869 	b.w	80035a8 <_write_r>

080034d6 <__sseek>:
 80034d6:	b510      	push	{r4, lr}
 80034d8:	460c      	mov	r4, r1
 80034da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034de:	f000 f9a3 	bl	8003828 <_lseek_r>
 80034e2:	1c43      	adds	r3, r0, #1
 80034e4:	89a3      	ldrh	r3, [r4, #12]
 80034e6:	bf15      	itete	ne
 80034e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80034ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80034ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80034f2:	81a3      	strheq	r3, [r4, #12]
 80034f4:	bf18      	it	ne
 80034f6:	81a3      	strhne	r3, [r4, #12]
 80034f8:	bd10      	pop	{r4, pc}

080034fa <__sclose>:
 80034fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034fe:	f000 b8d3 	b.w	80036a8 <_close_r>
	...

08003504 <__swbuf_r>:
 8003504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003506:	460e      	mov	r6, r1
 8003508:	4614      	mov	r4, r2
 800350a:	4605      	mov	r5, r0
 800350c:	b118      	cbz	r0, 8003516 <__swbuf_r+0x12>
 800350e:	6983      	ldr	r3, [r0, #24]
 8003510:	b90b      	cbnz	r3, 8003516 <__swbuf_r+0x12>
 8003512:	f7ff fbf9 	bl	8002d08 <__sinit>
 8003516:	4b21      	ldr	r3, [pc, #132]	; (800359c <__swbuf_r+0x98>)
 8003518:	429c      	cmp	r4, r3
 800351a:	d12a      	bne.n	8003572 <__swbuf_r+0x6e>
 800351c:	686c      	ldr	r4, [r5, #4]
 800351e:	69a3      	ldr	r3, [r4, #24]
 8003520:	60a3      	str	r3, [r4, #8]
 8003522:	89a3      	ldrh	r3, [r4, #12]
 8003524:	071a      	lsls	r2, r3, #28
 8003526:	d52e      	bpl.n	8003586 <__swbuf_r+0x82>
 8003528:	6923      	ldr	r3, [r4, #16]
 800352a:	b363      	cbz	r3, 8003586 <__swbuf_r+0x82>
 800352c:	6923      	ldr	r3, [r4, #16]
 800352e:	6820      	ldr	r0, [r4, #0]
 8003530:	b2f6      	uxtb	r6, r6
 8003532:	1ac0      	subs	r0, r0, r3
 8003534:	6963      	ldr	r3, [r4, #20]
 8003536:	4637      	mov	r7, r6
 8003538:	4283      	cmp	r3, r0
 800353a:	dc04      	bgt.n	8003546 <__swbuf_r+0x42>
 800353c:	4621      	mov	r1, r4
 800353e:	4628      	mov	r0, r5
 8003540:	f000 f948 	bl	80037d4 <_fflush_r>
 8003544:	bb28      	cbnz	r0, 8003592 <__swbuf_r+0x8e>
 8003546:	68a3      	ldr	r3, [r4, #8]
 8003548:	3001      	adds	r0, #1
 800354a:	3b01      	subs	r3, #1
 800354c:	60a3      	str	r3, [r4, #8]
 800354e:	6823      	ldr	r3, [r4, #0]
 8003550:	1c5a      	adds	r2, r3, #1
 8003552:	6022      	str	r2, [r4, #0]
 8003554:	701e      	strb	r6, [r3, #0]
 8003556:	6963      	ldr	r3, [r4, #20]
 8003558:	4283      	cmp	r3, r0
 800355a:	d004      	beq.n	8003566 <__swbuf_r+0x62>
 800355c:	89a3      	ldrh	r3, [r4, #12]
 800355e:	07db      	lsls	r3, r3, #31
 8003560:	d519      	bpl.n	8003596 <__swbuf_r+0x92>
 8003562:	2e0a      	cmp	r6, #10
 8003564:	d117      	bne.n	8003596 <__swbuf_r+0x92>
 8003566:	4621      	mov	r1, r4
 8003568:	4628      	mov	r0, r5
 800356a:	f000 f933 	bl	80037d4 <_fflush_r>
 800356e:	b190      	cbz	r0, 8003596 <__swbuf_r+0x92>
 8003570:	e00f      	b.n	8003592 <__swbuf_r+0x8e>
 8003572:	4b0b      	ldr	r3, [pc, #44]	; (80035a0 <__swbuf_r+0x9c>)
 8003574:	429c      	cmp	r4, r3
 8003576:	d101      	bne.n	800357c <__swbuf_r+0x78>
 8003578:	68ac      	ldr	r4, [r5, #8]
 800357a:	e7d0      	b.n	800351e <__swbuf_r+0x1a>
 800357c:	4b09      	ldr	r3, [pc, #36]	; (80035a4 <__swbuf_r+0xa0>)
 800357e:	429c      	cmp	r4, r3
 8003580:	bf08      	it	eq
 8003582:	68ec      	ldreq	r4, [r5, #12]
 8003584:	e7cb      	b.n	800351e <__swbuf_r+0x1a>
 8003586:	4621      	mov	r1, r4
 8003588:	4628      	mov	r0, r5
 800358a:	f000 f81f 	bl	80035cc <__swsetup_r>
 800358e:	2800      	cmp	r0, #0
 8003590:	d0cc      	beq.n	800352c <__swbuf_r+0x28>
 8003592:	f04f 37ff 	mov.w	r7, #4294967295
 8003596:	4638      	mov	r0, r7
 8003598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800359a:	bf00      	nop
 800359c:	08003b88 	.word	0x08003b88
 80035a0:	08003ba8 	.word	0x08003ba8
 80035a4:	08003b68 	.word	0x08003b68

080035a8 <_write_r>:
 80035a8:	b538      	push	{r3, r4, r5, lr}
 80035aa:	4605      	mov	r5, r0
 80035ac:	4608      	mov	r0, r1
 80035ae:	4611      	mov	r1, r2
 80035b0:	2200      	movs	r2, #0
 80035b2:	4c05      	ldr	r4, [pc, #20]	; (80035c8 <_write_r+0x20>)
 80035b4:	6022      	str	r2, [r4, #0]
 80035b6:	461a      	mov	r2, r3
 80035b8:	f7fd fbb5 	bl	8000d26 <_write>
 80035bc:	1c43      	adds	r3, r0, #1
 80035be:	d102      	bne.n	80035c6 <_write_r+0x1e>
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	b103      	cbz	r3, 80035c6 <_write_r+0x1e>
 80035c4:	602b      	str	r3, [r5, #0]
 80035c6:	bd38      	pop	{r3, r4, r5, pc}
 80035c8:	20000200 	.word	0x20000200

080035cc <__swsetup_r>:
 80035cc:	4b32      	ldr	r3, [pc, #200]	; (8003698 <__swsetup_r+0xcc>)
 80035ce:	b570      	push	{r4, r5, r6, lr}
 80035d0:	681d      	ldr	r5, [r3, #0]
 80035d2:	4606      	mov	r6, r0
 80035d4:	460c      	mov	r4, r1
 80035d6:	b125      	cbz	r5, 80035e2 <__swsetup_r+0x16>
 80035d8:	69ab      	ldr	r3, [r5, #24]
 80035da:	b913      	cbnz	r3, 80035e2 <__swsetup_r+0x16>
 80035dc:	4628      	mov	r0, r5
 80035de:	f7ff fb93 	bl	8002d08 <__sinit>
 80035e2:	4b2e      	ldr	r3, [pc, #184]	; (800369c <__swsetup_r+0xd0>)
 80035e4:	429c      	cmp	r4, r3
 80035e6:	d10f      	bne.n	8003608 <__swsetup_r+0x3c>
 80035e8:	686c      	ldr	r4, [r5, #4]
 80035ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	0715      	lsls	r5, r2, #28
 80035f2:	d42c      	bmi.n	800364e <__swsetup_r+0x82>
 80035f4:	06d0      	lsls	r0, r2, #27
 80035f6:	d411      	bmi.n	800361c <__swsetup_r+0x50>
 80035f8:	2209      	movs	r2, #9
 80035fa:	6032      	str	r2, [r6, #0]
 80035fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003600:	81a3      	strh	r3, [r4, #12]
 8003602:	f04f 30ff 	mov.w	r0, #4294967295
 8003606:	e03e      	b.n	8003686 <__swsetup_r+0xba>
 8003608:	4b25      	ldr	r3, [pc, #148]	; (80036a0 <__swsetup_r+0xd4>)
 800360a:	429c      	cmp	r4, r3
 800360c:	d101      	bne.n	8003612 <__swsetup_r+0x46>
 800360e:	68ac      	ldr	r4, [r5, #8]
 8003610:	e7eb      	b.n	80035ea <__swsetup_r+0x1e>
 8003612:	4b24      	ldr	r3, [pc, #144]	; (80036a4 <__swsetup_r+0xd8>)
 8003614:	429c      	cmp	r4, r3
 8003616:	bf08      	it	eq
 8003618:	68ec      	ldreq	r4, [r5, #12]
 800361a:	e7e6      	b.n	80035ea <__swsetup_r+0x1e>
 800361c:	0751      	lsls	r1, r2, #29
 800361e:	d512      	bpl.n	8003646 <__swsetup_r+0x7a>
 8003620:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003622:	b141      	cbz	r1, 8003636 <__swsetup_r+0x6a>
 8003624:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003628:	4299      	cmp	r1, r3
 800362a:	d002      	beq.n	8003632 <__swsetup_r+0x66>
 800362c:	4630      	mov	r0, r6
 800362e:	f000 f981 	bl	8003934 <_free_r>
 8003632:	2300      	movs	r3, #0
 8003634:	6363      	str	r3, [r4, #52]	; 0x34
 8003636:	89a3      	ldrh	r3, [r4, #12]
 8003638:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800363c:	81a3      	strh	r3, [r4, #12]
 800363e:	2300      	movs	r3, #0
 8003640:	6063      	str	r3, [r4, #4]
 8003642:	6923      	ldr	r3, [r4, #16]
 8003644:	6023      	str	r3, [r4, #0]
 8003646:	89a3      	ldrh	r3, [r4, #12]
 8003648:	f043 0308 	orr.w	r3, r3, #8
 800364c:	81a3      	strh	r3, [r4, #12]
 800364e:	6923      	ldr	r3, [r4, #16]
 8003650:	b94b      	cbnz	r3, 8003666 <__swsetup_r+0x9a>
 8003652:	89a3      	ldrh	r3, [r4, #12]
 8003654:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003658:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800365c:	d003      	beq.n	8003666 <__swsetup_r+0x9a>
 800365e:	4621      	mov	r1, r4
 8003660:	4630      	mov	r0, r6
 8003662:	f000 f917 	bl	8003894 <__smakebuf_r>
 8003666:	89a2      	ldrh	r2, [r4, #12]
 8003668:	f012 0301 	ands.w	r3, r2, #1
 800366c:	d00c      	beq.n	8003688 <__swsetup_r+0xbc>
 800366e:	2300      	movs	r3, #0
 8003670:	60a3      	str	r3, [r4, #8]
 8003672:	6963      	ldr	r3, [r4, #20]
 8003674:	425b      	negs	r3, r3
 8003676:	61a3      	str	r3, [r4, #24]
 8003678:	6923      	ldr	r3, [r4, #16]
 800367a:	b953      	cbnz	r3, 8003692 <__swsetup_r+0xc6>
 800367c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003680:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003684:	d1ba      	bne.n	80035fc <__swsetup_r+0x30>
 8003686:	bd70      	pop	{r4, r5, r6, pc}
 8003688:	0792      	lsls	r2, r2, #30
 800368a:	bf58      	it	pl
 800368c:	6963      	ldrpl	r3, [r4, #20]
 800368e:	60a3      	str	r3, [r4, #8]
 8003690:	e7f2      	b.n	8003678 <__swsetup_r+0xac>
 8003692:	2000      	movs	r0, #0
 8003694:	e7f7      	b.n	8003686 <__swsetup_r+0xba>
 8003696:	bf00      	nop
 8003698:	2000000c 	.word	0x2000000c
 800369c:	08003b88 	.word	0x08003b88
 80036a0:	08003ba8 	.word	0x08003ba8
 80036a4:	08003b68 	.word	0x08003b68

080036a8 <_close_r>:
 80036a8:	b538      	push	{r3, r4, r5, lr}
 80036aa:	2300      	movs	r3, #0
 80036ac:	4c05      	ldr	r4, [pc, #20]	; (80036c4 <_close_r+0x1c>)
 80036ae:	4605      	mov	r5, r0
 80036b0:	4608      	mov	r0, r1
 80036b2:	6023      	str	r3, [r4, #0]
 80036b4:	f7fd fb53 	bl	8000d5e <_close>
 80036b8:	1c43      	adds	r3, r0, #1
 80036ba:	d102      	bne.n	80036c2 <_close_r+0x1a>
 80036bc:	6823      	ldr	r3, [r4, #0]
 80036be:	b103      	cbz	r3, 80036c2 <_close_r+0x1a>
 80036c0:	602b      	str	r3, [r5, #0]
 80036c2:	bd38      	pop	{r3, r4, r5, pc}
 80036c4:	20000200 	.word	0x20000200

080036c8 <__sflush_r>:
 80036c8:	898a      	ldrh	r2, [r1, #12]
 80036ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036ce:	4605      	mov	r5, r0
 80036d0:	0710      	lsls	r0, r2, #28
 80036d2:	460c      	mov	r4, r1
 80036d4:	d458      	bmi.n	8003788 <__sflush_r+0xc0>
 80036d6:	684b      	ldr	r3, [r1, #4]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	dc05      	bgt.n	80036e8 <__sflush_r+0x20>
 80036dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80036de:	2b00      	cmp	r3, #0
 80036e0:	dc02      	bgt.n	80036e8 <__sflush_r+0x20>
 80036e2:	2000      	movs	r0, #0
 80036e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80036ea:	2e00      	cmp	r6, #0
 80036ec:	d0f9      	beq.n	80036e2 <__sflush_r+0x1a>
 80036ee:	2300      	movs	r3, #0
 80036f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80036f4:	682f      	ldr	r7, [r5, #0]
 80036f6:	6a21      	ldr	r1, [r4, #32]
 80036f8:	602b      	str	r3, [r5, #0]
 80036fa:	d032      	beq.n	8003762 <__sflush_r+0x9a>
 80036fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80036fe:	89a3      	ldrh	r3, [r4, #12]
 8003700:	075a      	lsls	r2, r3, #29
 8003702:	d505      	bpl.n	8003710 <__sflush_r+0x48>
 8003704:	6863      	ldr	r3, [r4, #4]
 8003706:	1ac0      	subs	r0, r0, r3
 8003708:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800370a:	b10b      	cbz	r3, 8003710 <__sflush_r+0x48>
 800370c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800370e:	1ac0      	subs	r0, r0, r3
 8003710:	2300      	movs	r3, #0
 8003712:	4602      	mov	r2, r0
 8003714:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003716:	6a21      	ldr	r1, [r4, #32]
 8003718:	4628      	mov	r0, r5
 800371a:	47b0      	blx	r6
 800371c:	1c43      	adds	r3, r0, #1
 800371e:	89a3      	ldrh	r3, [r4, #12]
 8003720:	d106      	bne.n	8003730 <__sflush_r+0x68>
 8003722:	6829      	ldr	r1, [r5, #0]
 8003724:	291d      	cmp	r1, #29
 8003726:	d848      	bhi.n	80037ba <__sflush_r+0xf2>
 8003728:	4a29      	ldr	r2, [pc, #164]	; (80037d0 <__sflush_r+0x108>)
 800372a:	40ca      	lsrs	r2, r1
 800372c:	07d6      	lsls	r6, r2, #31
 800372e:	d544      	bpl.n	80037ba <__sflush_r+0xf2>
 8003730:	2200      	movs	r2, #0
 8003732:	6062      	str	r2, [r4, #4]
 8003734:	6922      	ldr	r2, [r4, #16]
 8003736:	04d9      	lsls	r1, r3, #19
 8003738:	6022      	str	r2, [r4, #0]
 800373a:	d504      	bpl.n	8003746 <__sflush_r+0x7e>
 800373c:	1c42      	adds	r2, r0, #1
 800373e:	d101      	bne.n	8003744 <__sflush_r+0x7c>
 8003740:	682b      	ldr	r3, [r5, #0]
 8003742:	b903      	cbnz	r3, 8003746 <__sflush_r+0x7e>
 8003744:	6560      	str	r0, [r4, #84]	; 0x54
 8003746:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003748:	602f      	str	r7, [r5, #0]
 800374a:	2900      	cmp	r1, #0
 800374c:	d0c9      	beq.n	80036e2 <__sflush_r+0x1a>
 800374e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003752:	4299      	cmp	r1, r3
 8003754:	d002      	beq.n	800375c <__sflush_r+0x94>
 8003756:	4628      	mov	r0, r5
 8003758:	f000 f8ec 	bl	8003934 <_free_r>
 800375c:	2000      	movs	r0, #0
 800375e:	6360      	str	r0, [r4, #52]	; 0x34
 8003760:	e7c0      	b.n	80036e4 <__sflush_r+0x1c>
 8003762:	2301      	movs	r3, #1
 8003764:	4628      	mov	r0, r5
 8003766:	47b0      	blx	r6
 8003768:	1c41      	adds	r1, r0, #1
 800376a:	d1c8      	bne.n	80036fe <__sflush_r+0x36>
 800376c:	682b      	ldr	r3, [r5, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d0c5      	beq.n	80036fe <__sflush_r+0x36>
 8003772:	2b1d      	cmp	r3, #29
 8003774:	d001      	beq.n	800377a <__sflush_r+0xb2>
 8003776:	2b16      	cmp	r3, #22
 8003778:	d101      	bne.n	800377e <__sflush_r+0xb6>
 800377a:	602f      	str	r7, [r5, #0]
 800377c:	e7b1      	b.n	80036e2 <__sflush_r+0x1a>
 800377e:	89a3      	ldrh	r3, [r4, #12]
 8003780:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003784:	81a3      	strh	r3, [r4, #12]
 8003786:	e7ad      	b.n	80036e4 <__sflush_r+0x1c>
 8003788:	690f      	ldr	r7, [r1, #16]
 800378a:	2f00      	cmp	r7, #0
 800378c:	d0a9      	beq.n	80036e2 <__sflush_r+0x1a>
 800378e:	0793      	lsls	r3, r2, #30
 8003790:	bf18      	it	ne
 8003792:	2300      	movne	r3, #0
 8003794:	680e      	ldr	r6, [r1, #0]
 8003796:	bf08      	it	eq
 8003798:	694b      	ldreq	r3, [r1, #20]
 800379a:	eba6 0807 	sub.w	r8, r6, r7
 800379e:	600f      	str	r7, [r1, #0]
 80037a0:	608b      	str	r3, [r1, #8]
 80037a2:	f1b8 0f00 	cmp.w	r8, #0
 80037a6:	dd9c      	ble.n	80036e2 <__sflush_r+0x1a>
 80037a8:	4643      	mov	r3, r8
 80037aa:	463a      	mov	r2, r7
 80037ac:	6a21      	ldr	r1, [r4, #32]
 80037ae:	4628      	mov	r0, r5
 80037b0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80037b2:	47b0      	blx	r6
 80037b4:	2800      	cmp	r0, #0
 80037b6:	dc06      	bgt.n	80037c6 <__sflush_r+0xfe>
 80037b8:	89a3      	ldrh	r3, [r4, #12]
 80037ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037be:	81a3      	strh	r3, [r4, #12]
 80037c0:	f04f 30ff 	mov.w	r0, #4294967295
 80037c4:	e78e      	b.n	80036e4 <__sflush_r+0x1c>
 80037c6:	4407      	add	r7, r0
 80037c8:	eba8 0800 	sub.w	r8, r8, r0
 80037cc:	e7e9      	b.n	80037a2 <__sflush_r+0xda>
 80037ce:	bf00      	nop
 80037d0:	20400001 	.word	0x20400001

080037d4 <_fflush_r>:
 80037d4:	b538      	push	{r3, r4, r5, lr}
 80037d6:	690b      	ldr	r3, [r1, #16]
 80037d8:	4605      	mov	r5, r0
 80037da:	460c      	mov	r4, r1
 80037dc:	b1db      	cbz	r3, 8003816 <_fflush_r+0x42>
 80037de:	b118      	cbz	r0, 80037e8 <_fflush_r+0x14>
 80037e0:	6983      	ldr	r3, [r0, #24]
 80037e2:	b90b      	cbnz	r3, 80037e8 <_fflush_r+0x14>
 80037e4:	f7ff fa90 	bl	8002d08 <__sinit>
 80037e8:	4b0c      	ldr	r3, [pc, #48]	; (800381c <_fflush_r+0x48>)
 80037ea:	429c      	cmp	r4, r3
 80037ec:	d109      	bne.n	8003802 <_fflush_r+0x2e>
 80037ee:	686c      	ldr	r4, [r5, #4]
 80037f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037f4:	b17b      	cbz	r3, 8003816 <_fflush_r+0x42>
 80037f6:	4621      	mov	r1, r4
 80037f8:	4628      	mov	r0, r5
 80037fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037fe:	f7ff bf63 	b.w	80036c8 <__sflush_r>
 8003802:	4b07      	ldr	r3, [pc, #28]	; (8003820 <_fflush_r+0x4c>)
 8003804:	429c      	cmp	r4, r3
 8003806:	d101      	bne.n	800380c <_fflush_r+0x38>
 8003808:	68ac      	ldr	r4, [r5, #8]
 800380a:	e7f1      	b.n	80037f0 <_fflush_r+0x1c>
 800380c:	4b05      	ldr	r3, [pc, #20]	; (8003824 <_fflush_r+0x50>)
 800380e:	429c      	cmp	r4, r3
 8003810:	bf08      	it	eq
 8003812:	68ec      	ldreq	r4, [r5, #12]
 8003814:	e7ec      	b.n	80037f0 <_fflush_r+0x1c>
 8003816:	2000      	movs	r0, #0
 8003818:	bd38      	pop	{r3, r4, r5, pc}
 800381a:	bf00      	nop
 800381c:	08003b88 	.word	0x08003b88
 8003820:	08003ba8 	.word	0x08003ba8
 8003824:	08003b68 	.word	0x08003b68

08003828 <_lseek_r>:
 8003828:	b538      	push	{r3, r4, r5, lr}
 800382a:	4605      	mov	r5, r0
 800382c:	4608      	mov	r0, r1
 800382e:	4611      	mov	r1, r2
 8003830:	2200      	movs	r2, #0
 8003832:	4c05      	ldr	r4, [pc, #20]	; (8003848 <_lseek_r+0x20>)
 8003834:	6022      	str	r2, [r4, #0]
 8003836:	461a      	mov	r2, r3
 8003838:	f7fd fab5 	bl	8000da6 <_lseek>
 800383c:	1c43      	adds	r3, r0, #1
 800383e:	d102      	bne.n	8003846 <_lseek_r+0x1e>
 8003840:	6823      	ldr	r3, [r4, #0]
 8003842:	b103      	cbz	r3, 8003846 <_lseek_r+0x1e>
 8003844:	602b      	str	r3, [r5, #0]
 8003846:	bd38      	pop	{r3, r4, r5, pc}
 8003848:	20000200 	.word	0x20000200

0800384c <__swhatbuf_r>:
 800384c:	b570      	push	{r4, r5, r6, lr}
 800384e:	460e      	mov	r6, r1
 8003850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003854:	b096      	sub	sp, #88	; 0x58
 8003856:	2900      	cmp	r1, #0
 8003858:	4614      	mov	r4, r2
 800385a:	461d      	mov	r5, r3
 800385c:	da07      	bge.n	800386e <__swhatbuf_r+0x22>
 800385e:	2300      	movs	r3, #0
 8003860:	602b      	str	r3, [r5, #0]
 8003862:	89b3      	ldrh	r3, [r6, #12]
 8003864:	061a      	lsls	r2, r3, #24
 8003866:	d410      	bmi.n	800388a <__swhatbuf_r+0x3e>
 8003868:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800386c:	e00e      	b.n	800388c <__swhatbuf_r+0x40>
 800386e:	466a      	mov	r2, sp
 8003870:	f000 f8be 	bl	80039f0 <_fstat_r>
 8003874:	2800      	cmp	r0, #0
 8003876:	dbf2      	blt.n	800385e <__swhatbuf_r+0x12>
 8003878:	9a01      	ldr	r2, [sp, #4]
 800387a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800387e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003882:	425a      	negs	r2, r3
 8003884:	415a      	adcs	r2, r3
 8003886:	602a      	str	r2, [r5, #0]
 8003888:	e7ee      	b.n	8003868 <__swhatbuf_r+0x1c>
 800388a:	2340      	movs	r3, #64	; 0x40
 800388c:	2000      	movs	r0, #0
 800388e:	6023      	str	r3, [r4, #0]
 8003890:	b016      	add	sp, #88	; 0x58
 8003892:	bd70      	pop	{r4, r5, r6, pc}

08003894 <__smakebuf_r>:
 8003894:	898b      	ldrh	r3, [r1, #12]
 8003896:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003898:	079d      	lsls	r5, r3, #30
 800389a:	4606      	mov	r6, r0
 800389c:	460c      	mov	r4, r1
 800389e:	d507      	bpl.n	80038b0 <__smakebuf_r+0x1c>
 80038a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80038a4:	6023      	str	r3, [r4, #0]
 80038a6:	6123      	str	r3, [r4, #16]
 80038a8:	2301      	movs	r3, #1
 80038aa:	6163      	str	r3, [r4, #20]
 80038ac:	b002      	add	sp, #8
 80038ae:	bd70      	pop	{r4, r5, r6, pc}
 80038b0:	ab01      	add	r3, sp, #4
 80038b2:	466a      	mov	r2, sp
 80038b4:	f7ff ffca 	bl	800384c <__swhatbuf_r>
 80038b8:	9900      	ldr	r1, [sp, #0]
 80038ba:	4605      	mov	r5, r0
 80038bc:	4630      	mov	r0, r6
 80038be:	f7ff faad 	bl	8002e1c <_malloc_r>
 80038c2:	b948      	cbnz	r0, 80038d8 <__smakebuf_r+0x44>
 80038c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038c8:	059a      	lsls	r2, r3, #22
 80038ca:	d4ef      	bmi.n	80038ac <__smakebuf_r+0x18>
 80038cc:	f023 0303 	bic.w	r3, r3, #3
 80038d0:	f043 0302 	orr.w	r3, r3, #2
 80038d4:	81a3      	strh	r3, [r4, #12]
 80038d6:	e7e3      	b.n	80038a0 <__smakebuf_r+0xc>
 80038d8:	4b0d      	ldr	r3, [pc, #52]	; (8003910 <__smakebuf_r+0x7c>)
 80038da:	62b3      	str	r3, [r6, #40]	; 0x28
 80038dc:	89a3      	ldrh	r3, [r4, #12]
 80038de:	6020      	str	r0, [r4, #0]
 80038e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038e4:	81a3      	strh	r3, [r4, #12]
 80038e6:	9b00      	ldr	r3, [sp, #0]
 80038e8:	6120      	str	r0, [r4, #16]
 80038ea:	6163      	str	r3, [r4, #20]
 80038ec:	9b01      	ldr	r3, [sp, #4]
 80038ee:	b15b      	cbz	r3, 8003908 <__smakebuf_r+0x74>
 80038f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80038f4:	4630      	mov	r0, r6
 80038f6:	f000 f88d 	bl	8003a14 <_isatty_r>
 80038fa:	b128      	cbz	r0, 8003908 <__smakebuf_r+0x74>
 80038fc:	89a3      	ldrh	r3, [r4, #12]
 80038fe:	f023 0303 	bic.w	r3, r3, #3
 8003902:	f043 0301 	orr.w	r3, r3, #1
 8003906:	81a3      	strh	r3, [r4, #12]
 8003908:	89a3      	ldrh	r3, [r4, #12]
 800390a:	431d      	orrs	r5, r3
 800390c:	81a5      	strh	r5, [r4, #12]
 800390e:	e7cd      	b.n	80038ac <__smakebuf_r+0x18>
 8003910:	08002cd1 	.word	0x08002cd1

08003914 <memchr>:
 8003914:	b510      	push	{r4, lr}
 8003916:	b2c9      	uxtb	r1, r1
 8003918:	4402      	add	r2, r0
 800391a:	4290      	cmp	r0, r2
 800391c:	4603      	mov	r3, r0
 800391e:	d101      	bne.n	8003924 <memchr+0x10>
 8003920:	2300      	movs	r3, #0
 8003922:	e003      	b.n	800392c <memchr+0x18>
 8003924:	781c      	ldrb	r4, [r3, #0]
 8003926:	3001      	adds	r0, #1
 8003928:	428c      	cmp	r4, r1
 800392a:	d1f6      	bne.n	800391a <memchr+0x6>
 800392c:	4618      	mov	r0, r3
 800392e:	bd10      	pop	{r4, pc}

08003930 <__malloc_lock>:
 8003930:	4770      	bx	lr

08003932 <__malloc_unlock>:
 8003932:	4770      	bx	lr

08003934 <_free_r>:
 8003934:	b538      	push	{r3, r4, r5, lr}
 8003936:	4605      	mov	r5, r0
 8003938:	2900      	cmp	r1, #0
 800393a:	d043      	beq.n	80039c4 <_free_r+0x90>
 800393c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003940:	1f0c      	subs	r4, r1, #4
 8003942:	2b00      	cmp	r3, #0
 8003944:	bfb8      	it	lt
 8003946:	18e4      	addlt	r4, r4, r3
 8003948:	f7ff fff2 	bl	8003930 <__malloc_lock>
 800394c:	4a1e      	ldr	r2, [pc, #120]	; (80039c8 <_free_r+0x94>)
 800394e:	6813      	ldr	r3, [r2, #0]
 8003950:	4610      	mov	r0, r2
 8003952:	b933      	cbnz	r3, 8003962 <_free_r+0x2e>
 8003954:	6063      	str	r3, [r4, #4]
 8003956:	6014      	str	r4, [r2, #0]
 8003958:	4628      	mov	r0, r5
 800395a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800395e:	f7ff bfe8 	b.w	8003932 <__malloc_unlock>
 8003962:	42a3      	cmp	r3, r4
 8003964:	d90b      	bls.n	800397e <_free_r+0x4a>
 8003966:	6821      	ldr	r1, [r4, #0]
 8003968:	1862      	adds	r2, r4, r1
 800396a:	4293      	cmp	r3, r2
 800396c:	bf01      	itttt	eq
 800396e:	681a      	ldreq	r2, [r3, #0]
 8003970:	685b      	ldreq	r3, [r3, #4]
 8003972:	1852      	addeq	r2, r2, r1
 8003974:	6022      	streq	r2, [r4, #0]
 8003976:	6063      	str	r3, [r4, #4]
 8003978:	6004      	str	r4, [r0, #0]
 800397a:	e7ed      	b.n	8003958 <_free_r+0x24>
 800397c:	4613      	mov	r3, r2
 800397e:	685a      	ldr	r2, [r3, #4]
 8003980:	b10a      	cbz	r2, 8003986 <_free_r+0x52>
 8003982:	42a2      	cmp	r2, r4
 8003984:	d9fa      	bls.n	800397c <_free_r+0x48>
 8003986:	6819      	ldr	r1, [r3, #0]
 8003988:	1858      	adds	r0, r3, r1
 800398a:	42a0      	cmp	r0, r4
 800398c:	d10b      	bne.n	80039a6 <_free_r+0x72>
 800398e:	6820      	ldr	r0, [r4, #0]
 8003990:	4401      	add	r1, r0
 8003992:	1858      	adds	r0, r3, r1
 8003994:	4282      	cmp	r2, r0
 8003996:	6019      	str	r1, [r3, #0]
 8003998:	d1de      	bne.n	8003958 <_free_r+0x24>
 800399a:	6810      	ldr	r0, [r2, #0]
 800399c:	6852      	ldr	r2, [r2, #4]
 800399e:	4401      	add	r1, r0
 80039a0:	6019      	str	r1, [r3, #0]
 80039a2:	605a      	str	r2, [r3, #4]
 80039a4:	e7d8      	b.n	8003958 <_free_r+0x24>
 80039a6:	d902      	bls.n	80039ae <_free_r+0x7a>
 80039a8:	230c      	movs	r3, #12
 80039aa:	602b      	str	r3, [r5, #0]
 80039ac:	e7d4      	b.n	8003958 <_free_r+0x24>
 80039ae:	6820      	ldr	r0, [r4, #0]
 80039b0:	1821      	adds	r1, r4, r0
 80039b2:	428a      	cmp	r2, r1
 80039b4:	bf01      	itttt	eq
 80039b6:	6811      	ldreq	r1, [r2, #0]
 80039b8:	6852      	ldreq	r2, [r2, #4]
 80039ba:	1809      	addeq	r1, r1, r0
 80039bc:	6021      	streq	r1, [r4, #0]
 80039be:	6062      	str	r2, [r4, #4]
 80039c0:	605c      	str	r4, [r3, #4]
 80039c2:	e7c9      	b.n	8003958 <_free_r+0x24>
 80039c4:	bd38      	pop	{r3, r4, r5, pc}
 80039c6:	bf00      	nop
 80039c8:	20000094 	.word	0x20000094

080039cc <_read_r>:
 80039cc:	b538      	push	{r3, r4, r5, lr}
 80039ce:	4605      	mov	r5, r0
 80039d0:	4608      	mov	r0, r1
 80039d2:	4611      	mov	r1, r2
 80039d4:	2200      	movs	r2, #0
 80039d6:	4c05      	ldr	r4, [pc, #20]	; (80039ec <_read_r+0x20>)
 80039d8:	6022      	str	r2, [r4, #0]
 80039da:	461a      	mov	r2, r3
 80039dc:	f7fd f986 	bl	8000cec <_read>
 80039e0:	1c43      	adds	r3, r0, #1
 80039e2:	d102      	bne.n	80039ea <_read_r+0x1e>
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	b103      	cbz	r3, 80039ea <_read_r+0x1e>
 80039e8:	602b      	str	r3, [r5, #0]
 80039ea:	bd38      	pop	{r3, r4, r5, pc}
 80039ec:	20000200 	.word	0x20000200

080039f0 <_fstat_r>:
 80039f0:	b538      	push	{r3, r4, r5, lr}
 80039f2:	2300      	movs	r3, #0
 80039f4:	4c06      	ldr	r4, [pc, #24]	; (8003a10 <_fstat_r+0x20>)
 80039f6:	4605      	mov	r5, r0
 80039f8:	4608      	mov	r0, r1
 80039fa:	4611      	mov	r1, r2
 80039fc:	6023      	str	r3, [r4, #0]
 80039fe:	f7fd f9b9 	bl	8000d74 <_fstat>
 8003a02:	1c43      	adds	r3, r0, #1
 8003a04:	d102      	bne.n	8003a0c <_fstat_r+0x1c>
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	b103      	cbz	r3, 8003a0c <_fstat_r+0x1c>
 8003a0a:	602b      	str	r3, [r5, #0]
 8003a0c:	bd38      	pop	{r3, r4, r5, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000200 	.word	0x20000200

08003a14 <_isatty_r>:
 8003a14:	b538      	push	{r3, r4, r5, lr}
 8003a16:	2300      	movs	r3, #0
 8003a18:	4c05      	ldr	r4, [pc, #20]	; (8003a30 <_isatty_r+0x1c>)
 8003a1a:	4605      	mov	r5, r0
 8003a1c:	4608      	mov	r0, r1
 8003a1e:	6023      	str	r3, [r4, #0]
 8003a20:	f7fd f9b7 	bl	8000d92 <_isatty>
 8003a24:	1c43      	adds	r3, r0, #1
 8003a26:	d102      	bne.n	8003a2e <_isatty_r+0x1a>
 8003a28:	6823      	ldr	r3, [r4, #0]
 8003a2a:	b103      	cbz	r3, 8003a2e <_isatty_r+0x1a>
 8003a2c:	602b      	str	r3, [r5, #0]
 8003a2e:	bd38      	pop	{r3, r4, r5, pc}
 8003a30:	20000200 	.word	0x20000200

08003a34 <_init>:
 8003a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a36:	bf00      	nop
 8003a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a3a:	bc08      	pop	{r3}
 8003a3c:	469e      	mov	lr, r3
 8003a3e:	4770      	bx	lr

08003a40 <_fini>:
 8003a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a42:	bf00      	nop
 8003a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a46:	bc08      	pop	{r3}
 8003a48:	469e      	mov	lr, r3
 8003a4a:	4770      	bx	lr
