set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property -dict {IOSTANDARD LVCMOS18 PACKAGE_PIN H4} [get_ports clk]

set_property IOSTANDARD LVCMOS18 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sel[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sel[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sel[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sel[0]}]
set_property PACKAGE_PIN H19 [get_ports {seg[7]}]
set_property PACKAGE_PIN G20 [get_ports {seg[6]}]
set_property PACKAGE_PIN J22 [get_ports {seg[5]}]
set_property PACKAGE_PIN K22 [get_ports {seg[4]}]
set_property PACKAGE_PIN K21 [get_ports {seg[3]}]
set_property PACKAGE_PIN H20 [get_ports {seg[2]}]
set_property PACKAGE_PIN H22 [get_ports {seg[1]}]
set_property PACKAGE_PIN J21 [get_ports {seg[0]}]
set_property PACKAGE_PIN L21 [get_ports {sel[3]}]
set_property PACKAGE_PIN M22 [get_ports {sel[2]}]
set_property PACKAGE_PIN M21 [get_ports {sel[1]}]
set_property PACKAGE_PIN N22 [get_ports {sel[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports alu_clk]
set_property IOSTANDARD LVCMOS18 [get_ports reg_clk]
set_property IOSTANDARD LVCMOS18 [get_ports {alu_op[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {alu_op[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {alu_op[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {alu_op[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_a[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_a[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_a[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_a[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_a[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_b[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_b[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_b[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_b[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r_addr_b[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {w_addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {w_addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {w_addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {w_addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {w_addr[0]}]
set_property PULLDOWN true [get_ports {w_addr[4]}]
set_property PULLDOWN true [get_ports {w_addr[3]}]
set_property PULLDOWN true [get_ports {w_addr[2]}]
set_property PULLDOWN true [get_ports {w_addr[1]}]
set_property PULLDOWN true [get_ports {w_addr[0]}]
set_property PACKAGE_PIN R4 [get_ports reg_clk]

set_property PACKAGE_PIN AA4 [get_ports alu_clk]
set_property PACKAGE_PIN T3 [get_ports {r_addr_a[4]}]
set_property PACKAGE_PIN U3 [get_ports {r_addr_a[3]}]
set_property PACKAGE_PIN T4 [get_ports {r_addr_a[2]}]
set_property PACKAGE_PIN V3 [get_ports {r_addr_a[1]}]
set_property PACKAGE_PIN V4 [get_ports {r_addr_a[0]}]
set_property PACKAGE_PIN W4 [get_ports {r_addr_b[4]}]
set_property PACKAGE_PIN Y4 [get_ports {r_addr_b[3]}]
set_property PACKAGE_PIN Y6 [get_ports {r_addr_b[2]}]
set_property PACKAGE_PIN W7 [get_ports {r_addr_b[1]}]
set_property PACKAGE_PIN Y8 [get_ports {r_addr_b[0]}]
set_property PACKAGE_PIN Y7 [get_ports {alu_op[3]}]
set_property PACKAGE_PIN T1 [get_ports {alu_op[2]}]
set_property PACKAGE_PIN U1 [get_ports {alu_op[1]}]
set_property PACKAGE_PIN U2 [get_ports {alu_op[0]}]
set_property PACKAGE_PIN W1 [get_ports {w_addr[4]}]
set_property PACKAGE_PIN W2 [get_ports {w_addr[3]}]
set_property PACKAGE_PIN Y1 [get_ports {w_addr[2]}]
set_property PACKAGE_PIN AA1 [get_ports {w_addr[1]}]
set_property PACKAGE_PIN V2 [get_ports {w_addr[0]}]
set_property PULLDOWN true [get_ports {alu_op[3]}]
set_property PULLDOWN true [get_ports {alu_op[2]}]
set_property PULLDOWN true [get_ports {alu_op[1]}]
set_property PULLDOWN true [get_ports {alu_op[0]}]
set_property PULLDOWN true [get_ports {r_addr_a[3]}]
set_property PULLDOWN true [get_ports {r_addr_a[4]}]
set_property PULLDOWN true [get_ports {r_addr_a[2]}]
set_property PULLDOWN true [get_ports {r_addr_a[1]}]
set_property PULLDOWN true [get_ports {r_addr_a[0]}]
set_property PULLDOWN true [get_ports {r_addr_b[4]}]
set_property PULLDOWN true [get_ports {r_addr_b[3]}]
set_property PULLDOWN true [get_ports {r_addr_b[2]}]
set_property PULLDOWN true [get_ports {r_addr_b[1]}]
set_property PULLDOWN true [get_ports {r_addr_b[0]}]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets alu_clk_IBUF]


set_property IOSTANDARD LVCMOS18 [get_ports {flags[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flags[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flags[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {flags[0]}]
set_property PACKAGE_PIN R1 [get_ports {flags[3]}]
set_property PACKAGE_PIN P2 [get_ports {flags[2]}]
set_property PACKAGE_PIN P1 [get_ports {flags[1]}]
set_property PACKAGE_PIN N2 [get_ports {flags[0]}]
set_property PACKAGE_PIN AB6 [get_ports rst]
set_property PACKAGE_PIN Y2 [get_ports w_en]
set_property IOSTANDARD LVCMOS18 [get_ports w_en]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property PULLDOWN true [get_ports w_en]
