Active-HDL 9.1.2353.4205  2016-06-30 17:10:59

Elaboration top modules:
Verilog Module                tb


-------------------------------------------------------------------------------------------------------------------------------------
Verilog Module                                | Library              | Info | Compiler Version         | Compilation Options
-------------------------------------------------------------------------------------------------------------------------------------
tb                                            | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
top_module                                    | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
main_alu                                      | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
control_unit                                  | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
memP_v2                                       | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
memR                                          | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
memA                                          | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
col_nos                                       | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
multiples_memory                              | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
memX                                          | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
parameters_mem                                | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
P_Emap_8                                      | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
rKold_prev                                    | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
Alu                                           | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
vectorXvector_with_control                    | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
matrix_by_vector_v3_with_control              | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
AP_total                                      | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
vectorXvector_mXv_with_control                | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
division                                      | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
vXc_mul3_add                                  | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
vXc_mul3_sub                                  | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
sixteen_Dot_Product_Multiply_with_control     | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
N_to_2N_demux                                 | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
sixteen_Organizer_with_control_row            | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
multiply                                      | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
InputIEEE_8_23_to_8_23                        | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
FPMultiplier_8_23_8_23_8_23_uid2              | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
OutputIEEE_8_23_to_8_23                       | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
IntMultiplier_UsingDSP_24_24_48_unsigned_uid4 | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
IntAdder_33_f300_uid23                        | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
IntAdder_42_f300_uid15                        | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
TwoxOne_mux                                   | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
sixteenXsixteen_Adder_with_start              | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
adder_subtractor_with_control_with_start      | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
EightxEight_Adder_with_start                  | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
adder_subtractor_with_start                   | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
fpadd                                         | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
fpalign                                       | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
mantadd                                       | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
normlize                                      | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
rounder                                       | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
special                                       | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
final1                                        | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
decoder_with_control                          | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
row_by_vector_with_control                    | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
eight_Dot_Product_Multiply_with_control_row   | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
Eight_Organizer_with_control_row              | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
multiples_fifo                                | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
EightxEight_Adder_with_start_2                | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
FP_div                                        | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
div_nr_wsticky                                | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
a_s                                           | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
vXc_add_8_delay                               | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
delay                                         | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
adder_subtractor                              | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
vXc_add_8                                     | 16_input_real_design |      | 9.1.2353.4205  (Windows) | -l 16_input_real_design -O2
-------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------
Library                                       | Comment
-------------------------------------------------------------------------------------------------------------------------------------
16_input_real_design                          | None
-------------------------------------------------------------------------------------------------------------------------------------


Simulation Options: asim -advdataflow -O5 +access +r +m+tb tb

