$date
	Sat Oct 22 21:03:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#435957
b1101 !
1"
#435958
b1101 &
b1101 %
1$
#435959
0"
#435962
b101000 &
b101000 %
#435966
b10100 &
b10100 %
#435970
b1010 &
b1010 %
#435974
b101 &
b101 %
#435978
b10000 &
b10000 %
#435982
b1000 &
b1000 %
#435986
b100 &
b100 %
#435990
b10 &
b10 %
#435994
b1 &
b1 %
1#
#435998
b0 &
0#
b0 %
0$
#1500596
b100 !
1"
#1500598
b100 &
b100 %
1$
#1500599
0"
#1500602
b10 &
b10 %
#1500606
b1 &
1#
b1 %
#1500610
b0 &
b0 %
0#
0$
#2528441
b10110 !
1"
#2528442
b10110 &
b10110 %
1$
#2528443
0"
#2528446
b1011 &
b1011 %
#2528450
b100010 &
b100010 %
#2528454
b10001 &
b10001 %
#2528458
b110100 &
b110100 %
#2528462
b11010 &
b11010 %
#2528466
b1101 &
b1101 %
#2528470
b101000 &
b101000 %
#2528474
b10100 &
b10100 %
#2528478
b1010 &
b1010 %
#2528482
b101 &
b101 %
#2528486
b10000 &
b10000 %
#2528490
b1000 &
b1000 %
#2528494
b100 &
b100 %
#2528498
b10 &
b10 %
#2528502
b1 &
1#
b1 %
#2528506
b0 &
b0 %
0#
0$
#4500012
