// Seed: 4028716041
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 ? 1'b0 == 1 : 1'b0 - id_1 ? 1 : (1) == 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    output wire id_12,
    output tri id_13,
    input tri1 id_14,
    input tri id_15
    , id_26,
    output logic id_16,
    output wire id_17,
    input logic id_18,
    input supply0 id_19,
    input uwire id_20,
    output uwire id_21,
    input wire id_22,
    input wand id_23,
    output tri0 id_24
);
  always @(id_26) begin
    if (id_14 == id_9) begin
      id_16 <= id_18;
      release id_21;
    end else id_17 = 1;
  end
  module_0(
      id_26, id_26
  );
endmodule
