

================================================================
== Vivado HLS Report for 'MLP_1'
================================================================
* Date:           Mon Mar 29 17:26:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cg4002
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.622 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  832971302736|  832971302736| 8.3e+03 sec | 8.3e+03 sec |  832971302736|  832971302736|   none  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+--------------+--------------+----------+-----------+-----------+---------+----------+
        |                          |       Latency (cycles)      | Iteration|  Initiation Interval  |   Trip  |          |
        |         Loop Name        |      min     |      max     |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------------+--------------+--------------+----------+-----------+-----------+---------+----------+
        |- memset_inputs           |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_hidden1          |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_hidden2          |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_outputs          |            63|            63|         1|          -|          -|       64|    no    |
        |- memset_hidden1_bias     |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_hidden2_bias     |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_outputs_bias     |            63|            63|         1|          -|          -|       64|    no    |
        |- memset_hidden1_matrix   |         65791|         65791|       257|          -|          -|      256|    no    |
        | + memset_hidden1_matrix  |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_hidden2_matrix   |         65791|         65791|       257|          -|          -|      256|    no    |
        | + memset_hidden2_matrix  |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_outputs_matrix   |         16447|         16447|       257|          -|          -|       64|    no    |
        | + memset_outputs_matrix  |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_moving_mean1     |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_moving_var1      |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_gamma1           |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_beta1            |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_moving_mean2     |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_moving_var2      |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_gamma2           |           255|           255|         1|          -|          -|      256|    no    |
        |- memset_beta2            |           255|           255|         1|          -|          -|      256|    no    |
        |- Loop 19                 |         66048|         66048|       258|          -|          -|      256|    no    |
        | + Loop 19.1              |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 20                 |         66048|         66048|       258|          -|          -|      256|    no    |
        | + Loop 20.1              |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 21                 |         16512|         16512|       258|          -|          -|       64|    no    |
        | + Loop 21.1              |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 22                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 23                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 24                 |            64|            64|         1|          -|          -|       64|    no    |
        |- Loop 25                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 26                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 27                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 28                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 29                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 30                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 31                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 32                 |           256|           256|         1|          -|          -|      256|    no    |
        |- Loop 33                 |  832971000000|  832971000000|    832971|          -|          -|  1000000|    no    |
        | + myip_read_hls          |           256|           256|         1|          -|          -|      256|    no    |
        | + Loop 33.2              |        395520|        395520|      1545|          -|          -|      256|    no    |
        | + Loop 33.3              |          2048|          2048|         8|          -|          -|      256|    no    |
        | + Loop 33.4              |          5888|          5888|        23|          -|          -|      256|    no    |
        | + Loop 33.5              |        395520|        395520|      1545|          -|          -|      256|    no    |
        | + Loop 33.6              |          2048|          2048|         8|          -|          -|      256|    no    |
        | + Loop 33.7              |          5888|          5888|        23|          -|          -|      256|    no    |
        | + Loop 33.8              |         25152|         25152|       393|          -|          -|       64|    no    |
        | + Loop 33.9              |           448|           448|         7|          -|          -|       64|    no    |
        | + Loop 33.10             |           192|           192|         3|          -|          -|       64|    no    |
        +--------------------------+--------------+--------------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 123
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 5 6 
6 --> 6 7 
7 --> 7 8 
8 --> 8 9 
9 --> 10 
10 --> 10 9 11 
11 --> 12 
12 --> 12 11 13 
13 --> 14 
14 --> 14 13 15 
15 --> 15 16 
16 --> 16 17 
17 --> 17 18 
18 --> 18 19 
19 --> 19 20 
20 --> 20 21 
21 --> 21 22 
22 --> 22 23 
23 --> 24 25 
24 --> 24 23 
25 --> 26 27 
26 --> 26 25 
27 --> 28 29 
28 --> 28 27 
29 --> 29 30 
30 --> 30 31 
31 --> 31 32 
32 --> 32 33 
33 --> 33 34 
34 --> 34 35 
35 --> 35 36 
36 --> 36 37 
37 --> 37 38 
38 --> 38 39 
39 --> 40 39 
40 --> 41 
41 --> 42 
42 --> 42 43 
43 --> 44 46 
44 --> 45 
45 --> 43 
46 --> 47 54 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 46 
54 --> 55 77 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 54 
77 --> 78 80 
78 --> 79 
79 --> 77 
80 --> 81 88 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 80 
88 --> 89 111 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 88 
111 --> 112 114 
112 --> 113 
113 --> 111 
114 --> 115 121 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 114 
121 --> 122 41 
122 --> 123 
123 --> 121 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %S_AXIS_V_data), !map !38"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_last), !map !44"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %M_AXIS_V_data), !map !48"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_last), !map !52"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @MLP_1_str) nounwind"   --->   Operation 128 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%inputs = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:60]   --->   Operation 129 'alloca' 'inputs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%hidden1 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:61]   --->   Operation 130 'alloca' 'hidden1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%hidden2 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:62]   --->   Operation 131 'alloca' 'hidden2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%outputs = alloca [64 x float], align 16" [cg4002/solution1/main.cpp:63]   --->   Operation 132 'alloca' 'outputs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%hidden1_bias = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:64]   --->   Operation 133 'alloca' 'hidden1_bias' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%hidden2_bias = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:65]   --->   Operation 134 'alloca' 'hidden2_bias' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%outputs_bias = alloca [64 x float], align 16" [cg4002/solution1/main.cpp:66]   --->   Operation 135 'alloca' 'outputs_bias' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%hidden1_matrix = alloca [65536 x float], align 4" [cg4002/solution1/main.cpp:67]   --->   Operation 136 'alloca' 'hidden1_matrix' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%hidden2_matrix = alloca [65536 x float], align 4" [cg4002/solution1/main.cpp:68]   --->   Operation 137 'alloca' 'hidden2_matrix' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%outputs_matrix = alloca [16384 x float], align 4" [cg4002/solution1/main.cpp:69]   --->   Operation 138 'alloca' 'outputs_matrix' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%moving_mean1 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:70]   --->   Operation 139 'alloca' 'moving_mean1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%moving_var1 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:71]   --->   Operation 140 'alloca' 'moving_var1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%gamma1 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:72]   --->   Operation 141 'alloca' 'gamma1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%beta1 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:73]   --->   Operation 142 'alloca' 'beta1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%moving_mean2 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:75]   --->   Operation 143 'alloca' 'moving_mean2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%moving_var2 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:76]   --->   Operation 144 'alloca' 'moving_var2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%gamma2 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:77]   --->   Operation 145 'alloca' 'gamma2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%beta2 = alloca [256 x float], align 16" [cg4002/solution1/main.cpp:78]   --->   Operation 146 'alloca' 'beta2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cg4002/solution1/main.cpp:56]   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %S_AXIS_V_data, i1* %S_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cg4002/solution1/main.cpp:57]   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %M_AXIS_V_data, i1* %M_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cg4002/solution1/main.cpp:58]   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.75ns)   --->   "br label %meminst"   --->   Operation 150 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%phi_ln60 = phi i8 [ 0, %0 ], [ %add_ln60, %meminst ]" [cg4002/solution1/main.cpp:60]   --->   Operation 151 'phi' 'phi_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.90ns)   --->   "%add_ln60 = add i8 %phi_ln60, 1" [cg4002/solution1/main.cpp:60]   --->   Operation 152 'add' 'add_ln60' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %phi_ln60 to i64" [cg4002/solution1/main.cpp:60]   --->   Operation 153 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr [256 x float]* %inputs, i64 0, i64 %zext_ln60" [cg4002/solution1/main.cpp:60]   --->   Operation 154 'getelementptr' 'inputs_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %inputs_addr, align 4" [cg4002/solution1/main.cpp:60]   --->   Operation 155 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 156 [1/1] (0.85ns)   --->   "%icmp_ln60 = icmp eq i8 %phi_ln60, -1" [cg4002/solution1/main.cpp:60]   --->   Operation 156 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_inputs_str)"   --->   Operation 157 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 158 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %meminst29.preheader, label %meminst" [cg4002/solution1/main.cpp:60]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.75ns)   --->   "br label %meminst29" [cg4002/solution1/main.cpp:61]   --->   Operation 160 'br' <Predicate = (icmp_ln60)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%phi_ln61 = phi i8 [ %add_ln61, %meminst29 ], [ 0, %meminst29.preheader ]" [cg4002/solution1/main.cpp:61]   --->   Operation 161 'phi' 'phi_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.90ns)   --->   "%add_ln61 = add i8 %phi_ln61, 1" [cg4002/solution1/main.cpp:61]   --->   Operation 162 'add' 'add_ln61' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %phi_ln61 to i64" [cg4002/solution1/main.cpp:61]   --->   Operation 163 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%hidden1_addr = getelementptr [256 x float]* %hidden1, i64 0, i64 %zext_ln61" [cg4002/solution1/main.cpp:61]   --->   Operation 164 'getelementptr' 'hidden1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %hidden1_addr, align 4" [cg4002/solution1/main.cpp:61]   --->   Operation 165 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 166 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp eq i8 %phi_ln61, -1" [cg4002/solution1/main.cpp:61]   --->   Operation 166 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_hidden1_str)"   --->   Operation 167 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 168 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %meminst32.preheader, label %meminst29" [cg4002/solution1/main.cpp:61]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.75ns)   --->   "br label %meminst32" [cg4002/solution1/main.cpp:62]   --->   Operation 170 'br' <Predicate = (icmp_ln61)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%phi_ln62 = phi i8 [ %add_ln62, %meminst32 ], [ 0, %meminst32.preheader ]" [cg4002/solution1/main.cpp:62]   --->   Operation 171 'phi' 'phi_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.90ns)   --->   "%add_ln62 = add i8 %phi_ln62, 1" [cg4002/solution1/main.cpp:62]   --->   Operation 172 'add' 'add_ln62' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %phi_ln62 to i64" [cg4002/solution1/main.cpp:62]   --->   Operation 173 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%hidden2_addr = getelementptr [256 x float]* %hidden2, i64 0, i64 %zext_ln62" [cg4002/solution1/main.cpp:62]   --->   Operation 174 'getelementptr' 'hidden2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %hidden2_addr, align 4" [cg4002/solution1/main.cpp:62]   --->   Operation 175 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 176 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp eq i8 %phi_ln62, -1" [cg4002/solution1/main.cpp:62]   --->   Operation 176 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_hidden2_str)"   --->   Operation 177 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 178 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %meminst35.preheader, label %meminst32" [cg4002/solution1/main.cpp:62]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.75ns)   --->   "br label %meminst35" [cg4002/solution1/main.cpp:63]   --->   Operation 180 'br' <Predicate = (icmp_ln62)> <Delay = 0.75>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%phi_ln63 = phi i6 [ %add_ln63, %meminst35 ], [ 0, %meminst35.preheader ]" [cg4002/solution1/main.cpp:63]   --->   Operation 181 'phi' 'phi_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.88ns)   --->   "%add_ln63 = add i6 %phi_ln63, 1" [cg4002/solution1/main.cpp:63]   --->   Operation 182 'add' 'add_ln63' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %phi_ln63 to i64" [cg4002/solution1/main.cpp:63]   --->   Operation 183 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%outputs_addr = getelementptr [64 x float]* %outputs, i64 0, i64 %zext_ln63" [cg4002/solution1/main.cpp:63]   --->   Operation 184 'getelementptr' 'outputs_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %outputs_addr, align 4" [cg4002/solution1/main.cpp:63]   --->   Operation 185 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 186 [1/1] (0.87ns)   --->   "%icmp_ln63 = icmp eq i6 %phi_ln63, -1" [cg4002/solution1/main.cpp:63]   --->   Operation 186 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_outputs_str)"   --->   Operation 187 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 188 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %meminst38.preheader, label %meminst35" [cg4002/solution1/main.cpp:63]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.75ns)   --->   "br label %meminst38" [cg4002/solution1/main.cpp:64]   --->   Operation 190 'br' <Predicate = (icmp_ln63)> <Delay = 0.75>

State 6 <SV = 5> <Delay = 1.35>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%phi_ln64 = phi i8 [ %add_ln64, %meminst38 ], [ 0, %meminst38.preheader ]" [cg4002/solution1/main.cpp:64]   --->   Operation 191 'phi' 'phi_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.90ns)   --->   "%add_ln64 = add i8 %phi_ln64, 1" [cg4002/solution1/main.cpp:64]   --->   Operation 192 'add' 'add_ln64' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %phi_ln64 to i64" [cg4002/solution1/main.cpp:64]   --->   Operation 193 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%hidden1_bias_addr = getelementptr [256 x float]* %hidden1_bias, i64 0, i64 %zext_ln64" [cg4002/solution1/main.cpp:64]   --->   Operation 194 'getelementptr' 'hidden1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %hidden1_bias_addr, align 4" [cg4002/solution1/main.cpp:64]   --->   Operation 195 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 196 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp eq i8 %phi_ln64, -1" [cg4002/solution1/main.cpp:64]   --->   Operation 196 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_hidden1_bias_s)"   --->   Operation 197 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 198 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %meminst41.preheader, label %meminst38" [cg4002/solution1/main.cpp:64]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.75ns)   --->   "br label %meminst41" [cg4002/solution1/main.cpp:65]   --->   Operation 200 'br' <Predicate = (icmp_ln64)> <Delay = 0.75>

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%phi_ln65 = phi i8 [ %add_ln65, %meminst41 ], [ 0, %meminst41.preheader ]" [cg4002/solution1/main.cpp:65]   --->   Operation 201 'phi' 'phi_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.90ns)   --->   "%add_ln65 = add i8 %phi_ln65, 1" [cg4002/solution1/main.cpp:65]   --->   Operation 202 'add' 'add_ln65' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %phi_ln65 to i64" [cg4002/solution1/main.cpp:65]   --->   Operation 203 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%hidden2_bias_addr = getelementptr [256 x float]* %hidden2_bias, i64 0, i64 %zext_ln65" [cg4002/solution1/main.cpp:65]   --->   Operation 204 'getelementptr' 'hidden2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %hidden2_bias_addr, align 4" [cg4002/solution1/main.cpp:65]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 206 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp eq i8 %phi_ln65, -1" [cg4002/solution1/main.cpp:65]   --->   Operation 206 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_hidden2_bias_s)"   --->   Operation 207 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 208 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %meminst44.preheader, label %meminst41" [cg4002/solution1/main.cpp:65]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.75ns)   --->   "br label %meminst44" [cg4002/solution1/main.cpp:66]   --->   Operation 210 'br' <Predicate = (icmp_ln65)> <Delay = 0.75>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%phi_ln66 = phi i6 [ %add_ln66, %meminst44 ], [ 0, %meminst44.preheader ]" [cg4002/solution1/main.cpp:66]   --->   Operation 211 'phi' 'phi_ln66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.88ns)   --->   "%add_ln66 = add i6 %phi_ln66, 1" [cg4002/solution1/main.cpp:66]   --->   Operation 212 'add' 'add_ln66' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i6 %phi_ln66 to i64" [cg4002/solution1/main.cpp:66]   --->   Operation 213 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%outputs_bias_addr = getelementptr [64 x float]* %outputs_bias, i64 0, i64 %zext_ln66" [cg4002/solution1/main.cpp:66]   --->   Operation 214 'getelementptr' 'outputs_bias_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %outputs_bias_addr, align 4" [cg4002/solution1/main.cpp:66]   --->   Operation 215 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 216 [1/1] (0.87ns)   --->   "%icmp_ln66 = icmp eq i6 %phi_ln66, -1" [cg4002/solution1/main.cpp:66]   --->   Operation 216 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_outputs_bias_s)"   --->   Operation 217 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 218 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %meminst47.preheader, label %meminst44" [cg4002/solution1/main.cpp:66]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.75ns)   --->   "br label %meminst47" [cg4002/solution1/main.cpp:67]   --->   Operation 220 'br' <Predicate = (icmp_ln66)> <Delay = 0.75>

State 9 <SV = 8> <Delay = 0.90>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%phi_ln67 = phi i8 [ %add_ln67, %meminst4750 ], [ 0, %meminst47.preheader ]" [cg4002/solution1/main.cpp:67]   --->   Operation 221 'phi' 'phi_ln67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.90ns)   --->   "%add_ln67 = add i8 %phi_ln67, 1" [cg4002/solution1/main.cpp:67]   --->   Operation 222 'add' 'add_ln67' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 223 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.75ns)   --->   "br label %meminst51"   --->   Operation 224 'br' <Predicate = true> <Delay = 0.75>

State 10 <SV = 9> <Delay = 1.35>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%phi_ln67_1 = phi i8 [ 0, %meminst47 ], [ %add_ln67_1, %meminst51 ]" [cg4002/solution1/main.cpp:67]   --->   Operation 225 'phi' 'phi_ln67_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.90ns)   --->   "%add_ln67_1 = add i8 %phi_ln67_1, 1" [cg4002/solution1/main.cpp:67]   --->   Operation 226 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %phi_ln67, i8 %phi_ln67_1)" [cg4002/solution1/main.cpp:67]   --->   Operation 227 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i16 %tmp to i64" [cg4002/solution1/main.cpp:67]   --->   Operation 228 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%hidden1_matrix_addr = getelementptr [65536 x float]* %hidden1_matrix, i64 0, i64 %zext_ln67" [cg4002/solution1/main.cpp:67]   --->   Operation 229 'getelementptr' 'hidden1_matrix_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %hidden1_matrix_addr, align 4" [cg4002/solution1/main.cpp:67]   --->   Operation 230 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 231 [1/1] (0.85ns)   --->   "%icmp_ln67 = icmp eq i8 %phi_ln67_1, -1" [cg4002/solution1/main.cpp:67]   --->   Operation 231 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_hidden1_matri)"   --->   Operation 232 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 233 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %meminst4750, label %meminst51" [cg4002/solution1/main.cpp:67]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.85ns)   --->   "%icmp_ln67_1 = icmp eq i8 %phi_ln67, -1" [cg4002/solution1/main.cpp:67]   --->   Operation 235 'icmp' 'icmp_ln67_1' <Predicate = (icmp_ln67)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_hidden1_matri)"   --->   Operation 236 'specloopname' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_1, label %meminst54.preheader, label %meminst47" [cg4002/solution1/main.cpp:67]   --->   Operation 237 'br' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.75ns)   --->   "br label %meminst54" [cg4002/solution1/main.cpp:68]   --->   Operation 238 'br' <Predicate = (icmp_ln67 & icmp_ln67_1)> <Delay = 0.75>

State 11 <SV = 10> <Delay = 0.90>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%phi_ln68 = phi i8 [ %add_ln68, %meminst5457 ], [ 0, %meminst54.preheader ]" [cg4002/solution1/main.cpp:68]   --->   Operation 239 'phi' 'phi_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.90ns)   --->   "%add_ln68 = add i8 %phi_ln68, 1" [cg4002/solution1/main.cpp:68]   --->   Operation 240 'add' 'add_ln68' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 241 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.75ns)   --->   "br label %meminst58"   --->   Operation 242 'br' <Predicate = true> <Delay = 0.75>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%phi_ln68_1 = phi i8 [ 0, %meminst54 ], [ %add_ln68_1, %meminst58 ]" [cg4002/solution1/main.cpp:68]   --->   Operation 243 'phi' 'phi_ln68_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.90ns)   --->   "%add_ln68_1 = add i8 %phi_ln68_1, 1" [cg4002/solution1/main.cpp:68]   --->   Operation 244 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %phi_ln68, i8 %phi_ln68_1)" [cg4002/solution1/main.cpp:68]   --->   Operation 245 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i16 %tmp_7 to i64" [cg4002/solution1/main.cpp:68]   --->   Operation 246 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%hidden2_matrix_addr = getelementptr [65536 x float]* %hidden2_matrix, i64 0, i64 %zext_ln68" [cg4002/solution1/main.cpp:68]   --->   Operation 247 'getelementptr' 'hidden2_matrix_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %hidden2_matrix_addr, align 4" [cg4002/solution1/main.cpp:68]   --->   Operation 248 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 249 [1/1] (0.85ns)   --->   "%icmp_ln68 = icmp eq i8 %phi_ln68_1, -1" [cg4002/solution1/main.cpp:68]   --->   Operation 249 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_hidden2_matri)"   --->   Operation 250 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 251 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %meminst5457, label %meminst58" [cg4002/solution1/main.cpp:68]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.85ns)   --->   "%icmp_ln68_1 = icmp eq i8 %phi_ln68, -1" [cg4002/solution1/main.cpp:68]   --->   Operation 253 'icmp' 'icmp_ln68_1' <Predicate = (icmp_ln68)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_hidden2_matri)"   --->   Operation 254 'specloopname' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68_1, label %meminst61.preheader, label %meminst54" [cg4002/solution1/main.cpp:68]   --->   Operation 255 'br' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.75ns)   --->   "br label %meminst61" [cg4002/solution1/main.cpp:69]   --->   Operation 256 'br' <Predicate = (icmp_ln68 & icmp_ln68_1)> <Delay = 0.75>

State 13 <SV = 12> <Delay = 0.88>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%phi_ln69 = phi i6 [ %add_ln69, %meminst6164 ], [ 0, %meminst61.preheader ]" [cg4002/solution1/main.cpp:69]   --->   Operation 257 'phi' 'phi_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.88ns)   --->   "%add_ln69 = add i6 %phi_ln69, 1" [cg4002/solution1/main.cpp:69]   --->   Operation 258 'add' 'add_ln69' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 259 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.75ns)   --->   "br label %meminst65"   --->   Operation 260 'br' <Predicate = true> <Delay = 0.75>

State 14 <SV = 13> <Delay = 1.35>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%phi_ln69_1 = phi i8 [ 0, %meminst61 ], [ %add_ln69_1, %meminst65 ]" [cg4002/solution1/main.cpp:69]   --->   Operation 261 'phi' 'phi_ln69_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.90ns)   --->   "%add_ln69_1 = add i8 %phi_ln69_1, 1" [cg4002/solution1/main.cpp:69]   --->   Operation 262 'add' 'add_ln69_1' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %phi_ln69, i8 %phi_ln69_1)" [cg4002/solution1/main.cpp:69]   --->   Operation 263 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i14 %tmp_8 to i64" [cg4002/solution1/main.cpp:69]   --->   Operation 264 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%outputs_matrix_addr = getelementptr [16384 x float]* %outputs_matrix, i64 0, i64 %zext_ln69" [cg4002/solution1/main.cpp:69]   --->   Operation 265 'getelementptr' 'outputs_matrix_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %outputs_matrix_addr, align 4" [cg4002/solution1/main.cpp:69]   --->   Operation 266 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 267 [1/1] (0.85ns)   --->   "%icmp_ln69 = icmp eq i8 %phi_ln69_1, -1" [cg4002/solution1/main.cpp:69]   --->   Operation 267 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_outputs_matri)"   --->   Operation 268 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 269 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %meminst6164, label %meminst65" [cg4002/solution1/main.cpp:69]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.87ns)   --->   "%icmp_ln69_1 = icmp eq i6 %phi_ln69, -1" [cg4002/solution1/main.cpp:69]   --->   Operation 271 'icmp' 'icmp_ln69_1' <Predicate = (icmp_ln69)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_outputs_matri)"   --->   Operation 272 'specloopname' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69_1, label %meminst68.preheader, label %meminst61" [cg4002/solution1/main.cpp:69]   --->   Operation 273 'br' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.75ns)   --->   "br label %meminst68" [cg4002/solution1/main.cpp:70]   --->   Operation 274 'br' <Predicate = (icmp_ln69 & icmp_ln69_1)> <Delay = 0.75>

State 15 <SV = 14> <Delay = 1.35>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%phi_ln70 = phi i8 [ %add_ln70, %meminst68 ], [ 0, %meminst68.preheader ]" [cg4002/solution1/main.cpp:70]   --->   Operation 275 'phi' 'phi_ln70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.90ns)   --->   "%add_ln70 = add i8 %phi_ln70, 1" [cg4002/solution1/main.cpp:70]   --->   Operation 276 'add' 'add_ln70' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %phi_ln70 to i64" [cg4002/solution1/main.cpp:70]   --->   Operation 277 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%moving_mean1_addr = getelementptr [256 x float]* %moving_mean1, i64 0, i64 %zext_ln70" [cg4002/solution1/main.cpp:70]   --->   Operation 278 'getelementptr' 'moving_mean1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %moving_mean1_addr, align 4" [cg4002/solution1/main.cpp:70]   --->   Operation 279 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 280 [1/1] (0.85ns)   --->   "%icmp_ln70 = icmp eq i8 %phi_ln70, -1" [cg4002/solution1/main.cpp:70]   --->   Operation 280 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_moving_mean1_s)"   --->   Operation 281 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 282 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %meminst71.preheader, label %meminst68" [cg4002/solution1/main.cpp:70]   --->   Operation 283 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.75ns)   --->   "br label %meminst71" [cg4002/solution1/main.cpp:71]   --->   Operation 284 'br' <Predicate = (icmp_ln70)> <Delay = 0.75>

State 16 <SV = 15> <Delay = 1.35>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%phi_ln71 = phi i8 [ %add_ln71, %meminst71 ], [ 0, %meminst71.preheader ]" [cg4002/solution1/main.cpp:71]   --->   Operation 285 'phi' 'phi_ln71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.90ns)   --->   "%add_ln71 = add i8 %phi_ln71, 1" [cg4002/solution1/main.cpp:71]   --->   Operation 286 'add' 'add_ln71' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i8 %phi_ln71 to i64" [cg4002/solution1/main.cpp:71]   --->   Operation 287 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%moving_var1_addr = getelementptr [256 x float]* %moving_var1, i64 0, i64 %zext_ln71" [cg4002/solution1/main.cpp:71]   --->   Operation 288 'getelementptr' 'moving_var1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %moving_var1_addr, align 4" [cg4002/solution1/main.cpp:71]   --->   Operation 289 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 290 [1/1] (0.85ns)   --->   "%icmp_ln71 = icmp eq i8 %phi_ln71, -1" [cg4002/solution1/main.cpp:71]   --->   Operation 290 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_moving_var1_s)"   --->   Operation 291 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 292 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %meminst74.preheader, label %meminst71" [cg4002/solution1/main.cpp:71]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.75ns)   --->   "br label %meminst74" [cg4002/solution1/main.cpp:72]   --->   Operation 294 'br' <Predicate = (icmp_ln71)> <Delay = 0.75>

State 17 <SV = 16> <Delay = 1.35>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%phi_ln72 = phi i8 [ %add_ln72, %meminst74 ], [ 0, %meminst74.preheader ]" [cg4002/solution1/main.cpp:72]   --->   Operation 295 'phi' 'phi_ln72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.90ns)   --->   "%add_ln72 = add i8 %phi_ln72, 1" [cg4002/solution1/main.cpp:72]   --->   Operation 296 'add' 'add_ln72' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %phi_ln72 to i64" [cg4002/solution1/main.cpp:72]   --->   Operation 297 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%gamma1_addr = getelementptr [256 x float]* %gamma1, i64 0, i64 %zext_ln72" [cg4002/solution1/main.cpp:72]   --->   Operation 298 'getelementptr' 'gamma1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %gamma1_addr, align 4" [cg4002/solution1/main.cpp:72]   --->   Operation 299 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 300 [1/1] (0.85ns)   --->   "%icmp_ln72 = icmp eq i8 %phi_ln72, -1" [cg4002/solution1/main.cpp:72]   --->   Operation 300 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gamma1_str)"   --->   Operation 301 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 302 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %meminst77.preheader, label %meminst74" [cg4002/solution1/main.cpp:72]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (0.75ns)   --->   "br label %meminst77" [cg4002/solution1/main.cpp:73]   --->   Operation 304 'br' <Predicate = (icmp_ln72)> <Delay = 0.75>

State 18 <SV = 17> <Delay = 1.35>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%phi_ln73 = phi i8 [ %add_ln73, %meminst77 ], [ 0, %meminst77.preheader ]" [cg4002/solution1/main.cpp:73]   --->   Operation 305 'phi' 'phi_ln73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.90ns)   --->   "%add_ln73 = add i8 %phi_ln73, 1" [cg4002/solution1/main.cpp:73]   --->   Operation 306 'add' 'add_ln73' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %phi_ln73 to i64" [cg4002/solution1/main.cpp:73]   --->   Operation 307 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%beta1_addr = getelementptr [256 x float]* %beta1, i64 0, i64 %zext_ln73" [cg4002/solution1/main.cpp:73]   --->   Operation 308 'getelementptr' 'beta1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %beta1_addr, align 4" [cg4002/solution1/main.cpp:73]   --->   Operation 309 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 310 [1/1] (0.85ns)   --->   "%icmp_ln73 = icmp eq i8 %phi_ln73, -1" [cg4002/solution1/main.cpp:73]   --->   Operation 310 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_beta1_str)"   --->   Operation 311 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 312 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %meminst80.preheader, label %meminst77" [cg4002/solution1/main.cpp:73]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.75ns)   --->   "br label %meminst80" [cg4002/solution1/main.cpp:75]   --->   Operation 314 'br' <Predicate = (icmp_ln73)> <Delay = 0.75>

State 19 <SV = 18> <Delay = 1.35>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%phi_ln75 = phi i8 [ %add_ln75, %meminst80 ], [ 0, %meminst80.preheader ]" [cg4002/solution1/main.cpp:75]   --->   Operation 315 'phi' 'phi_ln75' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.90ns)   --->   "%add_ln75 = add i8 %phi_ln75, 1" [cg4002/solution1/main.cpp:75]   --->   Operation 316 'add' 'add_ln75' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %phi_ln75 to i64" [cg4002/solution1/main.cpp:75]   --->   Operation 317 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%moving_mean2_addr = getelementptr [256 x float]* %moving_mean2, i64 0, i64 %zext_ln75" [cg4002/solution1/main.cpp:75]   --->   Operation 318 'getelementptr' 'moving_mean2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %moving_mean2_addr, align 4" [cg4002/solution1/main.cpp:75]   --->   Operation 319 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 320 [1/1] (0.85ns)   --->   "%icmp_ln75 = icmp eq i8 %phi_ln75, -1" [cg4002/solution1/main.cpp:75]   --->   Operation 320 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_moving_mean2_s)"   --->   Operation 321 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 322 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %meminst83.preheader, label %meminst80" [cg4002/solution1/main.cpp:75]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.75ns)   --->   "br label %meminst83" [cg4002/solution1/main.cpp:76]   --->   Operation 324 'br' <Predicate = (icmp_ln75)> <Delay = 0.75>

State 20 <SV = 19> <Delay = 1.35>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%phi_ln76 = phi i8 [ %add_ln76, %meminst83 ], [ 0, %meminst83.preheader ]" [cg4002/solution1/main.cpp:76]   --->   Operation 325 'phi' 'phi_ln76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (0.90ns)   --->   "%add_ln76 = add i8 %phi_ln76, 1" [cg4002/solution1/main.cpp:76]   --->   Operation 326 'add' 'add_ln76' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i8 %phi_ln76 to i64" [cg4002/solution1/main.cpp:76]   --->   Operation 327 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%moving_var2_addr = getelementptr [256 x float]* %moving_var2, i64 0, i64 %zext_ln76" [cg4002/solution1/main.cpp:76]   --->   Operation 328 'getelementptr' 'moving_var2_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %moving_var2_addr, align 4" [cg4002/solution1/main.cpp:76]   --->   Operation 329 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 330 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp eq i8 %phi_ln76, -1" [cg4002/solution1/main.cpp:76]   --->   Operation 330 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_moving_var2_s)"   --->   Operation 331 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 332 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %meminst86.preheader, label %meminst83" [cg4002/solution1/main.cpp:76]   --->   Operation 333 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (0.75ns)   --->   "br label %meminst86" [cg4002/solution1/main.cpp:77]   --->   Operation 334 'br' <Predicate = (icmp_ln76)> <Delay = 0.75>

State 21 <SV = 20> <Delay = 1.35>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%phi_ln77 = phi i8 [ %add_ln77, %meminst86 ], [ 0, %meminst86.preheader ]" [cg4002/solution1/main.cpp:77]   --->   Operation 335 'phi' 'phi_ln77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (0.90ns)   --->   "%add_ln77 = add i8 %phi_ln77, 1" [cg4002/solution1/main.cpp:77]   --->   Operation 336 'add' 'add_ln77' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %phi_ln77 to i64" [cg4002/solution1/main.cpp:77]   --->   Operation 337 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 338 [1/1] (0.00ns)   --->   "%gamma2_addr = getelementptr [256 x float]* %gamma2, i64 0, i64 %zext_ln77" [cg4002/solution1/main.cpp:77]   --->   Operation 338 'getelementptr' 'gamma2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %gamma2_addr, align 4" [cg4002/solution1/main.cpp:77]   --->   Operation 339 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 340 [1/1] (0.85ns)   --->   "%icmp_ln77 = icmp eq i8 %phi_ln77, -1" [cg4002/solution1/main.cpp:77]   --->   Operation 340 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gamma2_str)"   --->   Operation 341 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 342 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %meminst89.preheader, label %meminst86" [cg4002/solution1/main.cpp:77]   --->   Operation 343 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (0.75ns)   --->   "br label %meminst89" [cg4002/solution1/main.cpp:78]   --->   Operation 344 'br' <Predicate = (icmp_ln77)> <Delay = 0.75>

State 22 <SV = 21> <Delay = 1.35>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%phi_ln78 = phi i8 [ %add_ln78, %meminst89 ], [ 0, %meminst89.preheader ]" [cg4002/solution1/main.cpp:78]   --->   Operation 345 'phi' 'phi_ln78' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (0.90ns)   --->   "%add_ln78 = add i8 %phi_ln78, 1" [cg4002/solution1/main.cpp:78]   --->   Operation 346 'add' 'add_ln78' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %phi_ln78 to i64" [cg4002/solution1/main.cpp:78]   --->   Operation 347 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%beta2_addr = getelementptr [256 x float]* %beta2, i64 0, i64 %zext_ln78" [cg4002/solution1/main.cpp:78]   --->   Operation 348 'getelementptr' 'beta2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 349 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %beta2_addr, align 4" [cg4002/solution1/main.cpp:78]   --->   Operation 349 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 350 [1/1] (0.85ns)   --->   "%icmp_ln78 = icmp eq i8 %phi_ln78, -1" [cg4002/solution1/main.cpp:78]   --->   Operation 350 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_beta2_str)"   --->   Operation 351 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 352 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %.preheader30.preheader, label %meminst89" [cg4002/solution1/main.cpp:78]   --->   Operation 353 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.75ns)   --->   "br label %.preheader30" [cg4002/solution1/main.cpp:87]   --->   Operation 354 'br' <Predicate = (icmp_ln78)> <Delay = 0.75>

State 23 <SV = 22> <Delay = 0.92>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %.preheader30.loopexit ], [ 0, %.preheader30.preheader ]"   --->   Operation 355 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (0.85ns)   --->   "%icmp_ln87 = icmp eq i9 %i_0, -256" [cg4002/solution1/main.cpp:87]   --->   Operation 356 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 357 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (0.92ns)   --->   "%i = add i9 %i_0, 1" [cg4002/solution1/main.cpp:87]   --->   Operation 358 'add' 'i' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.preheader27.preheader, label %.preheader28.preheader" [cg4002/solution1/main.cpp:87]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_258 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %i_0, i8 0)" [cg4002/solution1/main.cpp:90]   --->   Operation 360 'bitconcatenate' 'tmp_258' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i17 %tmp_258 to i18" [cg4002/solution1/main.cpp:88]   --->   Operation 361 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (0.75ns)   --->   "br label %.preheader28" [cg4002/solution1/main.cpp:88]   --->   Operation 362 'br' <Predicate = (!icmp_ln87)> <Delay = 0.75>
ST_23 : Operation 363 [1/1] (0.75ns)   --->   "br label %.preheader27" [cg4002/solution1/main.cpp:93]   --->   Operation 363 'br' <Predicate = (icmp_ln87)> <Delay = 0.75>

State 24 <SV = 23> <Delay = 2.37>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ %j, %1 ], [ 0, %.preheader28.preheader ]"   --->   Operation 364 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 365 [1/1] (0.85ns)   --->   "%icmp_ln88 = icmp eq i9 %j_0, -256" [cg4002/solution1/main.cpp:88]   --->   Operation 365 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 366 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 367 [1/1] (0.92ns)   --->   "%j = add i9 %j_0, 1" [cg4002/solution1/main.cpp:88]   --->   Operation 367 'add' 'j' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader30.loopexit, label %1" [cg4002/solution1/main.cpp:88]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "%empty_57 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:89]   --->   Operation 369 'read' 'empty_57' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { float, i1 } %empty_57, 0" [cg4002/solution1/main.cpp:89]   --->   Operation 370 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i9 %j_0 to i18" [cg4002/solution1/main.cpp:90]   --->   Operation 371 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (1.02ns)   --->   "%add_ln90 = add i18 %zext_ln88, %zext_ln90" [cg4002/solution1/main.cpp:90]   --->   Operation 372 'add' 'add_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i18 %add_ln90 to i64" [cg4002/solution1/main.cpp:90]   --->   Operation 373 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%hidden1_matrix_addr_1 = getelementptr [65536 x float]* %hidden1_matrix, i64 0, i64 %zext_ln90_1" [cg4002/solution1/main.cpp:90]   --->   Operation 374 'getelementptr' 'hidden1_matrix_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_24 : Operation 375 [1/1] (1.35ns)   --->   "store float %tmp_data_1, float* %hidden1_matrix_addr_1, align 4" [cg4002/solution1/main.cpp:90]   --->   Operation 375 'store' <Predicate = (!icmp_ln88)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "br label %.preheader28" [cg4002/solution1/main.cpp:88]   --->   Operation 376 'br' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.00ns)   --->   "br label %.preheader30"   --->   Operation 377 'br' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 25 <SV = 23> <Delay = 0.92>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_24, %.preheader27.loopexit ], [ 0, %.preheader27.preheader ]"   --->   Operation 378 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (0.85ns)   --->   "%icmp_ln93 = icmp eq i9 %i_1, -256" [cg4002/solution1/main.cpp:93]   --->   Operation 379 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 380 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 381 [1/1] (0.92ns)   --->   "%i_24 = add i9 %i_1, 1" [cg4002/solution1/main.cpp:93]   --->   Operation 381 'add' 'i_24' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %.preheader25.preheader, label %.preheader26.preheader" [cg4002/solution1/main.cpp:93]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_259 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %i_1, i8 0)" [cg4002/solution1/main.cpp:96]   --->   Operation 383 'bitconcatenate' 'tmp_259' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i17 %tmp_259 to i18" [cg4002/solution1/main.cpp:94]   --->   Operation 384 'zext' 'zext_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.75ns)   --->   "br label %.preheader26" [cg4002/solution1/main.cpp:94]   --->   Operation 385 'br' <Predicate = (!icmp_ln93)> <Delay = 0.75>
ST_25 : Operation 386 [1/1] (0.75ns)   --->   "br label %.preheader25" [cg4002/solution1/main.cpp:99]   --->   Operation 386 'br' <Predicate = (icmp_ln93)> <Delay = 0.75>

State 26 <SV = 24> <Delay = 2.37>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "%j_1 = phi i9 [ %j_4, %2 ], [ 0, %.preheader26.preheader ]"   --->   Operation 387 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.85ns)   --->   "%icmp_ln94 = icmp eq i9 %j_1, -256" [cg4002/solution1/main.cpp:94]   --->   Operation 388 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 389 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (0.92ns)   --->   "%j_4 = add i9 %j_1, 1" [cg4002/solution1/main.cpp:94]   --->   Operation 390 'add' 'j_4' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %.preheader27.loopexit, label %2" [cg4002/solution1/main.cpp:94]   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (0.00ns)   --->   "%empty_60 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:95]   --->   Operation 392 'read' 'empty_60' <Predicate = (!icmp_ln94)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { float, i1 } %empty_60, 0" [cg4002/solution1/main.cpp:95]   --->   Operation 393 'extractvalue' 'tmp_data_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %j_1 to i18" [cg4002/solution1/main.cpp:96]   --->   Operation 394 'zext' 'zext_ln96' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (1.02ns)   --->   "%add_ln96 = add i18 %zext_ln94, %zext_ln96" [cg4002/solution1/main.cpp:96]   --->   Operation 395 'add' 'add_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i18 %add_ln96 to i64" [cg4002/solution1/main.cpp:96]   --->   Operation 396 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%hidden2_matrix_addr_1 = getelementptr [65536 x float]* %hidden2_matrix, i64 0, i64 %zext_ln96_1" [cg4002/solution1/main.cpp:96]   --->   Operation 397 'getelementptr' 'hidden2_matrix_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_26 : Operation 398 [1/1] (1.35ns)   --->   "store float %tmp_data_2, float* %hidden2_matrix_addr_1, align 4" [cg4002/solution1/main.cpp:96]   --->   Operation 398 'store' <Predicate = (!icmp_ln94)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 399 [1/1] (0.00ns)   --->   "br label %.preheader26" [cg4002/solution1/main.cpp:94]   --->   Operation 399 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_26 : Operation 400 [1/1] (0.00ns)   --->   "br label %.preheader27"   --->   Operation 400 'br' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 27 <SV = 24> <Delay = 0.89>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %i_26, %.preheader25.loopexit ], [ 0, %.preheader25.preheader ]"   --->   Operation 401 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 402 [1/1] (0.86ns)   --->   "%icmp_ln99 = icmp eq i7 %i_2, -64" [cg4002/solution1/main.cpp:99]   --->   Operation 402 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 403 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 403 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 404 [1/1] (0.89ns)   --->   "%i_26 = add i7 %i_2, 1" [cg4002/solution1/main.cpp:99]   --->   Operation 404 'add' 'i_26' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %.preheader23.preheader, label %.preheader24.preheader" [cg4002/solution1/main.cpp:99]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_260 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %i_2, i8 0)" [cg4002/solution1/main.cpp:102]   --->   Operation 406 'bitconcatenate' 'tmp_260' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i15 %tmp_260 to i16" [cg4002/solution1/main.cpp:100]   --->   Operation 407 'zext' 'zext_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 408 [1/1] (0.75ns)   --->   "br label %.preheader24" [cg4002/solution1/main.cpp:100]   --->   Operation 408 'br' <Predicate = (!icmp_ln99)> <Delay = 0.75>
ST_27 : Operation 409 [1/1] (0.75ns)   --->   "br label %.preheader23" [cg4002/solution1/main.cpp:105]   --->   Operation 409 'br' <Predicate = (icmp_ln99)> <Delay = 0.75>

State 28 <SV = 25> <Delay = 2.35>
ST_28 : Operation 410 [1/1] (0.00ns)   --->   "%j_2 = phi i9 [ %j_5, %3 ], [ 0, %.preheader24.preheader ]"   --->   Operation 410 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 411 [1/1] (0.85ns)   --->   "%icmp_ln100 = icmp eq i9 %j_2, -256" [cg4002/solution1/main.cpp:100]   --->   Operation 411 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 412 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 412 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 413 [1/1] (0.92ns)   --->   "%j_5 = add i9 %j_2, 1" [cg4002/solution1/main.cpp:100]   --->   Operation 413 'add' 'j_5' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.preheader25.loopexit, label %3" [cg4002/solution1/main.cpp:100]   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 415 [1/1] (0.00ns)   --->   "%empty_63 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:101]   --->   Operation 415 'read' 'empty_63' <Predicate = (!icmp_ln100)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_data_3 = extractvalue { float, i1 } %empty_63, 0" [cg4002/solution1/main.cpp:101]   --->   Operation 416 'extractvalue' 'tmp_data_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i9 %j_2 to i16" [cg4002/solution1/main.cpp:102]   --->   Operation 417 'zext' 'zext_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_28 : Operation 418 [1/1] (1.00ns)   --->   "%add_ln102 = add i16 %zext_ln100, %zext_ln102" [cg4002/solution1/main.cpp:102]   --->   Operation 418 'add' 'add_ln102' <Predicate = (!icmp_ln100)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i16 %add_ln102 to i64" [cg4002/solution1/main.cpp:102]   --->   Operation 419 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%outputs_matrix_addr_1 = getelementptr [16384 x float]* %outputs_matrix, i64 0, i64 %zext_ln102_1" [cg4002/solution1/main.cpp:102]   --->   Operation 420 'getelementptr' 'outputs_matrix_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_28 : Operation 421 [1/1] (1.35ns)   --->   "store float %tmp_data_3, float* %outputs_matrix_addr_1, align 4" [cg4002/solution1/main.cpp:102]   --->   Operation 421 'store' <Predicate = (!icmp_ln100)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 422 [1/1] (0.00ns)   --->   "br label %.preheader24" [cg4002/solution1/main.cpp:100]   --->   Operation 422 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_28 : Operation 423 [1/1] (0.00ns)   --->   "br label %.preheader25"   --->   Operation 423 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 29 <SV = 25> <Delay = 1.35>
ST_29 : Operation 424 [1/1] (0.00ns)   --->   "%i_3 = phi i9 [ %i_47, %4 ], [ 0, %.preheader23.preheader ]"   --->   Operation 424 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (0.85ns)   --->   "%icmp_ln105 = icmp eq i9 %i_3, -256" [cg4002/solution1/main.cpp:105]   --->   Operation 425 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 426 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 427 [1/1] (0.92ns)   --->   "%i_47 = add i9 %i_3, 1" [cg4002/solution1/main.cpp:105]   --->   Operation 427 'add' 'i_47' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %.preheader22.preheader, label %4" [cg4002/solution1/main.cpp:105]   --->   Operation 428 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%empty_65 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:106]   --->   Operation 429 'read' 'empty_65' <Predicate = (!icmp_ln105)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_data_4 = extractvalue { float, i1 } %empty_65, 0" [cg4002/solution1/main.cpp:106]   --->   Operation 430 'extractvalue' 'tmp_data_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i9 %i_3 to i64" [cg4002/solution1/main.cpp:107]   --->   Operation 431 'zext' 'zext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 432 [1/1] (0.00ns)   --->   "%hidden1_bias_addr_1 = getelementptr inbounds [256 x float]* %hidden1_bias, i64 0, i64 %zext_ln107" [cg4002/solution1/main.cpp:107]   --->   Operation 432 'getelementptr' 'hidden1_bias_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 433 [1/1] (1.35ns)   --->   "store float %tmp_data_4, float* %hidden1_bias_addr_1, align 4" [cg4002/solution1/main.cpp:107]   --->   Operation 433 'store' <Predicate = (!icmp_ln105)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 434 [1/1] (0.00ns)   --->   "br label %.preheader23" [cg4002/solution1/main.cpp:105]   --->   Operation 434 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 435 [1/1] (0.75ns)   --->   "br label %.preheader22" [cg4002/solution1/main.cpp:109]   --->   Operation 435 'br' <Predicate = (icmp_ln105)> <Delay = 0.75>

State 30 <SV = 26> <Delay = 1.35>
ST_30 : Operation 436 [1/1] (0.00ns)   --->   "%i_4 = phi i9 [ %i_48, %5 ], [ 0, %.preheader22.preheader ]"   --->   Operation 436 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 437 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp eq i9 %i_4, -256" [cg4002/solution1/main.cpp:109]   --->   Operation 437 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 438 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (0.92ns)   --->   "%i_48 = add i9 %i_4, 1" [cg4002/solution1/main.cpp:109]   --->   Operation 439 'add' 'i_48' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 440 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %.preheader21.preheader, label %5" [cg4002/solution1/main.cpp:109]   --->   Operation 440 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 441 [1/1] (0.00ns)   --->   "%empty_67 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:110]   --->   Operation 441 'read' 'empty_67' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_data_5 = extractvalue { float, i1 } %empty_67, 0" [cg4002/solution1/main.cpp:110]   --->   Operation 442 'extractvalue' 'tmp_data_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i9 %i_4 to i64" [cg4002/solution1/main.cpp:111]   --->   Operation 443 'zext' 'zext_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (0.00ns)   --->   "%hidden2_bias_addr_1 = getelementptr inbounds [256 x float]* %hidden2_bias, i64 0, i64 %zext_ln111" [cg4002/solution1/main.cpp:111]   --->   Operation 444 'getelementptr' 'hidden2_bias_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_30 : Operation 445 [1/1] (1.35ns)   --->   "store float %tmp_data_5, float* %hidden2_bias_addr_1, align 4" [cg4002/solution1/main.cpp:111]   --->   Operation 445 'store' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 446 [1/1] (0.00ns)   --->   "br label %.preheader22" [cg4002/solution1/main.cpp:109]   --->   Operation 446 'br' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_30 : Operation 447 [1/1] (0.75ns)   --->   "br label %.preheader21" [cg4002/solution1/main.cpp:113]   --->   Operation 447 'br' <Predicate = (icmp_ln109)> <Delay = 0.75>

State 31 <SV = 27> <Delay = 1.35>
ST_31 : Operation 448 [1/1] (0.00ns)   --->   "%i_5 = phi i7 [ %i_49, %6 ], [ 0, %.preheader21.preheader ]"   --->   Operation 448 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 449 [1/1] (0.86ns)   --->   "%icmp_ln113 = icmp eq i7 %i_5, -64" [cg4002/solution1/main.cpp:113]   --->   Operation 449 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 450 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 450 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 451 [1/1] (0.89ns)   --->   "%i_49 = add i7 %i_5, 1" [cg4002/solution1/main.cpp:113]   --->   Operation 451 'add' 'i_49' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 452 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %.preheader20.preheader, label %6" [cg4002/solution1/main.cpp:113]   --->   Operation 452 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "%empty_69 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:114]   --->   Operation 453 'read' 'empty_69' <Predicate = (!icmp_ln113)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_data_6 = extractvalue { float, i1 } %empty_69, 0" [cg4002/solution1/main.cpp:114]   --->   Operation 454 'extractvalue' 'tmp_data_6' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_31 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %i_5 to i64" [cg4002/solution1/main.cpp:115]   --->   Operation 455 'zext' 'zext_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%outputs_bias_addr_1 = getelementptr inbounds [64 x float]* %outputs_bias, i64 0, i64 %zext_ln115" [cg4002/solution1/main.cpp:115]   --->   Operation 456 'getelementptr' 'outputs_bias_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (1.35ns)   --->   "store float %tmp_data_6, float* %outputs_bias_addr_1, align 4" [cg4002/solution1/main.cpp:115]   --->   Operation 457 'store' <Predicate = (!icmp_ln113)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "br label %.preheader21" [cg4002/solution1/main.cpp:113]   --->   Operation 458 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_31 : Operation 459 [1/1] (0.75ns)   --->   "br label %.preheader20" [cg4002/solution1/main.cpp:117]   --->   Operation 459 'br' <Predicate = (icmp_ln113)> <Delay = 0.75>

State 32 <SV = 28> <Delay = 1.35>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "%i_6 = phi i9 [ %i_50, %7 ], [ 0, %.preheader20.preheader ]"   --->   Operation 460 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 461 [1/1] (0.85ns)   --->   "%icmp_ln117 = icmp eq i9 %i_6, -256" [cg4002/solution1/main.cpp:117]   --->   Operation 461 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 462 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 463 [1/1] (0.92ns)   --->   "%i_50 = add i9 %i_6, 1" [cg4002/solution1/main.cpp:117]   --->   Operation 463 'add' 'i_50' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %.preheader19.preheader, label %7" [cg4002/solution1/main.cpp:117]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 465 [1/1] (0.00ns)   --->   "%empty_71 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:118]   --->   Operation 465 'read' 'empty_71' <Predicate = (!icmp_ln117)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_data_7 = extractvalue { float, i1 } %empty_71, 0" [cg4002/solution1/main.cpp:118]   --->   Operation 466 'extractvalue' 'tmp_data_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_32 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i9 %i_6 to i64" [cg4002/solution1/main.cpp:119]   --->   Operation 467 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_32 : Operation 468 [1/1] (0.00ns)   --->   "%moving_mean1_addr_1 = getelementptr inbounds [256 x float]* %moving_mean1, i64 0, i64 %zext_ln119" [cg4002/solution1/main.cpp:119]   --->   Operation 468 'getelementptr' 'moving_mean1_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_32 : Operation 469 [1/1] (1.35ns)   --->   "store float %tmp_data_7, float* %moving_mean1_addr_1, align 4" [cg4002/solution1/main.cpp:119]   --->   Operation 469 'store' <Predicate = (!icmp_ln117)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 470 [1/1] (0.00ns)   --->   "br label %.preheader20" [cg4002/solution1/main.cpp:117]   --->   Operation 470 'br' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_32 : Operation 471 [1/1] (0.75ns)   --->   "br label %.preheader19" [cg4002/solution1/main.cpp:121]   --->   Operation 471 'br' <Predicate = (icmp_ln117)> <Delay = 0.75>

State 33 <SV = 29> <Delay = 1.35>
ST_33 : Operation 472 [1/1] (0.00ns)   --->   "%i_7 = phi i9 [ %i_51, %8 ], [ 0, %.preheader19.preheader ]"   --->   Operation 472 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 473 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp eq i9 %i_7, -256" [cg4002/solution1/main.cpp:121]   --->   Operation 473 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 474 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 474 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 475 [1/1] (0.92ns)   --->   "%i_51 = add i9 %i_7, 1" [cg4002/solution1/main.cpp:121]   --->   Operation 475 'add' 'i_51' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 476 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %.preheader18.preheader, label %8" [cg4002/solution1/main.cpp:121]   --->   Operation 476 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 477 [1/1] (0.00ns)   --->   "%empty_73 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:122]   --->   Operation 477 'read' 'empty_73' <Predicate = (!icmp_ln121)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_data_8 = extractvalue { float, i1 } %empty_73, 0" [cg4002/solution1/main.cpp:122]   --->   Operation 478 'extractvalue' 'tmp_data_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_33 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i9 %i_7 to i64" [cg4002/solution1/main.cpp:123]   --->   Operation 479 'zext' 'zext_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_33 : Operation 480 [1/1] (0.00ns)   --->   "%moving_var1_addr_1 = getelementptr inbounds [256 x float]* %moving_var1, i64 0, i64 %zext_ln123" [cg4002/solution1/main.cpp:123]   --->   Operation 480 'getelementptr' 'moving_var1_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_33 : Operation 481 [1/1] (1.35ns)   --->   "store float %tmp_data_8, float* %moving_var1_addr_1, align 4" [cg4002/solution1/main.cpp:123]   --->   Operation 481 'store' <Predicate = (!icmp_ln121)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 482 [1/1] (0.00ns)   --->   "br label %.preheader19" [cg4002/solution1/main.cpp:121]   --->   Operation 482 'br' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_33 : Operation 483 [1/1] (0.75ns)   --->   "br label %.preheader18" [cg4002/solution1/main.cpp:125]   --->   Operation 483 'br' <Predicate = (icmp_ln121)> <Delay = 0.75>

State 34 <SV = 30> <Delay = 1.35>
ST_34 : Operation 484 [1/1] (0.00ns)   --->   "%i_8 = phi i9 [ %i_52, %9 ], [ 0, %.preheader18.preheader ]"   --->   Operation 484 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 485 [1/1] (0.85ns)   --->   "%icmp_ln125 = icmp eq i9 %i_8, -256" [cg4002/solution1/main.cpp:125]   --->   Operation 485 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 486 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 486 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 487 [1/1] (0.92ns)   --->   "%i_52 = add i9 %i_8, 1" [cg4002/solution1/main.cpp:125]   --->   Operation 487 'add' 'i_52' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 488 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader17.preheader, label %9" [cg4002/solution1/main.cpp:125]   --->   Operation 488 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 489 [1/1] (0.00ns)   --->   "%empty_75 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:126]   --->   Operation 489 'read' 'empty_75' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_data_9 = extractvalue { float, i1 } %empty_75, 0" [cg4002/solution1/main.cpp:126]   --->   Operation 490 'extractvalue' 'tmp_data_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_34 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i9 %i_8 to i64" [cg4002/solution1/main.cpp:127]   --->   Operation 491 'zext' 'zext_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_34 : Operation 492 [1/1] (0.00ns)   --->   "%beta1_addr_1 = getelementptr inbounds [256 x float]* %beta1, i64 0, i64 %zext_ln127" [cg4002/solution1/main.cpp:127]   --->   Operation 492 'getelementptr' 'beta1_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_34 : Operation 493 [1/1] (1.35ns)   --->   "store float %tmp_data_9, float* %beta1_addr_1, align 4" [cg4002/solution1/main.cpp:127]   --->   Operation 493 'store' <Predicate = (!icmp_ln125)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 494 [1/1] (0.00ns)   --->   "br label %.preheader18" [cg4002/solution1/main.cpp:125]   --->   Operation 494 'br' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_34 : Operation 495 [1/1] (0.75ns)   --->   "br label %.preheader17" [cg4002/solution1/main.cpp:129]   --->   Operation 495 'br' <Predicate = (icmp_ln125)> <Delay = 0.75>

State 35 <SV = 31> <Delay = 1.35>
ST_35 : Operation 496 [1/1] (0.00ns)   --->   "%i_9 = phi i9 [ %i_53, %10 ], [ 0, %.preheader17.preheader ]"   --->   Operation 496 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 497 [1/1] (0.85ns)   --->   "%icmp_ln129 = icmp eq i9 %i_9, -256" [cg4002/solution1/main.cpp:129]   --->   Operation 497 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 498 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 498 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 499 [1/1] (0.92ns)   --->   "%i_53 = add i9 %i_9, 1" [cg4002/solution1/main.cpp:129]   --->   Operation 499 'add' 'i_53' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader16.preheader, label %10" [cg4002/solution1/main.cpp:129]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 501 [1/1] (0.00ns)   --->   "%empty_77 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:130]   --->   Operation 501 'read' 'empty_77' <Predicate = (!icmp_ln129)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_data_10 = extractvalue { float, i1 } %empty_77, 0" [cg4002/solution1/main.cpp:130]   --->   Operation 502 'extractvalue' 'tmp_data_10' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_35 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i9 %i_9 to i64" [cg4002/solution1/main.cpp:131]   --->   Operation 503 'zext' 'zext_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_35 : Operation 504 [1/1] (0.00ns)   --->   "%gamma1_addr_1 = getelementptr inbounds [256 x float]* %gamma1, i64 0, i64 %zext_ln131" [cg4002/solution1/main.cpp:131]   --->   Operation 504 'getelementptr' 'gamma1_addr_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_35 : Operation 505 [1/1] (1.35ns)   --->   "store float %tmp_data_10, float* %gamma1_addr_1, align 4" [cg4002/solution1/main.cpp:131]   --->   Operation 505 'store' <Predicate = (!icmp_ln129)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 506 [1/1] (0.00ns)   --->   "br label %.preheader17" [cg4002/solution1/main.cpp:129]   --->   Operation 506 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_35 : Operation 507 [1/1] (0.75ns)   --->   "br label %.preheader16" [cg4002/solution1/main.cpp:133]   --->   Operation 507 'br' <Predicate = (icmp_ln129)> <Delay = 0.75>

State 36 <SV = 32> <Delay = 1.35>
ST_36 : Operation 508 [1/1] (0.00ns)   --->   "%i_10 = phi i9 [ %i_54, %11 ], [ 0, %.preheader16.preheader ]"   --->   Operation 508 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 509 [1/1] (0.85ns)   --->   "%icmp_ln133 = icmp eq i9 %i_10, -256" [cg4002/solution1/main.cpp:133]   --->   Operation 509 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 510 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 510 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 511 [1/1] (0.92ns)   --->   "%i_54 = add i9 %i_10, 1" [cg4002/solution1/main.cpp:133]   --->   Operation 511 'add' 'i_54' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 512 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader15.preheader, label %11" [cg4002/solution1/main.cpp:133]   --->   Operation 512 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 513 [1/1] (0.00ns)   --->   "%empty_79 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:134]   --->   Operation 513 'read' 'empty_79' <Predicate = (!icmp_ln133)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_36 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_data_11 = extractvalue { float, i1 } %empty_79, 0" [cg4002/solution1/main.cpp:134]   --->   Operation 514 'extractvalue' 'tmp_data_11' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_36 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i9 %i_10 to i64" [cg4002/solution1/main.cpp:135]   --->   Operation 515 'zext' 'zext_ln135' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_36 : Operation 516 [1/1] (0.00ns)   --->   "%moving_mean2_addr_1 = getelementptr inbounds [256 x float]* %moving_mean2, i64 0, i64 %zext_ln135" [cg4002/solution1/main.cpp:135]   --->   Operation 516 'getelementptr' 'moving_mean2_addr_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_36 : Operation 517 [1/1] (1.35ns)   --->   "store float %tmp_data_11, float* %moving_mean2_addr_1, align 4" [cg4002/solution1/main.cpp:135]   --->   Operation 517 'store' <Predicate = (!icmp_ln133)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 518 [1/1] (0.00ns)   --->   "br label %.preheader16" [cg4002/solution1/main.cpp:133]   --->   Operation 518 'br' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_36 : Operation 519 [1/1] (0.75ns)   --->   "br label %.preheader15" [cg4002/solution1/main.cpp:137]   --->   Operation 519 'br' <Predicate = (icmp_ln133)> <Delay = 0.75>

State 37 <SV = 33> <Delay = 1.35>
ST_37 : Operation 520 [1/1] (0.00ns)   --->   "%i_11 = phi i9 [ %i_55, %12 ], [ 0, %.preheader15.preheader ]"   --->   Operation 520 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 521 [1/1] (0.85ns)   --->   "%icmp_ln137 = icmp eq i9 %i_11, -256" [cg4002/solution1/main.cpp:137]   --->   Operation 521 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 522 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 522 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 523 [1/1] (0.92ns)   --->   "%i_55 = add i9 %i_11, 1" [cg4002/solution1/main.cpp:137]   --->   Operation 523 'add' 'i_55' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 524 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %.preheader14.preheader, label %12" [cg4002/solution1/main.cpp:137]   --->   Operation 524 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 525 [1/1] (0.00ns)   --->   "%empty_81 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:138]   --->   Operation 525 'read' 'empty_81' <Predicate = (!icmp_ln137)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_37 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_data_12 = extractvalue { float, i1 } %empty_81, 0" [cg4002/solution1/main.cpp:138]   --->   Operation 526 'extractvalue' 'tmp_data_12' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_37 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i9 %i_11 to i64" [cg4002/solution1/main.cpp:139]   --->   Operation 527 'zext' 'zext_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_37 : Operation 528 [1/1] (0.00ns)   --->   "%moving_var2_addr_1 = getelementptr inbounds [256 x float]* %moving_var2, i64 0, i64 %zext_ln139" [cg4002/solution1/main.cpp:139]   --->   Operation 528 'getelementptr' 'moving_var2_addr_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_37 : Operation 529 [1/1] (1.35ns)   --->   "store float %tmp_data_12, float* %moving_var2_addr_1, align 4" [cg4002/solution1/main.cpp:139]   --->   Operation 529 'store' <Predicate = (!icmp_ln137)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 530 [1/1] (0.00ns)   --->   "br label %.preheader15" [cg4002/solution1/main.cpp:137]   --->   Operation 530 'br' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_37 : Operation 531 [1/1] (0.75ns)   --->   "br label %.preheader14" [cg4002/solution1/main.cpp:141]   --->   Operation 531 'br' <Predicate = (icmp_ln137)> <Delay = 0.75>

State 38 <SV = 34> <Delay = 1.35>
ST_38 : Operation 532 [1/1] (0.00ns)   --->   "%i_12 = phi i9 [ %i_56, %13 ], [ 0, %.preheader14.preheader ]"   --->   Operation 532 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 533 [1/1] (0.85ns)   --->   "%icmp_ln141 = icmp eq i9 %i_12, -256" [cg4002/solution1/main.cpp:141]   --->   Operation 533 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 534 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 534 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 535 [1/1] (0.92ns)   --->   "%i_56 = add i9 %i_12, 1" [cg4002/solution1/main.cpp:141]   --->   Operation 535 'add' 'i_56' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 536 [1/1] (0.00ns)   --->   "br i1 %icmp_ln141, label %.preheader13.preheader, label %13" [cg4002/solution1/main.cpp:141]   --->   Operation 536 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 537 [1/1] (0.00ns)   --->   "%empty_83 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:142]   --->   Operation 537 'read' 'empty_83' <Predicate = (!icmp_ln141)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_data_13 = extractvalue { float, i1 } %empty_83, 0" [cg4002/solution1/main.cpp:142]   --->   Operation 538 'extractvalue' 'tmp_data_13' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_38 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i9 %i_12 to i64" [cg4002/solution1/main.cpp:143]   --->   Operation 539 'zext' 'zext_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_38 : Operation 540 [1/1] (0.00ns)   --->   "%beta2_addr_1 = getelementptr inbounds [256 x float]* %beta2, i64 0, i64 %zext_ln143" [cg4002/solution1/main.cpp:143]   --->   Operation 540 'getelementptr' 'beta2_addr_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_38 : Operation 541 [1/1] (1.35ns)   --->   "store float %tmp_data_13, float* %beta2_addr_1, align 4" [cg4002/solution1/main.cpp:143]   --->   Operation 541 'store' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 542 [1/1] (0.00ns)   --->   "br label %.preheader14" [cg4002/solution1/main.cpp:141]   --->   Operation 542 'br' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_38 : Operation 543 [1/1] (0.75ns)   --->   "br label %.preheader13" [cg4002/solution1/main.cpp:145]   --->   Operation 543 'br' <Predicate = (icmp_ln141)> <Delay = 0.75>

State 39 <SV = 35> <Delay = 1.35>
ST_39 : Operation 544 [1/1] (0.00ns)   --->   "%i_13 = phi i9 [ %i_57, %14 ], [ 0, %.preheader13.preheader ]"   --->   Operation 544 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 545 [1/1] (0.85ns)   --->   "%icmp_ln145 = icmp eq i9 %i_13, -256" [cg4002/solution1/main.cpp:145]   --->   Operation 545 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 546 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 546 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 547 [1/1] (0.92ns)   --->   "%i_57 = add i9 %i_13, 1" [cg4002/solution1/main.cpp:145]   --->   Operation 547 'add' 'i_57' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 548 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %15, label %14" [cg4002/solution1/main.cpp:145]   --->   Operation 548 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "%empty_85 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:146]   --->   Operation 549 'read' 'empty_85' <Predicate = (!icmp_ln145)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_data_14 = extractvalue { float, i1 } %empty_85, 0" [cg4002/solution1/main.cpp:146]   --->   Operation 550 'extractvalue' 'tmp_data_14' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_39 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i9 %i_13 to i64" [cg4002/solution1/main.cpp:147]   --->   Operation 551 'zext' 'zext_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_39 : Operation 552 [1/1] (0.00ns)   --->   "%gamma2_addr_1 = getelementptr inbounds [256 x float]* %gamma2, i64 0, i64 %zext_ln147" [cg4002/solution1/main.cpp:147]   --->   Operation 552 'getelementptr' 'gamma2_addr_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_39 : Operation 553 [1/1] (1.35ns)   --->   "store float %tmp_data_14, float* %gamma2_addr_1, align 4" [cg4002/solution1/main.cpp:147]   --->   Operation 553 'store' <Predicate = (!icmp_ln145)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 554 [1/1] (0.00ns)   --->   "br label %.preheader13" [cg4002/solution1/main.cpp:145]   --->   Operation 554 'br' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_39 : Operation 555 [1/1] (0.00ns)   --->   "%empty_86 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:149]   --->   Operation 555 'read' 'empty_86' <Predicate = (icmp_ln145)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_data_15 = extractvalue { float, i1 } %empty_86, 0" [cg4002/solution1/main.cpp:149]   --->   Operation 556 'extractvalue' 'tmp_data_15' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 40 <SV = 36> <Delay = 0.75>
ST_40 : Operation 557 [1/1] (0.00ns)   --->   "%empty_87 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:151]   --->   Operation 557 'read' 'empty_87' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_40 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_data_16 = extractvalue { float, i1 } %empty_87, 0" [cg4002/solution1/main.cpp:151]   --->   Operation 558 'extractvalue' 'tmp_data_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 559 [1/1] (0.75ns)   --->   "br label %.loopexit" [cg4002/solution1/main.cpp:156]   --->   Operation 559 'br' <Predicate = true> <Delay = 0.75>

State 41 <SV = 37> <Delay = 1.06>
ST_41 : Operation 560 [1/1] (0.00ns)   --->   "%j_3 = phi i20 [ 0, %15 ], [ %j_6, %.loopexit.loopexit ]"   --->   Operation 560 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 561 [1/1] (0.92ns)   --->   "%icmp_ln156 = icmp eq i20 %j_3, -48576" [cg4002/solution1/main.cpp:156]   --->   Operation 561 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 562 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000)"   --->   Operation 562 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 563 [1/1] (1.06ns)   --->   "%j_6 = add i20 %j_3, 1" [cg4002/solution1/main.cpp:156]   --->   Operation 563 'add' 'j_6' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 564 [1/1] (0.00ns)   --->   "br i1 %icmp_ln156, label %26, label %.preheader12.preheader" [cg4002/solution1/main.cpp:156]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 565 [1/1] (0.75ns)   --->   "br label %.preheader12" [cg4002/solution1/main.cpp:158]   --->   Operation 565 'br' <Predicate = (!icmp_ln156)> <Delay = 0.75>
ST_41 : Operation 566 [1/1] (0.00ns)   --->   "ret void" [cg4002/solution1/main.cpp:209]   --->   Operation 566 'ret' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 42 <SV = 38> <Delay = 1.35>
ST_42 : Operation 567 [1/1] (0.00ns)   --->   "%i_14 = phi i9 [ %i_58, %16 ], [ 0, %.preheader12.preheader ]"   --->   Operation 567 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 568 [1/1] (0.85ns)   --->   "%icmp_ln158 = icmp eq i9 %i_14, -256" [cg4002/solution1/main.cpp:158]   --->   Operation 568 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 569 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 569 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 570 [1/1] (0.92ns)   --->   "%i_58 = add i9 %i_14, 1" [cg4002/solution1/main.cpp:158]   --->   Operation 570 'add' 'i_58' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 571 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %.preheader11.preheader, label %16" [cg4002/solution1/main.cpp:158]   --->   Operation 571 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [cg4002/solution1/main.cpp:158]   --->   Operation 572 'specloopname' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_42 : Operation 573 [1/1] (0.00ns)   --->   "%empty_90 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/solution1/main.cpp:159]   --->   Operation 573 'read' 'empty_90' <Predicate = (!icmp_ln158)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_42 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_data_17 = extractvalue { float, i1 } %empty_90, 0" [cg4002/solution1/main.cpp:159]   --->   Operation 574 'extractvalue' 'tmp_data_17' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_42 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i9 %i_14 to i64" [cg4002/solution1/main.cpp:160]   --->   Operation 575 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_42 : Operation 576 [1/1] (0.00ns)   --->   "%inputs_addr_1 = getelementptr inbounds [256 x float]* %inputs, i64 0, i64 %zext_ln160" [cg4002/solution1/main.cpp:160]   --->   Operation 576 'getelementptr' 'inputs_addr_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_42 : Operation 577 [1/1] (1.35ns)   --->   "store float %tmp_data_17, float* %inputs_addr_1, align 4" [cg4002/solution1/main.cpp:160]   --->   Operation 577 'store' <Predicate = (!icmp_ln158)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 578 [1/1] (0.00ns)   --->   "br label %.preheader12" [cg4002/solution1/main.cpp:158]   --->   Operation 578 'br' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_42 : Operation 579 [1/1] (0.75ns)   --->   "br label %.preheader11" [cg4002/solution1/main.cpp:164]   --->   Operation 579 'br' <Predicate = (icmp_ln158)> <Delay = 0.75>

State 43 <SV = 39> <Delay = 0.92>
ST_43 : Operation 580 [1/1] (0.00ns)   --->   "%i_15 = phi i9 [ %i_59, %17 ], [ 0, %.preheader11.preheader ]"   --->   Operation 580 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 581 [1/1] (0.85ns)   --->   "%icmp_ln164 = icmp eq i9 %i_15, -256" [cg4002/solution1/main.cpp:164]   --->   Operation 581 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 582 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 582 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 583 [1/1] (0.92ns)   --->   "%i_59 = add i9 %i_15, 1" [cg4002/solution1/main.cpp:164]   --->   Operation 583 'add' 'i_59' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 584 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %.preheader10.preheader, label %17" [cg4002/solution1/main.cpp:164]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 585 [2/2] (0.00ns)   --->   "%tmp6 = call fastcc float @dot_product.2([65536 x float]* %hidden1_matrix, i9 %i_15, [256 x float]* %inputs)" [cg4002/solution1/main.cpp:165]   --->   Operation 585 'call' 'tmp6' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 586 [1/1] (0.75ns)   --->   "br label %.preheader10" [cg4002/solution1/main.cpp:167]   --->   Operation 586 'br' <Predicate = (icmp_ln164)> <Delay = 0.75>

State 44 <SV = 40> <Delay = 7.71>
ST_44 : Operation 587 [1/2] (7.71ns)   --->   "%tmp6 = call fastcc float @dot_product.2([65536 x float]* %hidden1_matrix, i9 %i_15, [256 x float]* %inputs)" [cg4002/solution1/main.cpp:165]   --->   Operation 587 'call' 'tmp6' <Predicate = true> <Delay = 7.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 41> <Delay = 1.35>
ST_45 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i9 %i_15 to i64" [cg4002/solution1/main.cpp:165]   --->   Operation 588 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 589 [1/1] (0.00ns)   --->   "%hidden1_addr_1 = getelementptr inbounds [256 x float]* %hidden1, i64 0, i64 %zext_ln165" [cg4002/solution1/main.cpp:165]   --->   Operation 589 'getelementptr' 'hidden1_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 590 [1/1] (1.35ns)   --->   "store float %tmp6, float* %hidden1_addr_1, align 4" [cg4002/solution1/main.cpp:165]   --->   Operation 590 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 591 [1/1] (0.00ns)   --->   "br label %.preheader11" [cg4002/solution1/main.cpp:164]   --->   Operation 591 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 40> <Delay = 1.35>
ST_46 : Operation 592 [1/1] (0.00ns)   --->   "%i_16 = phi i9 [ %i_60, %18 ], [ 0, %.preheader10.preheader ]"   --->   Operation 592 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 593 [1/1] (0.85ns)   --->   "%icmp_ln167 = icmp eq i9 %i_16, -256" [cg4002/solution1/main.cpp:167]   --->   Operation 593 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 594 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 594 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 595 [1/1] (0.92ns)   --->   "%i_60 = add i9 %i_16, 1" [cg4002/solution1/main.cpp:167]   --->   Operation 595 'add' 'i_60' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 596 [1/1] (0.00ns)   --->   "br i1 %icmp_ln167, label %.preheader9.preheader, label %18" [cg4002/solution1/main.cpp:167]   --->   Operation 596 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i9 %i_16 to i64" [cg4002/solution1/main.cpp:168]   --->   Operation 597 'zext' 'zext_ln168' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_46 : Operation 598 [1/1] (0.00ns)   --->   "%hidden1_addr_2 = getelementptr inbounds [256 x float]* %hidden1, i64 0, i64 %zext_ln168" [cg4002/solution1/main.cpp:168]   --->   Operation 598 'getelementptr' 'hidden1_addr_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_46 : Operation 599 [2/2] (1.35ns)   --->   "%hidden1_load = load float* %hidden1_addr_2, align 4" [cg4002/solution1/main.cpp:168]   --->   Operation 599 'load' 'hidden1_load' <Predicate = (!icmp_ln167)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 600 [1/1] (0.00ns)   --->   "%hidden1_bias_addr_2 = getelementptr inbounds [256 x float]* %hidden1_bias, i64 0, i64 %zext_ln168" [cg4002/solution1/main.cpp:168]   --->   Operation 600 'getelementptr' 'hidden1_bias_addr_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_46 : Operation 601 [2/2] (1.35ns)   --->   "%hidden1_bias_load = load float* %hidden1_bias_addr_2, align 4" [cg4002/solution1/main.cpp:168]   --->   Operation 601 'load' 'hidden1_bias_load' <Predicate = (!icmp_ln167)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 602 [1/1] (0.75ns)   --->   "br label %.preheader9" [cg4002/solution1/main.cpp:172]   --->   Operation 602 'br' <Predicate = (icmp_ln167)> <Delay = 0.75>

State 47 <SV = 41> <Delay = 1.35>
ST_47 : Operation 603 [1/2] (1.35ns)   --->   "%hidden1_load = load float* %hidden1_addr_2, align 4" [cg4002/solution1/main.cpp:168]   --->   Operation 603 'load' 'hidden1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 604 [1/2] (1.35ns)   --->   "%hidden1_bias_load = load float* %hidden1_bias_addr_2, align 4" [cg4002/solution1/main.cpp:168]   --->   Operation 604 'load' 'hidden1_bias_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 42> <Delay = 7.71>
ST_48 : Operation 605 [4/4] (7.71ns)   --->   "%x_assign = fadd float %hidden1_load, %hidden1_bias_load" [cg4002/solution1/main.cpp:168]   --->   Operation 605 'fadd' 'x_assign' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 43> <Delay = 7.71>
ST_49 : Operation 606 [3/4] (7.71ns)   --->   "%x_assign = fadd float %hidden1_load, %hidden1_bias_load" [cg4002/solution1/main.cpp:168]   --->   Operation 606 'fadd' 'x_assign' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 44> <Delay = 7.71>
ST_50 : Operation 607 [2/4] (7.71ns)   --->   "%x_assign = fadd float %hidden1_load, %hidden1_bias_load" [cg4002/solution1/main.cpp:168]   --->   Operation 607 'fadd' 'x_assign' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 45> <Delay = 7.71>
ST_51 : Operation 608 [1/4] (7.71ns)   --->   "%x_assign = fadd float %hidden1_load, %hidden1_bias_load" [cg4002/solution1/main.cpp:168]   --->   Operation 608 'fadd' 'x_assign' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 46> <Delay = 3.34>
ST_52 : Operation 609 [2/2] (3.34ns)   --->   "%tmp_2 = fcmp oge float %x_assign, 0.000000e+00" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 609 'fcmp' 'tmp_2' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 47> <Delay = 5.22>
ST_53 : Operation 610 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast float %x_assign to i32" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 610 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln16, i32 23, i32 30)" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 611 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16 to i23" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 612 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 613 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp ne i8 %tmp_1, -1" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 613 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 614 [1/1] (0.97ns)   --->   "%icmp_ln16_1 = icmp eq i23 %trunc_ln16, 0" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 614 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%or_ln16 = or i1 %icmp_ln16_1, %icmp_ln16" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 615 'or' 'or_ln16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 616 [1/2] (3.34ns)   --->   "%tmp_2 = fcmp oge float %x_assign, 0.000000e+00" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 616 'fcmp' 'tmp_2' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%and_ln16 = and i1 %or_ln16, %tmp_2" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 617 'and' 'and_ln16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 618 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln16 = select i1 %and_ln16, float %x_assign, float 0.000000e+00" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169]   --->   Operation 618 'select' 'select_ln16' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 619 [1/1] (1.35ns)   --->   "store float %select_ln16, float* %hidden1_addr_2, align 4" [cg4002/solution1/main.cpp:169]   --->   Operation 619 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 620 [1/1] (0.00ns)   --->   "br label %.preheader10" [cg4002/solution1/main.cpp:167]   --->   Operation 620 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 41> <Delay = 1.35>
ST_54 : Operation 621 [1/1] (0.00ns)   --->   "%i_17 = phi i9 [ %i_61, %19 ], [ 0, %.preheader9.preheader ]"   --->   Operation 621 'phi' 'i_17' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 622 [1/1] (0.85ns)   --->   "%icmp_ln172 = icmp eq i9 %i_17, -256" [cg4002/solution1/main.cpp:172]   --->   Operation 622 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 623 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 623 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 624 [1/1] (0.92ns)   --->   "%i_61 = add i9 %i_17, 1" [cg4002/solution1/main.cpp:172]   --->   Operation 624 'add' 'i_61' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 625 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %.preheader8.preheader, label %19" [cg4002/solution1/main.cpp:172]   --->   Operation 625 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i9 %i_17 to i64" [cg4002/solution1/main.cpp:173]   --->   Operation 626 'zext' 'zext_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_54 : Operation 627 [1/1] (0.00ns)   --->   "%hidden1_addr_3 = getelementptr inbounds [256 x float]* %hidden1, i64 0, i64 %zext_ln173" [cg4002/solution1/main.cpp:173]   --->   Operation 627 'getelementptr' 'hidden1_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_54 : Operation 628 [2/2] (1.35ns)   --->   "%hidden1_load_1 = load float* %hidden1_addr_3, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 628 'load' 'hidden1_load_1' <Predicate = (!icmp_ln172)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 629 [1/1] (0.00ns)   --->   "%moving_mean1_addr_2 = getelementptr inbounds [256 x float]* %moving_mean1, i64 0, i64 %zext_ln173" [cg4002/solution1/main.cpp:173]   --->   Operation 629 'getelementptr' 'moving_mean1_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_54 : Operation 630 [2/2] (1.35ns)   --->   "%moving_mean1_load = load float* %moving_mean1_addr_2, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 630 'load' 'moving_mean1_load' <Predicate = (!icmp_ln172)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 631 [1/1] (0.00ns)   --->   "%moving_var1_addr_2 = getelementptr inbounds [256 x float]* %moving_var1, i64 0, i64 %zext_ln173" [cg4002/solution1/main.cpp:173]   --->   Operation 631 'getelementptr' 'moving_var1_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_54 : Operation 632 [2/2] (1.35ns)   --->   "%moving_var1_load = load float* %moving_var1_addr_2, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 632 'load' 'moving_var1_load' <Predicate = (!icmp_ln172)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 633 [1/1] (0.75ns)   --->   "br label %.preheader8" [cg4002/solution1/main.cpp:177]   --->   Operation 633 'br' <Predicate = (icmp_ln172)> <Delay = 0.75>

State 55 <SV = 42> <Delay = 1.35>
ST_55 : Operation 634 [1/2] (1.35ns)   --->   "%hidden1_load_1 = load float* %hidden1_addr_3, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 634 'load' 'hidden1_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 635 [1/2] (1.35ns)   --->   "%moving_mean1_load = load float* %moving_mean1_addr_2, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 635 'load' 'moving_mean1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 636 [1/2] (1.35ns)   --->   "%moving_var1_load = load float* %moving_var1_addr_2, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 636 'load' 'moving_var1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 43> <Delay = 7.71>
ST_56 : Operation 637 [4/4] (7.71ns)   --->   "%tmp_i1 = fsub float %hidden1_load_1, %moving_mean1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 637 'fsub' 'tmp_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 638 [4/4] (7.71ns)   --->   "%tmp_3_i = fadd float %moving_var1_load, %tmp_data_15" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 638 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 44> <Delay = 7.71>
ST_57 : Operation 639 [3/4] (7.71ns)   --->   "%tmp_i1 = fsub float %hidden1_load_1, %moving_mean1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 639 'fsub' 'tmp_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 640 [3/4] (7.71ns)   --->   "%tmp_3_i = fadd float %moving_var1_load, %tmp_data_15" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 640 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 45> <Delay = 7.71>
ST_58 : Operation 641 [2/4] (7.71ns)   --->   "%tmp_i1 = fsub float %hidden1_load_1, %moving_mean1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 641 'fsub' 'tmp_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 642 [2/4] (7.71ns)   --->   "%tmp_3_i = fadd float %moving_var1_load, %tmp_data_15" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 642 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 46> <Delay = 7.71>
ST_59 : Operation 643 [1/4] (7.71ns)   --->   "%tmp_i1 = fsub float %hidden1_load_1, %moving_mean1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 643 'fsub' 'tmp_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 644 [1/4] (7.71ns)   --->   "%tmp_3_i = fadd float %moving_var1_load, %tmp_data_15" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 644 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 47> <Delay = 8.19>
ST_60 : Operation 645 [9/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 645 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 48> <Delay = 8.19>
ST_61 : Operation 646 [8/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 646 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 49> <Delay = 8.19>
ST_62 : Operation 647 [7/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 647 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 50> <Delay = 8.19>
ST_63 : Operation 648 [6/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 648 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 51> <Delay = 8.19>
ST_64 : Operation 649 [5/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 649 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 52> <Delay = 8.19>
ST_65 : Operation 650 [4/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 650 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 53> <Delay = 8.19>
ST_66 : Operation 651 [3/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 651 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 54> <Delay = 8.19>
ST_67 : Operation 652 [1/1] (0.00ns)   --->   "%gamma1_addr_2 = getelementptr inbounds [256 x float]* %gamma1, i64 0, i64 %zext_ln173" [cg4002/solution1/main.cpp:173]   --->   Operation 652 'getelementptr' 'gamma1_addr_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 653 [2/2] (1.35ns)   --->   "%gamma1_load = load float* %gamma1_addr_2, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 653 'load' 'gamma1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 654 [1/1] (0.00ns)   --->   "%beta1_addr_2 = getelementptr inbounds [256 x float]* %beta1, i64 0, i64 %zext_ln173" [cg4002/solution1/main.cpp:173]   --->   Operation 654 'getelementptr' 'beta1_addr_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 655 [2/2] (1.35ns)   --->   "%beta1_load = load float* %beta1_addr_2, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 655 'load' 'beta1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 656 [2/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 656 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 55> <Delay = 8.19>
ST_68 : Operation 657 [1/2] (1.35ns)   --->   "%gamma1_load = load float* %gamma1_addr_2, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 657 'load' 'gamma1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 658 [1/2] (1.35ns)   --->   "%beta1_load = load float* %beta1_addr_2, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 658 'load' 'beta1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 659 [1/9] (8.19ns)   --->   "%tmp_4_i = fdiv float %tmp_i1, %tmp_3_i" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 659 'fdiv' 'tmp_4_i' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 56> <Delay = 8.28>
ST_69 : Operation 660 [3/3] (8.28ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %gamma1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 660 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 57> <Delay = 8.28>
ST_70 : Operation 661 [2/3] (8.28ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %gamma1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 661 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 58> <Delay = 8.28>
ST_71 : Operation 662 [1/3] (8.28ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %gamma1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 662 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 59> <Delay = 7.71>
ST_72 : Operation 663 [4/4] (7.71ns)   --->   "%tmp_6_i = fadd float %tmp_5_i, %beta1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 663 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 60> <Delay = 7.71>
ST_73 : Operation 664 [3/4] (7.71ns)   --->   "%tmp_6_i = fadd float %tmp_5_i, %beta1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 664 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 61> <Delay = 7.71>
ST_74 : Operation 665 [2/4] (7.71ns)   --->   "%tmp_6_i = fadd float %tmp_5_i, %beta1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 665 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 62> <Delay = 7.71>
ST_75 : Operation 666 [1/4] (7.71ns)   --->   "%tmp_6_i = fadd float %tmp_5_i, %beta1_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173]   --->   Operation 666 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 63> <Delay = 1.35>
ST_76 : Operation 667 [1/1] (1.35ns)   --->   "store float %tmp_6_i, float* %hidden1_addr_3, align 4" [cg4002/solution1/main.cpp:173]   --->   Operation 667 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_76 : Operation 668 [1/1] (0.00ns)   --->   "br label %.preheader9" [cg4002/solution1/main.cpp:172]   --->   Operation 668 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 42> <Delay = 0.92>
ST_77 : Operation 669 [1/1] (0.00ns)   --->   "%i_18 = phi i9 [ %i_62, %20 ], [ 0, %.preheader8.preheader ]"   --->   Operation 669 'phi' 'i_18' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 670 [1/1] (0.85ns)   --->   "%icmp_ln177 = icmp eq i9 %i_18, -256" [cg4002/solution1/main.cpp:177]   --->   Operation 670 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 671 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 671 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 672 [1/1] (0.92ns)   --->   "%i_62 = add i9 %i_18, 1" [cg4002/solution1/main.cpp:177]   --->   Operation 672 'add' 'i_62' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 673 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %.preheader7.preheader, label %20" [cg4002/solution1/main.cpp:177]   --->   Operation 673 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 674 [2/2] (0.00ns)   --->   "%tmp_5 = call fastcc float @dot_product.1([65536 x float]* %hidden2_matrix, i9 %i_18, [256 x float]* %hidden1)" [cg4002/solution1/main.cpp:178]   --->   Operation 674 'call' 'tmp_5' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 675 [1/1] (0.75ns)   --->   "br label %.preheader7" [cg4002/solution1/main.cpp:180]   --->   Operation 675 'br' <Predicate = (icmp_ln177)> <Delay = 0.75>

State 78 <SV = 43> <Delay = 7.71>
ST_78 : Operation 676 [1/2] (7.71ns)   --->   "%tmp_5 = call fastcc float @dot_product.1([65536 x float]* %hidden2_matrix, i9 %i_18, [256 x float]* %hidden1)" [cg4002/solution1/main.cpp:178]   --->   Operation 676 'call' 'tmp_5' <Predicate = true> <Delay = 7.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 44> <Delay = 1.35>
ST_79 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i9 %i_18 to i64" [cg4002/solution1/main.cpp:178]   --->   Operation 677 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 678 [1/1] (0.00ns)   --->   "%hidden2_addr_1 = getelementptr inbounds [256 x float]* %hidden2, i64 0, i64 %zext_ln178" [cg4002/solution1/main.cpp:178]   --->   Operation 678 'getelementptr' 'hidden2_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 679 [1/1] (1.35ns)   --->   "store float %tmp_5, float* %hidden2_addr_1, align 4" [cg4002/solution1/main.cpp:178]   --->   Operation 679 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 680 [1/1] (0.00ns)   --->   "br label %.preheader8" [cg4002/solution1/main.cpp:177]   --->   Operation 680 'br' <Predicate = true> <Delay = 0.00>

State 80 <SV = 43> <Delay = 1.35>
ST_80 : Operation 681 [1/1] (0.00ns)   --->   "%i_19 = phi i9 [ %i_63, %21 ], [ 0, %.preheader7.preheader ]"   --->   Operation 681 'phi' 'i_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 682 [1/1] (0.85ns)   --->   "%icmp_ln180 = icmp eq i9 %i_19, -256" [cg4002/solution1/main.cpp:180]   --->   Operation 682 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 683 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 683 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 684 [1/1] (0.92ns)   --->   "%i_63 = add i9 %i_19, 1" [cg4002/solution1/main.cpp:180]   --->   Operation 684 'add' 'i_63' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 685 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %.preheader6.preheader, label %21" [cg4002/solution1/main.cpp:180]   --->   Operation 685 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %i_19 to i64" [cg4002/solution1/main.cpp:181]   --->   Operation 686 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_80 : Operation 687 [1/1] (0.00ns)   --->   "%hidden2_addr_2 = getelementptr inbounds [256 x float]* %hidden2, i64 0, i64 %zext_ln181" [cg4002/solution1/main.cpp:181]   --->   Operation 687 'getelementptr' 'hidden2_addr_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_80 : Operation 688 [2/2] (1.35ns)   --->   "%hidden2_load = load float* %hidden2_addr_2, align 4" [cg4002/solution1/main.cpp:181]   --->   Operation 688 'load' 'hidden2_load' <Predicate = (!icmp_ln180)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 689 [1/1] (0.00ns)   --->   "%hidden2_bias_addr_2 = getelementptr inbounds [256 x float]* %hidden2_bias, i64 0, i64 %zext_ln181" [cg4002/solution1/main.cpp:181]   --->   Operation 689 'getelementptr' 'hidden2_bias_addr_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_80 : Operation 690 [2/2] (1.35ns)   --->   "%hidden2_bias_load = load float* %hidden2_bias_addr_2, align 4" [cg4002/solution1/main.cpp:181]   --->   Operation 690 'load' 'hidden2_bias_load' <Predicate = (!icmp_ln180)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 691 [1/1] (0.75ns)   --->   "br label %.preheader6" [cg4002/solution1/main.cpp:185]   --->   Operation 691 'br' <Predicate = (icmp_ln180)> <Delay = 0.75>

State 81 <SV = 44> <Delay = 1.35>
ST_81 : Operation 692 [1/2] (1.35ns)   --->   "%hidden2_load = load float* %hidden2_addr_2, align 4" [cg4002/solution1/main.cpp:181]   --->   Operation 692 'load' 'hidden2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 693 [1/2] (1.35ns)   --->   "%hidden2_bias_load = load float* %hidden2_bias_addr_2, align 4" [cg4002/solution1/main.cpp:181]   --->   Operation 693 'load' 'hidden2_bias_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 82 <SV = 45> <Delay = 7.71>
ST_82 : Operation 694 [4/4] (7.71ns)   --->   "%x_assign_2 = fadd float %hidden2_load, %hidden2_bias_load" [cg4002/solution1/main.cpp:181]   --->   Operation 694 'fadd' 'x_assign_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 46> <Delay = 7.71>
ST_83 : Operation 695 [3/4] (7.71ns)   --->   "%x_assign_2 = fadd float %hidden2_load, %hidden2_bias_load" [cg4002/solution1/main.cpp:181]   --->   Operation 695 'fadd' 'x_assign_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 47> <Delay = 7.71>
ST_84 : Operation 696 [2/4] (7.71ns)   --->   "%x_assign_2 = fadd float %hidden2_load, %hidden2_bias_load" [cg4002/solution1/main.cpp:181]   --->   Operation 696 'fadd' 'x_assign_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 48> <Delay = 7.71>
ST_85 : Operation 697 [1/4] (7.71ns)   --->   "%x_assign_2 = fadd float %hidden2_load, %hidden2_bias_load" [cg4002/solution1/main.cpp:181]   --->   Operation 697 'fadd' 'x_assign_2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 49> <Delay = 3.34>
ST_86 : Operation 698 [2/2] (3.34ns)   --->   "%tmp_4 = fcmp oge float %x_assign_2, 0.000000e+00" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 698 'fcmp' 'tmp_4' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 50> <Delay = 5.22>
ST_87 : Operation 699 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast float %x_assign_2 to i32" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 699 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln16_1, i32 23, i32 30)" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 700 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i32 %bitcast_ln16_1 to i23" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 701 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 702 [1/1] (0.85ns)   --->   "%icmp_ln16_2 = icmp ne i8 %tmp_3, -1" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 702 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 703 [1/1] (0.97ns)   --->   "%icmp_ln16_3 = icmp eq i23 %trunc_ln16_1, 0" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 703 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_1)   --->   "%or_ln16_1 = or i1 %icmp_ln16_3, %icmp_ln16_2" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 704 'or' 'or_ln16_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 705 [1/2] (3.34ns)   --->   "%tmp_4 = fcmp oge float %x_assign_2, 0.000000e+00" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 705 'fcmp' 'tmp_4' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_1)   --->   "%and_ln16_1 = and i1 %or_ln16_1, %tmp_4" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 706 'and' 'and_ln16_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 707 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln16_1 = select i1 %and_ln16_1, float %x_assign_2, float 0.000000e+00" [cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182]   --->   Operation 707 'select' 'select_ln16_1' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 708 [1/1] (1.35ns)   --->   "store float %select_ln16_1, float* %hidden2_addr_2, align 4" [cg4002/solution1/main.cpp:182]   --->   Operation 708 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 709 [1/1] (0.00ns)   --->   "br label %.preheader7" [cg4002/solution1/main.cpp:180]   --->   Operation 709 'br' <Predicate = true> <Delay = 0.00>

State 88 <SV = 44> <Delay = 1.35>
ST_88 : Operation 710 [1/1] (0.00ns)   --->   "%i_20 = phi i9 [ %i_64, %22 ], [ 0, %.preheader6.preheader ]"   --->   Operation 710 'phi' 'i_20' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 711 [1/1] (0.85ns)   --->   "%icmp_ln185 = icmp eq i9 %i_20, -256" [cg4002/solution1/main.cpp:185]   --->   Operation 711 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 712 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 712 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 713 [1/1] (0.92ns)   --->   "%i_64 = add i9 %i_20, 1" [cg4002/solution1/main.cpp:185]   --->   Operation 713 'add' 'i_64' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 714 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %.preheader5.preheader, label %22" [cg4002/solution1/main.cpp:185]   --->   Operation 714 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i9 %i_20 to i64" [cg4002/solution1/main.cpp:186]   --->   Operation 715 'zext' 'zext_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 716 [1/1] (0.00ns)   --->   "%hidden2_addr_3 = getelementptr inbounds [256 x float]* %hidden2, i64 0, i64 %zext_ln186" [cg4002/solution1/main.cpp:186]   --->   Operation 716 'getelementptr' 'hidden2_addr_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 717 [2/2] (1.35ns)   --->   "%hidden2_load_1 = load float* %hidden2_addr_3, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 717 'load' 'hidden2_load_1' <Predicate = (!icmp_ln185)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_88 : Operation 718 [1/1] (0.00ns)   --->   "%moving_mean2_addr_2 = getelementptr inbounds [256 x float]* %moving_mean2, i64 0, i64 %zext_ln186" [cg4002/solution1/main.cpp:186]   --->   Operation 718 'getelementptr' 'moving_mean2_addr_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 719 [2/2] (1.35ns)   --->   "%moving_mean2_load = load float* %moving_mean2_addr_2, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 719 'load' 'moving_mean2_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_88 : Operation 720 [1/1] (0.00ns)   --->   "%moving_var2_addr_2 = getelementptr inbounds [256 x float]* %moving_var2, i64 0, i64 %zext_ln186" [cg4002/solution1/main.cpp:186]   --->   Operation 720 'getelementptr' 'moving_var2_addr_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 721 [2/2] (1.35ns)   --->   "%moving_var2_load = load float* %moving_var2_addr_2, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 721 'load' 'moving_var2_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_88 : Operation 722 [1/1] (0.75ns)   --->   "br label %.preheader5" [cg4002/solution1/main.cpp:190]   --->   Operation 722 'br' <Predicate = (icmp_ln185)> <Delay = 0.75>

State 89 <SV = 45> <Delay = 1.35>
ST_89 : Operation 723 [1/2] (1.35ns)   --->   "%hidden2_load_1 = load float* %hidden2_addr_3, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 723 'load' 'hidden2_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 724 [1/2] (1.35ns)   --->   "%moving_mean2_load = load float* %moving_mean2_addr_2, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 724 'load' 'moving_mean2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 725 [1/2] (1.35ns)   --->   "%moving_var2_load = load float* %moving_var2_addr_2, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 725 'load' 'moving_var2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 90 <SV = 46> <Delay = 7.71>
ST_90 : Operation 726 [4/4] (7.71ns)   --->   "%tmp_i3 = fsub float %hidden2_load_1, %moving_mean2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 726 'fsub' 'tmp_i3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 727 [4/4] (7.71ns)   --->   "%tmp_3_i1 = fadd float %moving_var2_load, %tmp_data_16" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 727 'fadd' 'tmp_3_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 47> <Delay = 7.71>
ST_91 : Operation 728 [3/4] (7.71ns)   --->   "%tmp_i3 = fsub float %hidden2_load_1, %moving_mean2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 728 'fsub' 'tmp_i3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 729 [3/4] (7.71ns)   --->   "%tmp_3_i1 = fadd float %moving_var2_load, %tmp_data_16" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 729 'fadd' 'tmp_3_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 48> <Delay = 7.71>
ST_92 : Operation 730 [2/4] (7.71ns)   --->   "%tmp_i3 = fsub float %hidden2_load_1, %moving_mean2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 730 'fsub' 'tmp_i3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 731 [2/4] (7.71ns)   --->   "%tmp_3_i1 = fadd float %moving_var2_load, %tmp_data_16" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 731 'fadd' 'tmp_3_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 49> <Delay = 7.71>
ST_93 : Operation 732 [1/4] (7.71ns)   --->   "%tmp_i3 = fsub float %hidden2_load_1, %moving_mean2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 732 'fsub' 'tmp_i3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 733 [1/4] (7.71ns)   --->   "%tmp_3_i1 = fadd float %moving_var2_load, %tmp_data_16" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 733 'fadd' 'tmp_3_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 50> <Delay = 8.19>
ST_94 : Operation 734 [9/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 734 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 51> <Delay = 8.19>
ST_95 : Operation 735 [8/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 735 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 52> <Delay = 8.19>
ST_96 : Operation 736 [7/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 736 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 53> <Delay = 8.19>
ST_97 : Operation 737 [6/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 737 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 54> <Delay = 8.19>
ST_98 : Operation 738 [5/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 738 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 55> <Delay = 8.19>
ST_99 : Operation 739 [4/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 739 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 56> <Delay = 8.19>
ST_100 : Operation 740 [3/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 740 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 57> <Delay = 8.19>
ST_101 : Operation 741 [1/1] (0.00ns)   --->   "%gamma2_addr_2 = getelementptr inbounds [256 x float]* %gamma2, i64 0, i64 %zext_ln186" [cg4002/solution1/main.cpp:186]   --->   Operation 741 'getelementptr' 'gamma2_addr_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 742 [2/2] (1.35ns)   --->   "%gamma2_load = load float* %gamma2_addr_2, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 742 'load' 'gamma2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 743 [1/1] (0.00ns)   --->   "%beta2_addr_2 = getelementptr inbounds [256 x float]* %beta2, i64 0, i64 %zext_ln186" [cg4002/solution1/main.cpp:186]   --->   Operation 743 'getelementptr' 'beta2_addr_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 744 [2/2] (1.35ns)   --->   "%beta2_load = load float* %beta2_addr_2, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 744 'load' 'beta2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 745 [2/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 745 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 58> <Delay = 8.19>
ST_102 : Operation 746 [1/2] (1.35ns)   --->   "%gamma2_load = load float* %gamma2_addr_2, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 746 'load' 'gamma2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 747 [1/2] (1.35ns)   --->   "%beta2_load = load float* %beta2_addr_2, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 747 'load' 'beta2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 748 [1/9] (8.19ns)   --->   "%tmp_4_i1 = fdiv float %tmp_i3, %tmp_3_i1" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 748 'fdiv' 'tmp_4_i1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 59> <Delay = 8.28>
ST_103 : Operation 749 [3/3] (8.28ns)   --->   "%tmp_5_i1 = fmul float %tmp_4_i1, %gamma2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 749 'fmul' 'tmp_5_i1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 60> <Delay = 8.28>
ST_104 : Operation 750 [2/3] (8.28ns)   --->   "%tmp_5_i1 = fmul float %tmp_4_i1, %gamma2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 750 'fmul' 'tmp_5_i1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 61> <Delay = 8.28>
ST_105 : Operation 751 [1/3] (8.28ns)   --->   "%tmp_5_i1 = fmul float %tmp_4_i1, %gamma2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 751 'fmul' 'tmp_5_i1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 62> <Delay = 7.71>
ST_106 : Operation 752 [4/4] (7.71ns)   --->   "%tmp_6_i1 = fadd float %tmp_5_i1, %beta2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 752 'fadd' 'tmp_6_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 63> <Delay = 7.71>
ST_107 : Operation 753 [3/4] (7.71ns)   --->   "%tmp_6_i1 = fadd float %tmp_5_i1, %beta2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 753 'fadd' 'tmp_6_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 64> <Delay = 7.71>
ST_108 : Operation 754 [2/4] (7.71ns)   --->   "%tmp_6_i1 = fadd float %tmp_5_i1, %beta2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 754 'fadd' 'tmp_6_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 65> <Delay = 7.71>
ST_109 : Operation 755 [1/4] (7.71ns)   --->   "%tmp_6_i1 = fadd float %tmp_5_i1, %beta2_load" [cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186]   --->   Operation 755 'fadd' 'tmp_6_i1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 66> <Delay = 1.35>
ST_110 : Operation 756 [1/1] (1.35ns)   --->   "store float %tmp_6_i1, float* %hidden2_addr_3, align 4" [cg4002/solution1/main.cpp:186]   --->   Operation 756 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 757 [1/1] (0.00ns)   --->   "br label %.preheader6" [cg4002/solution1/main.cpp:185]   --->   Operation 757 'br' <Predicate = true> <Delay = 0.00>

State 111 <SV = 45> <Delay = 0.89>
ST_111 : Operation 758 [1/1] (0.00ns)   --->   "%i_21 = phi i7 [ %i_65, %23 ], [ 0, %.preheader5.preheader ]"   --->   Operation 758 'phi' 'i_21' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 759 [1/1] (0.86ns)   --->   "%icmp_ln190 = icmp eq i7 %i_21, -64" [cg4002/solution1/main.cpp:190]   --->   Operation 759 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 760 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 760 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 761 [1/1] (0.89ns)   --->   "%i_65 = add i7 %i_21, 1" [cg4002/solution1/main.cpp:190]   --->   Operation 761 'add' 'i_65' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 762 [1/1] (0.00ns)   --->   "br i1 %icmp_ln190, label %.preheader.preheader, label %23" [cg4002/solution1/main.cpp:190]   --->   Operation 762 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 763 [2/2] (0.00ns)   --->   "%tmp_s = call fastcc float @dot_product([16384 x float]* %outputs_matrix, i7 %i_21, [256 x float]* %hidden2)" [cg4002/solution1/main.cpp:191]   --->   Operation 763 'call' 'tmp_s' <Predicate = (!icmp_ln190)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 764 [1/1] (0.75ns)   --->   "br label %.preheader" [cg4002/solution1/main.cpp:193]   --->   Operation 764 'br' <Predicate = (icmp_ln190)> <Delay = 0.75>

State 112 <SV = 46> <Delay = 7.71>
ST_112 : Operation 765 [1/2] (7.71ns)   --->   "%tmp_s = call fastcc float @dot_product([16384 x float]* %outputs_matrix, i7 %i_21, [256 x float]* %hidden2)" [cg4002/solution1/main.cpp:191]   --->   Operation 765 'call' 'tmp_s' <Predicate = true> <Delay = 7.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 47> <Delay = 1.35>
ST_113 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i7 %i_21 to i64" [cg4002/solution1/main.cpp:191]   --->   Operation 766 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 767 [1/1] (0.00ns)   --->   "%outputs_addr_1 = getelementptr inbounds [64 x float]* %outputs, i64 0, i64 %zext_ln191" [cg4002/solution1/main.cpp:191]   --->   Operation 767 'getelementptr' 'outputs_addr_1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 768 [1/1] (1.35ns)   --->   "store float %tmp_s, float* %outputs_addr_1, align 4" [cg4002/solution1/main.cpp:191]   --->   Operation 768 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_113 : Operation 769 [1/1] (0.00ns)   --->   "br label %.preheader5" [cg4002/solution1/main.cpp:190]   --->   Operation 769 'br' <Predicate = true> <Delay = 0.00>

State 114 <SV = 46> <Delay = 1.35>
ST_114 : Operation 770 [1/1] (0.00ns)   --->   "%i_22 = phi i7 [ %i_66, %24 ], [ 0, %.preheader.preheader ]"   --->   Operation 770 'phi' 'i_22' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 771 [1/1] (0.86ns)   --->   "%icmp_ln193 = icmp eq i7 %i_22, -64" [cg4002/solution1/main.cpp:193]   --->   Operation 771 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 772 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 772 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 773 [1/1] (0.89ns)   --->   "%i_66 = add i7 %i_22, 1" [cg4002/solution1/main.cpp:193]   --->   Operation 773 'add' 'i_66' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 774 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %.preheader29.preheader, label %24" [cg4002/solution1/main.cpp:193]   --->   Operation 774 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i7 %i_22 to i64" [cg4002/solution1/main.cpp:194]   --->   Operation 775 'zext' 'zext_ln194' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_114 : Operation 776 [1/1] (0.00ns)   --->   "%outputs_addr_2 = getelementptr inbounds [64 x float]* %outputs, i64 0, i64 %zext_ln194" [cg4002/solution1/main.cpp:194]   --->   Operation 776 'getelementptr' 'outputs_addr_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_114 : Operation 777 [2/2] (1.35ns)   --->   "%outputs_load = load float* %outputs_addr_2, align 4" [cg4002/solution1/main.cpp:194]   --->   Operation 777 'load' 'outputs_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_114 : Operation 778 [1/1] (0.00ns)   --->   "%outputs_bias_addr_2 = getelementptr inbounds [64 x float]* %outputs_bias, i64 0, i64 %zext_ln194" [cg4002/solution1/main.cpp:194]   --->   Operation 778 'getelementptr' 'outputs_bias_addr_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_114 : Operation 779 [2/2] (1.35ns)   --->   "%outputs_bias_load = load float* %outputs_bias_addr_2, align 4" [cg4002/solution1/main.cpp:194]   --->   Operation 779 'load' 'outputs_bias_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_114 : Operation 780 [1/1] (0.75ns)   --->   "br label %.preheader29" [cg4002/solution1/main.cpp:200]   --->   Operation 780 'br' <Predicate = (icmp_ln193)> <Delay = 0.75>

State 115 <SV = 47> <Delay = 1.35>
ST_115 : Operation 781 [1/2] (1.35ns)   --->   "%outputs_load = load float* %outputs_addr_2, align 4" [cg4002/solution1/main.cpp:194]   --->   Operation 781 'load' 'outputs_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_115 : Operation 782 [1/2] (1.35ns)   --->   "%outputs_bias_load = load float* %outputs_bias_addr_2, align 4" [cg4002/solution1/main.cpp:194]   --->   Operation 782 'load' 'outputs_bias_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 116 <SV = 48> <Delay = 7.71>
ST_116 : Operation 783 [4/4] (7.71ns)   --->   "%tmp_6 = fadd float %outputs_load, %outputs_bias_load" [cg4002/solution1/main.cpp:194]   --->   Operation 783 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 49> <Delay = 7.71>
ST_117 : Operation 784 [3/4] (7.71ns)   --->   "%tmp_6 = fadd float %outputs_load, %outputs_bias_load" [cg4002/solution1/main.cpp:194]   --->   Operation 784 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 50> <Delay = 7.71>
ST_118 : Operation 785 [2/4] (7.71ns)   --->   "%tmp_6 = fadd float %outputs_load, %outputs_bias_load" [cg4002/solution1/main.cpp:194]   --->   Operation 785 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 51> <Delay = 7.71>
ST_119 : Operation 786 [1/4] (7.71ns)   --->   "%tmp_6 = fadd float %outputs_load, %outputs_bias_load" [cg4002/solution1/main.cpp:194]   --->   Operation 786 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 52> <Delay = 1.35>
ST_120 : Operation 787 [1/1] (1.35ns)   --->   "store float %tmp_6, float* %outputs_addr_2, align 4" [cg4002/solution1/main.cpp:194]   --->   Operation 787 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_120 : Operation 788 [1/1] (0.00ns)   --->   "br label %.preheader" [cg4002/solution1/main.cpp:193]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>

State 121 <SV = 47> <Delay = 1.35>
ST_121 : Operation 789 [1/1] (0.00ns)   --->   "%i_23 = phi i7 [ %i_67, %25 ], [ 0, %.preheader29.preheader ]"   --->   Operation 789 'phi' 'i_23' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 790 [1/1] (0.86ns)   --->   "%icmp_ln200 = icmp eq i7 %i_23, -64" [cg4002/solution1/main.cpp:200]   --->   Operation 790 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 791 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 791 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 792 [1/1] (0.89ns)   --->   "%i_67 = add i7 %i_23, 1" [cg4002/solution1/main.cpp:200]   --->   Operation 792 'add' 'i_67' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 793 [1/1] (0.00ns)   --->   "br i1 %icmp_ln200, label %.loopexit.loopexit, label %25" [cg4002/solution1/main.cpp:200]   --->   Operation 793 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i7 %i_23 to i64" [cg4002/solution1/main.cpp:201]   --->   Operation 794 'zext' 'zext_ln201' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_121 : Operation 795 [1/1] (0.00ns)   --->   "%outputs_addr_3 = getelementptr inbounds [64 x float]* %outputs, i64 0, i64 %zext_ln201" [cg4002/solution1/main.cpp:201]   --->   Operation 795 'getelementptr' 'outputs_addr_3' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_121 : Operation 796 [2/2] (1.35ns)   --->   "%write_output_data = load float* %outputs_addr_3, align 4" [cg4002/solution1/main.cpp:201]   --->   Operation 796 'load' 'write_output_data' <Predicate = (!icmp_ln200)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_121 : Operation 797 [1/1] (0.86ns)   --->   "%tmp_last = icmp eq i7 %i_23, 63" [cg4002/solution1/main.cpp:203]   --->   Operation 797 'icmp' 'tmp_last' <Predicate = (!icmp_ln200)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 798 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 798 'br' <Predicate = (icmp_ln200)> <Delay = 0.00>

State 122 <SV = 48> <Delay = 1.35>
ST_122 : Operation 799 [1/2] (1.35ns)   --->   "%write_output_data = load float* %outputs_addr_3, align 4" [cg4002/solution1/main.cpp:201]   --->   Operation 799 'load' 'write_output_data' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 800 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %M_AXIS_V_data, i1* %M_AXIS_V_last, float %write_output_data, i1 %tmp_last)" [cg4002/solution1/main.cpp:206]   --->   Operation 800 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 123 <SV = 49> <Delay = 0.00>
ST_123 : Operation 801 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %M_AXIS_V_data, i1* %M_AXIS_V_last, float %write_output_data, i1 %tmp_last)" [cg4002/solution1/main.cpp:206]   --->   Operation 801 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_123 : Operation 802 [1/1] (0.00ns)   --->   "br label %.preheader29" [cg4002/solution1/main.cpp:200]   --->   Operation 802 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln60', cg4002/solution1/main.cpp:60) with incoming values : ('add_ln60', cg4002/solution1/main.cpp:60) [33]  (0.755 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln60', cg4002/solution1/main.cpp:60) with incoming values : ('add_ln60', cg4002/solution1/main.cpp:60) [33]  (0 ns)
	'getelementptr' operation ('inputs_addr', cg4002/solution1/main.cpp:60) [36]  (0 ns)
	'store' operation ('store_ln60', cg4002/solution1/main.cpp:60) of constant 0 on array 'inputs', cg4002/solution1/main.cpp:60 [37]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln61', cg4002/solution1/main.cpp:61) with incoming values : ('add_ln61', cg4002/solution1/main.cpp:61) [45]  (0 ns)
	'getelementptr' operation ('hidden1_addr', cg4002/solution1/main.cpp:61) [48]  (0 ns)
	'store' operation ('store_ln61', cg4002/solution1/main.cpp:61) of constant 0 on array 'hidden1', cg4002/solution1/main.cpp:61 [49]  (1.35 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln62', cg4002/solution1/main.cpp:62) with incoming values : ('add_ln62', cg4002/solution1/main.cpp:62) [57]  (0 ns)
	'getelementptr' operation ('hidden2_addr', cg4002/solution1/main.cpp:62) [60]  (0 ns)
	'store' operation ('store_ln62', cg4002/solution1/main.cpp:62) of constant 0 on array 'hidden2', cg4002/solution1/main.cpp:62 [61]  (1.35 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln63', cg4002/solution1/main.cpp:63) with incoming values : ('add_ln63', cg4002/solution1/main.cpp:63) [69]  (0 ns)
	'getelementptr' operation ('outputs_addr', cg4002/solution1/main.cpp:63) [72]  (0 ns)
	'store' operation ('store_ln63', cg4002/solution1/main.cpp:63) of constant 0 on array 'outputs', cg4002/solution1/main.cpp:63 [73]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln64', cg4002/solution1/main.cpp:64) with incoming values : ('add_ln64', cg4002/solution1/main.cpp:64) [81]  (0 ns)
	'getelementptr' operation ('hidden1_bias_addr', cg4002/solution1/main.cpp:64) [84]  (0 ns)
	'store' operation ('store_ln64', cg4002/solution1/main.cpp:64) of constant 0 on array 'hidden1_bias', cg4002/solution1/main.cpp:64 [85]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln65', cg4002/solution1/main.cpp:65) with incoming values : ('add_ln65', cg4002/solution1/main.cpp:65) [93]  (0 ns)
	'getelementptr' operation ('hidden2_bias_addr', cg4002/solution1/main.cpp:65) [96]  (0 ns)
	'store' operation ('store_ln65', cg4002/solution1/main.cpp:65) of constant 0 on array 'hidden2_bias', cg4002/solution1/main.cpp:65 [97]  (1.35 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln66', cg4002/solution1/main.cpp:66) with incoming values : ('add_ln66', cg4002/solution1/main.cpp:66) [105]  (0 ns)
	'getelementptr' operation ('outputs_bias_addr', cg4002/solution1/main.cpp:66) [108]  (0 ns)
	'store' operation ('store_ln66', cg4002/solution1/main.cpp:66) of constant 0 on array 'outputs_bias', cg4002/solution1/main.cpp:66 [109]  (1.35 ns)

 <State 9>: 0.907ns
The critical path consists of the following:
	'phi' operation ('phi_ln67', cg4002/solution1/main.cpp:67) with incoming values : ('add_ln67', cg4002/solution1/main.cpp:67) [117]  (0 ns)
	'add' operation ('add_ln67', cg4002/solution1/main.cpp:67) [118]  (0.907 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln67_1', cg4002/solution1/main.cpp:67) with incoming values : ('add_ln67_1', cg4002/solution1/main.cpp:67) [122]  (0 ns)
	'getelementptr' operation ('hidden1_matrix_addr', cg4002/solution1/main.cpp:67) [126]  (0 ns)
	'store' operation ('store_ln67', cg4002/solution1/main.cpp:67) of constant 0 on array 'hidden1_matrix', cg4002/solution1/main.cpp:67 [127]  (1.35 ns)

 <State 11>: 0.907ns
The critical path consists of the following:
	'phi' operation ('phi_ln68', cg4002/solution1/main.cpp:68) with incoming values : ('add_ln68', cg4002/solution1/main.cpp:68) [139]  (0 ns)
	'add' operation ('add_ln68', cg4002/solution1/main.cpp:68) [140]  (0.907 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln68_1', cg4002/solution1/main.cpp:68) with incoming values : ('add_ln68_1', cg4002/solution1/main.cpp:68) [144]  (0 ns)
	'getelementptr' operation ('hidden2_matrix_addr', cg4002/solution1/main.cpp:68) [148]  (0 ns)
	'store' operation ('store_ln68', cg4002/solution1/main.cpp:68) of constant 0 on array 'hidden2_matrix', cg4002/solution1/main.cpp:68 [149]  (1.35 ns)

 <State 13>: 0.887ns
The critical path consists of the following:
	'phi' operation ('phi_ln69', cg4002/solution1/main.cpp:69) with incoming values : ('add_ln69', cg4002/solution1/main.cpp:69) [161]  (0 ns)
	'add' operation ('add_ln69', cg4002/solution1/main.cpp:69) [162]  (0.887 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln69_1', cg4002/solution1/main.cpp:69) with incoming values : ('add_ln69_1', cg4002/solution1/main.cpp:69) [166]  (0 ns)
	'getelementptr' operation ('outputs_matrix_addr', cg4002/solution1/main.cpp:69) [170]  (0 ns)
	'store' operation ('store_ln69', cg4002/solution1/main.cpp:69) of constant 0 on array 'outputs_matrix', cg4002/solution1/main.cpp:69 [171]  (1.35 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln70', cg4002/solution1/main.cpp:70) with incoming values : ('add_ln70', cg4002/solution1/main.cpp:70) [183]  (0 ns)
	'getelementptr' operation ('moving_mean1_addr', cg4002/solution1/main.cpp:70) [186]  (0 ns)
	'store' operation ('store_ln70', cg4002/solution1/main.cpp:70) of constant 0 on array 'moving_mean1', cg4002/solution1/main.cpp:70 [187]  (1.35 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln71', cg4002/solution1/main.cpp:71) with incoming values : ('add_ln71', cg4002/solution1/main.cpp:71) [195]  (0 ns)
	'getelementptr' operation ('moving_var1_addr', cg4002/solution1/main.cpp:71) [198]  (0 ns)
	'store' operation ('store_ln71', cg4002/solution1/main.cpp:71) of constant 0 on array 'moving_var1', cg4002/solution1/main.cpp:71 [199]  (1.35 ns)

 <State 17>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln72', cg4002/solution1/main.cpp:72) with incoming values : ('add_ln72', cg4002/solution1/main.cpp:72) [207]  (0 ns)
	'getelementptr' operation ('gamma1_addr', cg4002/solution1/main.cpp:72) [210]  (0 ns)
	'store' operation ('store_ln72', cg4002/solution1/main.cpp:72) of constant 0 on array 'gamma1', cg4002/solution1/main.cpp:72 [211]  (1.35 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln73', cg4002/solution1/main.cpp:73) with incoming values : ('add_ln73', cg4002/solution1/main.cpp:73) [219]  (0 ns)
	'getelementptr' operation ('beta1_addr', cg4002/solution1/main.cpp:73) [222]  (0 ns)
	'store' operation ('store_ln73', cg4002/solution1/main.cpp:73) of constant 0 on array 'beta1', cg4002/solution1/main.cpp:73 [223]  (1.35 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln75', cg4002/solution1/main.cpp:75) with incoming values : ('add_ln75', cg4002/solution1/main.cpp:75) [231]  (0 ns)
	'getelementptr' operation ('moving_mean2_addr', cg4002/solution1/main.cpp:75) [234]  (0 ns)
	'store' operation ('store_ln75', cg4002/solution1/main.cpp:75) of constant 0 on array 'moving_mean2', cg4002/solution1/main.cpp:75 [235]  (1.35 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln76', cg4002/solution1/main.cpp:76) with incoming values : ('add_ln76', cg4002/solution1/main.cpp:76) [243]  (0 ns)
	'getelementptr' operation ('moving_var2_addr', cg4002/solution1/main.cpp:76) [246]  (0 ns)
	'store' operation ('store_ln76', cg4002/solution1/main.cpp:76) of constant 0 on array 'moving_var2', cg4002/solution1/main.cpp:76 [247]  (1.35 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln77', cg4002/solution1/main.cpp:77) with incoming values : ('add_ln77', cg4002/solution1/main.cpp:77) [255]  (0 ns)
	'getelementptr' operation ('gamma2_addr', cg4002/solution1/main.cpp:77) [258]  (0 ns)
	'store' operation ('store_ln77', cg4002/solution1/main.cpp:77) of constant 0 on array 'gamma2', cg4002/solution1/main.cpp:77 [259]  (1.35 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln78', cg4002/solution1/main.cpp:78) with incoming values : ('add_ln78', cg4002/solution1/main.cpp:78) [267]  (0 ns)
	'getelementptr' operation ('beta2_addr', cg4002/solution1/main.cpp:78) [270]  (0 ns)
	'store' operation ('store_ln78', cg4002/solution1/main.cpp:78) of constant 0 on array 'beta2', cg4002/solution1/main.cpp:78 [271]  (1.35 ns)

 <State 23>: 0.921ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:87) [279]  (0 ns)
	'add' operation ('i', cg4002/solution1/main.cpp:87) [282]  (0.921 ns)

 <State 24>: 2.38ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cg4002/solution1/main.cpp:88) [289]  (0 ns)
	'add' operation ('add_ln90', cg4002/solution1/main.cpp:90) [298]  (1.03 ns)
	'getelementptr' operation ('hidden1_matrix_addr_1', cg4002/solution1/main.cpp:90) [300]  (0 ns)
	'store' operation ('store_ln90', cg4002/solution1/main.cpp:90) of variable 'tmp.data', cg4002/solution1/main.cpp:89 on array 'hidden1_matrix', cg4002/solution1/main.cpp:67 [301]  (1.35 ns)

 <State 25>: 0.921ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:93) [308]  (0 ns)
	'add' operation ('i', cg4002/solution1/main.cpp:93) [311]  (0.921 ns)

 <State 26>: 2.38ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cg4002/solution1/main.cpp:94) [318]  (0 ns)
	'add' operation ('add_ln96', cg4002/solution1/main.cpp:96) [327]  (1.03 ns)
	'getelementptr' operation ('hidden2_matrix_addr_1', cg4002/solution1/main.cpp:96) [329]  (0 ns)
	'store' operation ('store_ln96', cg4002/solution1/main.cpp:96) of variable 'tmp.data', cg4002/solution1/main.cpp:95 on array 'hidden2_matrix', cg4002/solution1/main.cpp:68 [330]  (1.35 ns)

 <State 27>: 0.897ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:99) [337]  (0 ns)
	'add' operation ('i', cg4002/solution1/main.cpp:99) [340]  (0.897 ns)

 <State 28>: 2.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cg4002/solution1/main.cpp:100) [347]  (0 ns)
	'add' operation ('add_ln102', cg4002/solution1/main.cpp:102) [356]  (1 ns)
	'getelementptr' operation ('outputs_matrix_addr_1', cg4002/solution1/main.cpp:102) [358]  (0 ns)
	'store' operation ('store_ln102', cg4002/solution1/main.cpp:102) of variable 'tmp.data', cg4002/solution1/main.cpp:101 on array 'outputs_matrix', cg4002/solution1/main.cpp:69 [359]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:105) [366]  (0 ns)
	'getelementptr' operation ('hidden1_bias_addr_1', cg4002/solution1/main.cpp:107) [375]  (0 ns)
	'store' operation ('store_ln107', cg4002/solution1/main.cpp:107) of variable 'tmp.data', cg4002/solution1/main.cpp:106 on array 'hidden1_bias', cg4002/solution1/main.cpp:64 [376]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:109) [381]  (0 ns)
	'getelementptr' operation ('hidden2_bias_addr_1', cg4002/solution1/main.cpp:111) [390]  (0 ns)
	'store' operation ('store_ln111', cg4002/solution1/main.cpp:111) of variable 'tmp.data', cg4002/solution1/main.cpp:110 on array 'hidden2_bias', cg4002/solution1/main.cpp:65 [391]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:113) [396]  (0 ns)
	'getelementptr' operation ('outputs_bias_addr_1', cg4002/solution1/main.cpp:115) [405]  (0 ns)
	'store' operation ('store_ln115', cg4002/solution1/main.cpp:115) of variable 'tmp.data', cg4002/solution1/main.cpp:114 on array 'outputs_bias', cg4002/solution1/main.cpp:66 [406]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:117) [411]  (0 ns)
	'getelementptr' operation ('moving_mean1_addr_1', cg4002/solution1/main.cpp:119) [420]  (0 ns)
	'store' operation ('store_ln119', cg4002/solution1/main.cpp:119) of variable 'tmp.data', cg4002/solution1/main.cpp:118 on array 'moving_mean1', cg4002/solution1/main.cpp:70 [421]  (1.35 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:121) [426]  (0 ns)
	'getelementptr' operation ('moving_var1_addr_1', cg4002/solution1/main.cpp:123) [435]  (0 ns)
	'store' operation ('store_ln123', cg4002/solution1/main.cpp:123) of variable 'tmp.data', cg4002/solution1/main.cpp:122 on array 'moving_var1', cg4002/solution1/main.cpp:71 [436]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:125) [441]  (0 ns)
	'getelementptr' operation ('beta1_addr_1', cg4002/solution1/main.cpp:127) [450]  (0 ns)
	'store' operation ('store_ln127', cg4002/solution1/main.cpp:127) of variable 'tmp.data', cg4002/solution1/main.cpp:126 on array 'beta1', cg4002/solution1/main.cpp:73 [451]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:129) [456]  (0 ns)
	'getelementptr' operation ('gamma1_addr_1', cg4002/solution1/main.cpp:131) [465]  (0 ns)
	'store' operation ('store_ln131', cg4002/solution1/main.cpp:131) of variable 'tmp.data', cg4002/solution1/main.cpp:130 on array 'gamma1', cg4002/solution1/main.cpp:72 [466]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:133) [471]  (0 ns)
	'getelementptr' operation ('moving_mean2_addr_1', cg4002/solution1/main.cpp:135) [480]  (0 ns)
	'store' operation ('store_ln135', cg4002/solution1/main.cpp:135) of variable 'tmp.data', cg4002/solution1/main.cpp:134 on array 'moving_mean2', cg4002/solution1/main.cpp:75 [481]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:137) [486]  (0 ns)
	'getelementptr' operation ('moving_var2_addr_1', cg4002/solution1/main.cpp:139) [495]  (0 ns)
	'store' operation ('store_ln139', cg4002/solution1/main.cpp:139) of variable 'tmp.data', cg4002/solution1/main.cpp:138 on array 'moving_var2', cg4002/solution1/main.cpp:76 [496]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:141) [501]  (0 ns)
	'getelementptr' operation ('beta2_addr_1', cg4002/solution1/main.cpp:143) [510]  (0 ns)
	'store' operation ('store_ln143', cg4002/solution1/main.cpp:143) of variable 'tmp.data', cg4002/solution1/main.cpp:142 on array 'beta2', cg4002/solution1/main.cpp:78 [511]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:145) [516]  (0 ns)
	'getelementptr' operation ('gamma2_addr_1', cg4002/solution1/main.cpp:147) [525]  (0 ns)
	'store' operation ('store_ln147', cg4002/solution1/main.cpp:147) of variable 'tmp.data', cg4002/solution1/main.cpp:146 on array 'gamma2', cg4002/solution1/main.cpp:77 [526]  (1.35 ns)

 <State 40>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', cg4002/solution1/main.cpp:156) [535]  (0.755 ns)

 <State 41>: 1.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cg4002/solution1/main.cpp:156) [535]  (0 ns)
	'add' operation ('j', cg4002/solution1/main.cpp:156) [538]  (1.06 ns)

 <State 42>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:158) [543]  (0 ns)
	'getelementptr' operation ('inputs_addr_1', cg4002/solution1/main.cpp:160) [553]  (0 ns)
	'store' operation ('store_ln160', cg4002/solution1/main.cpp:160) of variable 'tmp.data', cg4002/solution1/main.cpp:159 on array 'inputs', cg4002/solution1/main.cpp:60 [554]  (1.35 ns)

 <State 43>: 0.921ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:164) [559]  (0 ns)
	'add' operation ('i', cg4002/solution1/main.cpp:164) [562]  (0.921 ns)

 <State 44>: 7.72ns
The critical path consists of the following:
	'call' operation ('tmp6', cg4002/solution1/main.cpp:165) to 'dot_product.2' [567]  (7.72 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('hidden1_addr_1', cg4002/solution1/main.cpp:165) [566]  (0 ns)
	'store' operation ('store_ln165', cg4002/solution1/main.cpp:165) of variable 'tmp6', cg4002/solution1/main.cpp:165 on array 'hidden1', cg4002/solution1/main.cpp:61 [568]  (1.35 ns)

 <State 46>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:167) [573]  (0 ns)
	'getelementptr' operation ('hidden1_addr_2', cg4002/solution1/main.cpp:168) [580]  (0 ns)
	'load' operation ('hidden1_load', cg4002/solution1/main.cpp:168) on array 'hidden1', cg4002/solution1/main.cpp:61 [581]  (1.35 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'load' operation ('hidden1_load', cg4002/solution1/main.cpp:168) on array 'hidden1', cg4002/solution1/main.cpp:61 [581]  (1.35 ns)

 <State 48>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('x', cg4002/solution1/main.cpp:168) [584]  (7.72 ns)

 <State 49>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('x', cg4002/solution1/main.cpp:168) [584]  (7.72 ns)

 <State 50>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('x', cg4002/solution1/main.cpp:168) [584]  (7.72 ns)

 <State 51>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('x', cg4002/solution1/main.cpp:168) [584]  (7.72 ns)

 <State 52>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169) [591]  (3.35 ns)

 <State 53>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169) [591]  (3.35 ns)
	'and' operation ('and_ln16', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169) [592]  (0 ns)
	'select' operation ('x', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169) [593]  (0.525 ns)
	'store' operation ('store_ln169', cg4002/solution1/main.cpp:169) of variable 'x', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:169 on array 'hidden1', cg4002/solution1/main.cpp:61 [594]  (1.35 ns)

 <State 54>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:172) [599]  (0 ns)
	'getelementptr' operation ('hidden1_addr_3', cg4002/solution1/main.cpp:173) [606]  (0 ns)
	'load' operation ('a', cg4002/solution1/main.cpp:173) on array 'hidden1', cg4002/solution1/main.cpp:61 [607]  (1.35 ns)

 <State 55>: 1.35ns
The critical path consists of the following:
	'load' operation ('a', cg4002/solution1/main.cpp:173) on array 'hidden1', cg4002/solution1/main.cpp:61 [607]  (1.35 ns)

 <State 56>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [616]  (7.72 ns)

 <State 57>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [616]  (7.72 ns)

 <State 58>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [616]  (7.72 ns)

 <State 59>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [616]  (7.72 ns)

 <State 60>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 61>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 62>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 63>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 64>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 65>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 66>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 67>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 68>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [618]  (8.2 ns)

 <State 69>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [619]  (8.29 ns)

 <State 70>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [619]  (8.29 ns)

 <State 71>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [619]  (8.29 ns)

 <State 72>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [620]  (7.72 ns)

 <State 73>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [620]  (7.72 ns)

 <State 74>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [620]  (7.72 ns)

 <State 75>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173) [620]  (7.72 ns)

 <State 76>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln173', cg4002/solution1/main.cpp:173) of variable 'tmp_6_i', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:173 on array 'hidden1', cg4002/solution1/main.cpp:61 [621]  (1.35 ns)

 <State 77>: 0.921ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:177) [626]  (0 ns)
	'add' operation ('i', cg4002/solution1/main.cpp:177) [629]  (0.921 ns)

 <State 78>: 7.72ns
The critical path consists of the following:
	'call' operation ('tmp_5', cg4002/solution1/main.cpp:178) to 'dot_product.1' [634]  (7.72 ns)

 <State 79>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('hidden2_addr_1', cg4002/solution1/main.cpp:178) [633]  (0 ns)
	'store' operation ('store_ln178', cg4002/solution1/main.cpp:178) of variable 'tmp_5', cg4002/solution1/main.cpp:178 on array 'hidden2', cg4002/solution1/main.cpp:62 [635]  (1.35 ns)

 <State 80>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:180) [640]  (0 ns)
	'getelementptr' operation ('hidden2_addr_2', cg4002/solution1/main.cpp:181) [647]  (0 ns)
	'load' operation ('hidden2_load', cg4002/solution1/main.cpp:181) on array 'hidden2', cg4002/solution1/main.cpp:62 [648]  (1.35 ns)

 <State 81>: 1.35ns
The critical path consists of the following:
	'load' operation ('hidden2_load', cg4002/solution1/main.cpp:181) on array 'hidden2', cg4002/solution1/main.cpp:62 [648]  (1.35 ns)

 <State 82>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('x', cg4002/solution1/main.cpp:181) [651]  (7.72 ns)

 <State 83>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('x', cg4002/solution1/main.cpp:181) [651]  (7.72 ns)

 <State 84>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('x', cg4002/solution1/main.cpp:181) [651]  (7.72 ns)

 <State 85>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('x', cg4002/solution1/main.cpp:181) [651]  (7.72 ns)

 <State 86>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182) [658]  (3.35 ns)

 <State 87>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182) [658]  (3.35 ns)
	'and' operation ('and_ln16_1', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182) [659]  (0 ns)
	'select' operation ('x', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182) [660]  (0.525 ns)
	'store' operation ('store_ln182', cg4002/solution1/main.cpp:182) of variable 'x', cg4002/solution1/main.cpp:16->cg4002/solution1/main.cpp:182 on array 'hidden2', cg4002/solution1/main.cpp:62 [661]  (1.35 ns)

 <State 88>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:185) [666]  (0 ns)
	'getelementptr' operation ('hidden2_addr_3', cg4002/solution1/main.cpp:186) [673]  (0 ns)
	'load' operation ('a', cg4002/solution1/main.cpp:186) on array 'hidden2', cg4002/solution1/main.cpp:62 [674]  (1.35 ns)

 <State 89>: 1.35ns
The critical path consists of the following:
	'load' operation ('a', cg4002/solution1/main.cpp:186) on array 'hidden2', cg4002/solution1/main.cpp:62 [674]  (1.35 ns)

 <State 90>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i3', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [683]  (7.72 ns)

 <State 91>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i3', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [683]  (7.72 ns)

 <State 92>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i3', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [683]  (7.72 ns)

 <State 93>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_i3', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [683]  (7.72 ns)

 <State 94>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 95>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 96>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 97>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 98>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 99>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 100>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 101>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 102>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [685]  (8.2 ns)

 <State 103>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [686]  (8.29 ns)

 <State 104>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [686]  (8.29 ns)

 <State 105>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [686]  (8.29 ns)

 <State 106>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [687]  (7.72 ns)

 <State 107>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [687]  (7.72 ns)

 <State 108>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [687]  (7.72 ns)

 <State 109>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186) [687]  (7.72 ns)

 <State 110>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln186', cg4002/solution1/main.cpp:186) of variable 'tmp_6_i1', cg4002/solution1/main.cpp:52->cg4002/solution1/main.cpp:186 on array 'hidden2', cg4002/solution1/main.cpp:62 [688]  (1.35 ns)

 <State 111>: 0.897ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:190) [693]  (0 ns)
	'add' operation ('i', cg4002/solution1/main.cpp:190) [696]  (0.897 ns)

 <State 112>: 7.72ns
The critical path consists of the following:
	'call' operation ('tmp_s', cg4002/solution1/main.cpp:191) to 'dot_product' [701]  (7.72 ns)

 <State 113>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('outputs_addr_1', cg4002/solution1/main.cpp:191) [700]  (0 ns)
	'store' operation ('store_ln191', cg4002/solution1/main.cpp:191) of variable 'tmp_s', cg4002/solution1/main.cpp:191 on array 'outputs', cg4002/solution1/main.cpp:63 [702]  (1.35 ns)

 <State 114>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:193) [707]  (0 ns)
	'getelementptr' operation ('outputs_addr_2', cg4002/solution1/main.cpp:194) [714]  (0 ns)
	'load' operation ('outputs_load', cg4002/solution1/main.cpp:194) on array 'outputs', cg4002/solution1/main.cpp:63 [715]  (1.35 ns)

 <State 115>: 1.35ns
The critical path consists of the following:
	'load' operation ('outputs_load', cg4002/solution1/main.cpp:194) on array 'outputs', cg4002/solution1/main.cpp:63 [715]  (1.35 ns)

 <State 116>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', cg4002/solution1/main.cpp:194) [718]  (7.72 ns)

 <State 117>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', cg4002/solution1/main.cpp:194) [718]  (7.72 ns)

 <State 118>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', cg4002/solution1/main.cpp:194) [718]  (7.72 ns)

 <State 119>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', cg4002/solution1/main.cpp:194) [718]  (7.72 ns)

 <State 120>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln194', cg4002/solution1/main.cpp:194) of variable 'tmp_6', cg4002/solution1/main.cpp:194 on array 'outputs', cg4002/solution1/main.cpp:63 [719]  (1.35 ns)

 <State 121>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cg4002/solution1/main.cpp:200) [724]  (0 ns)
	'getelementptr' operation ('outputs_addr_3', cg4002/solution1/main.cpp:201) [731]  (0 ns)
	'load' operation ('write_output.data', cg4002/solution1/main.cpp:201) on array 'outputs', cg4002/solution1/main.cpp:63 [732]  (1.35 ns)

 <State 122>: 1.35ns
The critical path consists of the following:
	'load' operation ('write_output.data', cg4002/solution1/main.cpp:201) on array 'outputs', cg4002/solution1/main.cpp:63 [732]  (1.35 ns)

 <State 123>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
