{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700591390147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700591390162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 03:29:49 2023 " "Processing started: Wed Nov 22 03:29:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700591390162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591390162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591390162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700591391565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700591391565 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cal_output_logic.v(80) " "Verilog HDL warning at cal_output_logic.v(80): extended using \"x\" or \"z\"" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700591409043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cal_output_logic.v(92) " "Verilog HDL warning at cal_output_logic.v(92): extended using \"x\" or \"z\"" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700591409044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cal_output_logic.v(41) " "Verilog HDL information at cal_output_logic.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700591409044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_output_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file cal_output_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_output_logic " "Found entity 1: cal_output_logic" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/fa_v2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 22 22 " "Found 22 design units, including 22 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""} { "Info" "ISGN_ENTITY_NAME" "22 _inv_64bits " "Found entity 22: _inv_64bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ns_logic.v(36) " "Verilog HDL warning at ns_logic.v(36): extended using \"x\" or \"z\"" {  } { { "ns_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/ns_logic.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700591409142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ns_logic " "Found entity 1: ns_logic" {  } { { "ns_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/ns_logic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier " "Found entity 1: tb_multiplier" {  } { { "tb_multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/tb_multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla64.v 1 1 " "Found 1 design units, including 1 entities, in source file cla64.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla64 " "Found entity 1: cla64" {  } { { "cla64.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cla64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ns_logic " "Found entity 1: tb_ns_logic" {  } { { "tb_ns_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/tb_ns_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cal_output_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cal_output_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cal_output_logic " "Found entity 1: tb_cal_output_logic" {  } { { "tb_cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/tb_cal_output_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700591409186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cal_output_logic " "Elaborating entity \"cal_output_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700591409254 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_cal_result cal_output_logic.v(41) " "Verilog HDL Always Construct warning at cal_output_logic.v(41): inferring latch(es) for variable \"next_cal_result\", which holds its previous value in one or more paths through the always construct" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700591409268 "|multiplier|cal_output_logic:mul_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_prev_x cal_output_logic.v(41) " "Verilog HDL Always Construct warning at cal_output_logic.v(41): inferring latch(es) for variable \"next_prev_x\", which holds its previous value in one or more paths through the always construct" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700591409268 "|multiplier|cal_output_logic:mul_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_prev_x cal_output_logic.v(41) " "Inferred latch for \"next_prev_x\" at cal_output_logic.v(41)" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409269 "|multiplier|cal_output_logic:mul_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_cal_result\[127\] cal_output_logic.v(41) " "Inferred latch for \"next_cal_result\[127\]\" at cal_output_logic.v(41)" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591409269 "|multiplier|cal_output_logic:mul_cal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv_64bits _inv_64bits:inv_ins " "Elaborating entity \"_inv_64bits\" for hierarchy \"_inv_64bits:inv_ins\"" {  } { { "cal_output_logic.v" "inv_ins" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla64 cla64:sub_ins " "Elaborating entity \"cla64\" for hierarchy \"cla64:sub_ins\"" {  } { { "cal_output_logic.v" "sub_ins" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 cla64:sub_ins\|cla32:u0_cla32 " "Elaborating entity \"cla32\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\"" {  } { { "cla64.v" "u0_cla32" { Text "C:/intelFPGA_lite/18.1/Assignment9/cla64.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\"" {  } { { "cla32.v" "U0_cla4" { Text "C:/intelFPGA_lite/18.1/Assignment9/cla32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2 " "Elaborating entity \"fa_v2\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\"" {  } { { "cla4.v" "U0_fa_v2" { Text "C:/intelFPGA_lite/18.1/Assignment9/cla4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1 " "Elaborating entity \"_xor2\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\"" {  } { { "fa_v2.v" "x1" { Text "C:/intelFPGA_lite/18.1/Assignment9/fa_v2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_inv:_inv1 " "Elaborating entity \"_inv\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_inv:_inv1\"" {  } { { "gates.v" "_inv1" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_and2:_and1 " "Elaborating entity \"_and2\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_and2:_and1\"" {  } { { "gates.v" "_and1" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_or2:_or " "Elaborating entity \"_or2\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_or2:_or\"" {  } { { "gates.v" "_or" { Text "C:/intelFPGA_lite/18.1/Assignment9/gates.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb " "Elaborating entity \"clb4\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\"" {  } { { "cla4.v" "U4_clb" { Text "C:/intelFPGA_lite/18.1/Assignment9/cla4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and3:c2_and3 " "Elaborating entity \"_and3\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and3:c2_and3\"" {  } { { "clb4.v" "c2_and3" { Text "C:/intelFPGA_lite/18.1/Assignment9/clb4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or3:c2_or3 " "Elaborating entity \"_or3\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or3:c2_or3\"" {  } { { "clb4.v" "c2_or3" { Text "C:/intelFPGA_lite/18.1/Assignment9/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and4:c3_and4 " "Elaborating entity \"_and4\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and4:c3_and4\"" {  } { { "clb4.v" "c3_and4" { Text "C:/intelFPGA_lite/18.1/Assignment9/clb4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or4:c3_or4 " "Elaborating entity \"_or4\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or4:c3_or4\"" {  } { { "clb4.v" "c3_or4" { Text "C:/intelFPGA_lite/18.1/Assignment9/clb4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and5:co_and5 " "Elaborating entity \"_and5\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and5:co_and5\"" {  } { { "clb4.v" "co_and5" { Text "C:/intelFPGA_lite/18.1/Assignment9/clb4.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or5:co_or5 " "Elaborating entity \"_or5\" for hierarchy \"cla64:sub_ins\|cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or5:co_or5\"" {  } { { "clb4.v" "co_or5" { Text "C:/intelFPGA_lite/18.1/Assignment9/clb4.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591409430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_cal_result\[127\]\$latch " "Latch next_cal_result\[127\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700591414308 ""}  } { { "cal_output_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment9/cal_output_logic.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700591414308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700591415175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Assignment9/output_files/multiplier.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Assignment9/output_files/multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591416166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700591416718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700591416718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "857 " "Implemented 857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "267 " "Implemented 267 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700591416928 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700591416928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "454 " "Implemented 454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700591416928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700591416928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700591416955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 03:30:16 2023 " "Processing ended: Wed Nov 22 03:30:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700591416955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700591416955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700591416955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700591416955 ""}
