Drill report for /Users/jks/Documents/RF_Time/sdr/KiwiSDR/PCB/KiwiSDR/kiwi.kicad_pcb
Created on Thursday, May 05, 2016 07:05:52 AM
Drill report for plated through holes :
T1  0.30mm  0.012"  (159 holes)
T2  0.40mm  0.016"  (144 holes)
T3  0.75mm  0.030"  (3 holes)  (with 3 slots)
T4  1.10mm  0.043"  (54 holes)

Total plated holes count 360


Drill report for buried and blind vias :

Drill report for holes from layer Bottom to layer V2 :

Total plated holes count 0


Drill report for holes from layer V2 to layer G2 :

Total plated holes count 0


Drill report for holes from layer G2 to layer Vcc :

Total plated holes count 0


Drill report for holes from layer Vcc to layer Gnd :

Total plated holes count 0


Drill report for holes from layer Gnd to layer Top :

Total plated holes count 0


Drill report for unplated through holes :
T1  2.00mm  0.079"  (1 hole)
T2  3.17mm  0.125"  (4 holes)

Total unplated holes count 5


