

================================================================
== Vivado HLS Report for 'Block_codeRepl320123320129_proc72'
================================================================
* Date:           Wed Sep  7 19:00:27 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 1.737 ns |   1.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        4| 18.750 ns | 25.000 ns |    3|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157  |dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s  |        2|        3| 12.500 ns | 18.750 ns |    2|    3|   none  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      80|     353|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      33|    -|
|Register         |        -|      -|     132|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     212|     388|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+----+-----+-----+
    |grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157  |dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s  |        0|      0|  80|  353|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+----+-----+-----+
    |Total                                                              |                                                        |        0|      0|  80|  353|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  15|          3|    1|          3|
    |ap_done         |   9|          2|    1|          2|
    |link_out_0_V_o  |   9|          2|  128|        256|
    +----------------+----+-----------+-----+-----------+
    |Total           |  33|          7|  130|        261|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                      Name                                      |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                       |    2|   0|    2|          0|
    |ap_done_reg                                                                     |    1|   0|    1|          0|
    |grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157_ap_start_reg  |    1|   0|    1|          0|
    |link_out_0_V_o_preg                                                             |  128|   0|  128|          0|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                           |  132|   0|  132|          0|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Block_codeRepl320123320129_proc72 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Block_codeRepl320123320129_proc72 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Block_codeRepl320123320129_proc72 | return value |
|ap_done                | out |    1| ap_ctrl_hs | Block_codeRepl320123320129_proc72 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Block_codeRepl320123320129_proc72 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Block_codeRepl320123320129_proc72 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Block_codeRepl320123320129_proc72 | return value |
|p_read                 |  in |    5|   ap_none  |               p_read              |    scalar    |
|p_read1                |  in |    5|   ap_none  |              p_read1              |    scalar    |
|p_read2                |  in |    5|   ap_none  |              p_read2              |    scalar    |
|p_read3                |  in |    5|   ap_none  |              p_read3              |    scalar    |
|p_read4                |  in |    5|   ap_none  |              p_read4              |    scalar    |
|p_read5                |  in |    5|   ap_none  |              p_read5              |    scalar    |
|p_read6                |  in |    5|   ap_none  |              p_read6              |    scalar    |
|p_read7                |  in |    5|   ap_none  |              p_read7              |    scalar    |
|p_read8                |  in |    5|   ap_none  |              p_read8              |    scalar    |
|p_read9                |  in |    5|   ap_none  |              p_read9              |    scalar    |
|p_read10               |  in |    5|   ap_none  |              p_read10             |    scalar    |
|p_read11               |  in |    5|   ap_none  |              p_read11             |    scalar    |
|p_read12               |  in |    5|   ap_none  |              p_read12             |    scalar    |
|p_read13               |  in |    5|   ap_none  |              p_read13             |    scalar    |
|p_read14               |  in |    5|   ap_none  |              p_read14             |    scalar    |
|link_out_0_V_i         |  in |  128|   ap_ovld  |            link_out_0_V           |    pointer   |
|link_out_0_V_o         | out |  128|   ap_ovld  |            link_out_0_V           |    pointer   |
|link_out_0_V_o_ap_vld  | out |    1|   ap_ovld  |            link_out_0_V           |    pointer   |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_15 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read14)"   --->   Operation 3 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_16 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read13)"   --->   Operation 4 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_17 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read12)"   --->   Operation 5 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_18 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read11)"   --->   Operation 6 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_19 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read10)"   --->   Operation 7 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_20 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read9)"   --->   Operation 8 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_21 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read8)"   --->   Operation 9 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_22 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read7)"   --->   Operation 10 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read621 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read6)"   --->   Operation 11 'read' 'p_read621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read520 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read5)"   --->   Operation 12 'read' 'p_read520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read419 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read4)"   --->   Operation 13 'read' 'p_read419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read318 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read3)"   --->   Operation 14 'read' 'p_read318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read217 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read2)"   --->   Operation 15 'read' 'p_read217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read116 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read1)"   --->   Operation 16 'read' 'p_read116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read15 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read)"   --->   Operation 17 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.73ns)   --->   "call fastcc void @"dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6>"(i5 %p_read15, i5 %p_read116, i5 %p_read217, i5 %p_read318, i5 %p_read419, i5 %p_read520, i5 %p_read621, i5 %p_read_22, i5 %p_read_21, i5 %p_read_20, i5 %p_read_19, i5 %p_read_18, i5 %p_read_17, i5 %p_read_16, i5 %p_read_15)" [firmware/nnet_utils/nnet_dense.h:48->firmware/myproject.cpp:119]   --->   Operation 18 'call' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)"   --->   Operation 19 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @"dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6>"(i5 %p_read15, i5 %p_read116, i5 %p_read217, i5 %p_read318, i5 %p_read419, i5 %p_read520, i5 %p_read621, i5 %p_read_22, i5 %p_read_21, i5 %p_read_20, i5 %p_read_19, i5 %p_read_18, i5 %p_read_17, i5 %p_read_16, i5 %p_read_15)" [firmware/nnet_utils/nnet_dense.h:48->firmware/myproject.cpp:119]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = call i128 @_ssdm_op_Read.ap_auto.i128P(i128* %link_out_0_V)" [firmware/myproject.cpp:121]   --->   Operation 21 'read' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @llvm.part.set.i128.i112(i128 %p_Val2_s, i112 1, i32 8, i32 119)" [firmware/myproject.cpp:121]   --->   Operation 22 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i128P(i128* %link_out_0_V, i128 %p_Result_s)" [firmware/myproject.cpp:121]   --->   Operation 23 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_15           (read           ) [ 001]
p_read_16           (read           ) [ 001]
p_read_17           (read           ) [ 001]
p_read_18           (read           ) [ 001]
p_read_19           (read           ) [ 001]
p_read_20           (read           ) [ 001]
p_read_21           (read           ) [ 001]
p_read_22           (read           ) [ 001]
p_read621           (read           ) [ 001]
p_read520           (read           ) [ 001]
p_read419           (read           ) [ 001]
p_read318           (read           ) [ 001]
p_read217           (read           ) [ 001]
p_read116           (read           ) [ 001]
p_read15            (read           ) [ 001]
specclockdomain_ln0 (specclockdomain) [ 000]
call_ln48           (call           ) [ 000]
p_Val2_s            (read           ) [ 000]
p_Result_s          (partset        ) [ 000]
write_ln121         (write          ) [ 000]
ret_ln0             (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="link_out_0_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="default"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i128.i112"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_15_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="5" slack="0"/>
<pin id="57" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_16_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_17_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_18_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_19_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_20_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_21_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_22_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read621_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read621/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read520_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read520/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read419_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read419/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read318_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read318/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read217_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read217/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read116_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read116/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read15_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_Val2_s_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="0"/>
<pin id="147" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln121_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="128" slack="0"/>
<pin id="153" dir="0" index="2" bw="128" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="5" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="0" index="3" bw="5" slack="0"/>
<pin id="162" dir="0" index="4" bw="5" slack="0"/>
<pin id="163" dir="0" index="5" bw="5" slack="0"/>
<pin id="164" dir="0" index="6" bw="5" slack="0"/>
<pin id="165" dir="0" index="7" bw="5" slack="0"/>
<pin id="166" dir="0" index="8" bw="5" slack="0"/>
<pin id="167" dir="0" index="9" bw="5" slack="0"/>
<pin id="168" dir="0" index="10" bw="5" slack="0"/>
<pin id="169" dir="0" index="11" bw="5" slack="0"/>
<pin id="170" dir="0" index="12" bw="5" slack="0"/>
<pin id="171" dir="0" index="13" bw="5" slack="0"/>
<pin id="172" dir="0" index="14" bw="5" slack="0"/>
<pin id="173" dir="0" index="15" bw="5" slack="0"/>
<pin id="174" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_Result_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="0"/>
<pin id="193" dir="0" index="1" bw="128" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="0" index="3" bw="5" slack="0"/>
<pin id="196" dir="0" index="4" bw="8" slack="0"/>
<pin id="197" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_read_15_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="1"/>
<pin id="206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="209" class="1005" name="p_read_16_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_read_17_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read_17 "/>
</bind>
</comp>

<comp id="219" class="1005" name="p_read_18_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read_18 "/>
</bind>
</comp>

<comp id="224" class="1005" name="p_read_19_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="229" class="1005" name="p_read_20_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="1"/>
<pin id="231" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_read_21_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="1"/>
<pin id="236" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read_21 "/>
</bind>
</comp>

<comp id="239" class="1005" name="p_read_22_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read_22 "/>
</bind>
</comp>

<comp id="244" class="1005" name="p_read621_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="1"/>
<pin id="246" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read621 "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_read520_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read520 "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_read419_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read419 "/>
</bind>
</comp>

<comp id="259" class="1005" name="p_read318_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="1"/>
<pin id="261" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read318 "/>
</bind>
</comp>

<comp id="264" class="1005" name="p_read217_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="1"/>
<pin id="266" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read217 "/>
</bind>
</comp>

<comp id="269" class="1005" name="p_read116_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="1"/>
<pin id="271" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read116 "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_read15_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="28" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="138" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="177"><net_src comp="132" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="178"><net_src comp="126" pin="2"/><net_sink comp="157" pin=3"/></net>

<net id="179"><net_src comp="120" pin="2"/><net_sink comp="157" pin=4"/></net>

<net id="180"><net_src comp="114" pin="2"/><net_sink comp="157" pin=5"/></net>

<net id="181"><net_src comp="108" pin="2"/><net_sink comp="157" pin=6"/></net>

<net id="182"><net_src comp="102" pin="2"/><net_sink comp="157" pin=7"/></net>

<net id="183"><net_src comp="96" pin="2"/><net_sink comp="157" pin=8"/></net>

<net id="184"><net_src comp="90" pin="2"/><net_sink comp="157" pin=9"/></net>

<net id="185"><net_src comp="84" pin="2"/><net_sink comp="157" pin=10"/></net>

<net id="186"><net_src comp="78" pin="2"/><net_sink comp="157" pin=11"/></net>

<net id="187"><net_src comp="72" pin="2"/><net_sink comp="157" pin=12"/></net>

<net id="188"><net_src comp="66" pin="2"/><net_sink comp="157" pin=13"/></net>

<net id="189"><net_src comp="60" pin="2"/><net_sink comp="157" pin=14"/></net>

<net id="190"><net_src comp="54" pin="2"/><net_sink comp="157" pin=15"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="144" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="191" pin=4"/></net>

<net id="203"><net_src comp="191" pin="5"/><net_sink comp="150" pin=2"/></net>

<net id="207"><net_src comp="54" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="157" pin=15"/></net>

<net id="212"><net_src comp="60" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="157" pin=14"/></net>

<net id="217"><net_src comp="66" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="157" pin=13"/></net>

<net id="222"><net_src comp="72" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="157" pin=12"/></net>

<net id="227"><net_src comp="78" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="157" pin=11"/></net>

<net id="232"><net_src comp="84" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="157" pin=10"/></net>

<net id="237"><net_src comp="90" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="157" pin=9"/></net>

<net id="242"><net_src comp="96" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="157" pin=8"/></net>

<net id="247"><net_src comp="102" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="157" pin=7"/></net>

<net id="252"><net_src comp="108" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="157" pin=6"/></net>

<net id="257"><net_src comp="114" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="157" pin=5"/></net>

<net id="262"><net_src comp="120" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="267"><net_src comp="126" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="272"><net_src comp="132" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="277"><net_src comp="138" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="157" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: link_out_0_V | {2 }
 - Input state : 
	Port: Block_codeRepl320123320129_proc72 : p_read | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read1 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read2 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read3 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read4 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read5 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read6 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read7 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read8 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read9 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read10 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read11 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read12 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read13 | {1 }
	Port: Block_codeRepl320123320129_proc72 : p_read14 | {1 }
	Port: Block_codeRepl320123320129_proc72 : link_out_0_V | {2 }
  - Chain level:
	State 1
	State 2
		write_ln121 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                          |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|
|   call   | grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |   155   |   103   |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                        p_read_15_read_fu_54                       |    0    |    0    |
|          |                        p_read_16_read_fu_60                       |    0    |    0    |
|          |                        p_read_17_read_fu_66                       |    0    |    0    |
|          |                        p_read_18_read_fu_72                       |    0    |    0    |
|          |                        p_read_19_read_fu_78                       |    0    |    0    |
|          |                        p_read_20_read_fu_84                       |    0    |    0    |
|          |                        p_read_21_read_fu_90                       |    0    |    0    |
|   read   |                        p_read_22_read_fu_96                       |    0    |    0    |
|          |                       p_read621_read_fu_102                       |    0    |    0    |
|          |                       p_read520_read_fu_108                       |    0    |    0    |
|          |                       p_read419_read_fu_114                       |    0    |    0    |
|          |                       p_read318_read_fu_120                       |    0    |    0    |
|          |                       p_read217_read_fu_126                       |    0    |    0    |
|          |                       p_read116_read_fu_132                       |    0    |    0    |
|          |                        p_read15_read_fu_138                       |    0    |    0    |
|          |                        p_Val2_s_read_fu_144                       |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   write  |                      write_ln121_write_fu_150                     |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|  partset |                         p_Result_s_fu_191                         |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   Total  |                                                                   |   155   |   103   |
|----------|-------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|p_read116_reg_269|    5   |
| p_read15_reg_274|    5   |
|p_read217_reg_264|    5   |
|p_read318_reg_259|    5   |
|p_read419_reg_254|    5   |
|p_read520_reg_249|    5   |
|p_read621_reg_244|    5   |
|p_read_15_reg_204|    5   |
|p_read_16_reg_209|    5   |
|p_read_17_reg_214|    5   |
|p_read_18_reg_219|    5   |
|p_read_19_reg_224|    5   |
|p_read_20_reg_229|    5   |
|p_read_21_reg_234|    5   |
|p_read_22_reg_239|    5   |
+-----------------+--------+
|      Total      |   75   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p1  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p2  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p3  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p4  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p5  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p6  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p7  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p8  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p9  |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p10 |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p11 |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p12 |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p13 |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p14 |   2  |   5  |   10   ||    9    |
| grp_dense_resource_ap_ufixed_ap_fixed_16_5_5_3_0_config6_s_fu_157 |  p15 |   2  |   5  |   10   ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   150  ||  12.75  ||   135   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   155  |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   135  |
|  Register |    -   |   75   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   230  |   238  |
+-----------+--------+--------+--------+
