--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml PC.twx PC.ncd -o PC.twr PC.pcf

Design file:              PC.ncd
Physical constraint file: PC.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
actual_PC<0> |   -0.297(R)|    1.451(R)|clk_BUFGP         |   0.000|
actual_PC<1> |    0.268(R)|    0.994(R)|clk_BUFGP         |   0.000|
actual_PC<2> |   -0.071(R)|    1.270(R)|clk_BUFGP         |   0.000|
actual_PC<3> |    0.581(R)|    0.749(R)|clk_BUFGP         |   0.000|
actual_PC<4> |    0.554(R)|    0.769(R)|clk_BUFGP         |   0.000|
actual_PC<5> |    0.347(R)|    0.931(R)|clk_BUFGP         |   0.000|
actual_PC<6> |    0.356(R)|    0.923(R)|clk_BUFGP         |   0.000|
actual_PC<7> |    1.041(R)|    0.376(R)|clk_BUFGP         |   0.000|
actual_PC<8> |   -0.288(R)|    1.447(R)|clk_BUFGP         |   0.000|
actual_PC<9> |   -0.274(R)|    1.427(R)|clk_BUFGP         |   0.000|
actual_PC<10>|    3.952(R)|   -0.799(R)|clk_BUFGP         |   0.000|
actual_PC<11>|    3.951(R)|   -0.798(R)|clk_BUFGP         |   0.000|
actual_PC<12>|    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
actual_PC<13>|    3.948(R)|   -0.794(R)|clk_BUFGP         |   0.000|
actual_PC<14>|    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
actual_PC<15>|    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
actual_PC<16>|    3.940(R)|   -0.784(R)|clk_BUFGP         |   0.000|
actual_PC<17>|    3.943(R)|   -0.788(R)|clk_BUFGP         |   0.000|
actual_PC<18>|    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
actual_PC<19>|    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
actual_PC<20>|    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
actual_PC<21>|    3.954(R)|   -0.801(R)|clk_BUFGP         |   0.000|
actual_PC<22>|    3.929(R)|   -0.771(R)|clk_BUFGP         |   0.000|
actual_PC<23>|    3.932(R)|   -0.775(R)|clk_BUFGP         |   0.000|
actual_PC<24>|    3.929(R)|   -0.771(R)|clk_BUFGP         |   0.000|
actual_PC<25>|    3.928(R)|   -0.770(R)|clk_BUFGP         |   0.000|
actual_PC<26>|    3.930(R)|   -0.772(R)|clk_BUFGP         |   0.000|
actual_PC<27>|    3.931(R)|   -0.774(R)|clk_BUFGP         |   0.000|
actual_PC<28>|    3.931(R)|   -0.774(R)|clk_BUFGP         |   0.000|
actual_PC<29>|    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
actual_PC<30>|    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
actual_PC<31>|    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
reset        |    2.907(R)|    0.787(R)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
salida_PC<0> |    5.623(R)|clk_BUFGP         |   0.000|
salida_PC<1> |    5.604(R)|clk_BUFGP         |   0.000|
salida_PC<2> |    5.620(R)|clk_BUFGP         |   0.000|
salida_PC<3> |    5.623(R)|clk_BUFGP         |   0.000|
salida_PC<4> |    5.619(R)|clk_BUFGP         |   0.000|
salida_PC<5> |    5.604(R)|clk_BUFGP         |   0.000|
salida_PC<6> |    5.602(R)|clk_BUFGP         |   0.000|
salida_PC<7> |    5.607(R)|clk_BUFGP         |   0.000|
salida_PC<8> |    5.628(R)|clk_BUFGP         |   0.000|
salida_PC<9> |    5.604(R)|clk_BUFGP         |   0.000|
salida_PC<10>|    7.228(R)|clk_BUFGP         |   0.000|
salida_PC<11>|    8.221(R)|clk_BUFGP         |   0.000|
salida_PC<12>|    7.755(R)|clk_BUFGP         |   0.000|
salida_PC<13>|    7.007(R)|clk_BUFGP         |   0.000|
salida_PC<14>|    6.564(R)|clk_BUFGP         |   0.000|
salida_PC<15>|    7.244(R)|clk_BUFGP         |   0.000|
salida_PC<16>|    7.239(R)|clk_BUFGP         |   0.000|
salida_PC<17>|    7.250(R)|clk_BUFGP         |   0.000|
salida_PC<18>|    7.006(R)|clk_BUFGP         |   0.000|
salida_PC<19>|    7.840(R)|clk_BUFGP         |   0.000|
salida_PC<20>|    7.862(R)|clk_BUFGP         |   0.000|
salida_PC<21>|    7.452(R)|clk_BUFGP         |   0.000|
salida_PC<22>|    7.899(R)|clk_BUFGP         |   0.000|
salida_PC<23>|    7.028(R)|clk_BUFGP         |   0.000|
salida_PC<24>|    7.604(R)|clk_BUFGP         |   0.000|
salida_PC<25>|    7.634(R)|clk_BUFGP         |   0.000|
salida_PC<26>|    7.321(R)|clk_BUFGP         |   0.000|
salida_PC<27>|    7.870(R)|clk_BUFGP         |   0.000|
salida_PC<28>|    7.079(R)|clk_BUFGP         |   0.000|
salida_PC<29>|    6.544(R)|clk_BUFGP         |   0.000|
salida_PC<30>|    7.353(R)|clk_BUFGP         |   0.000|
salida_PC<31>|    7.261(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+


Analysis completed Tue Oct 11 18:19:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



