{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669806158450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669806158450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 16:32:38 2022 " "Processing started: Wed Nov 30 16:32:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669806158450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806158450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-CPU -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-CPU -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806158450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669806158732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669806158732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporary.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file temporary.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporary_register-behav " "Found design unit 1: temporary_register-behav" {  } { { "temporary.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/temporary.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165720 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporary_register " "Found entity 1: temporary_register" {  } { { "temporary.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/temporary.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se10-bhv " "Found design unit 1: se10-bhv" {  } { { "se10.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/se10.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""} { "Info" "ISGN_ENTITY_NAME" "1 se10 " "Found entity 1: se10" {  } { { "se10.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/se10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se7-bhv " "Found design unit 1: se7-bhv" {  } { { "se7.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/se7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""} { "Info" "ISGN_ENTITY_NAME" "1 se7 " "Found entity 1: se7" {  } { { "se7.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/se7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behav " "Found design unit 1: register_file-behav" {  } { { "register_file.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/register_file.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8to1-Struct " "Found design unit 1: MUX8to1-Struct" {  } { { "MUX8to1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX8to1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8to1 " "Found entity 1: MUX8to1" {  } { { "MUX8to1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX8to1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-Struct " "Found design unit 1: MUX_4_1-Struct" {  } { { "MUX4to1.vhd" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX4to1.vhd" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-Struct " "Found design unit 1: MUX_2_1-Struct" {  } { { "MUX2to1.vhd" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "MUX2to1.vhd" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1_16BIT-Struct " "Found design unit 1: MUX_8X1_16BIT-Struct" {  } { { "MUX_8X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8X1_16BIT " "Found entity 1: MUX_8X1_16BIT" {  } { { "MUX_8X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1_4BIT-Struct " "Found design unit 1: MUX_8X1_4BIT-Struct" {  } { { "MUX_8X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8X1_4BIT " "Found entity 1: MUX_8X1_4BIT" {  } { { "MUX_8X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1_16BIT-Struct " "Found design unit 1: MUX_4x1_16BIT-Struct" {  } { { "MUX_4X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1_16BIT " "Found entity 1: MUX_4x1_16BIT" {  } { { "MUX_4X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4X1_4BIT-Struct " "Found design unit 1: MUX_4X1_4BIT-Struct" {  } { { "MUX_4X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1_4BIT " "Found entity 1: MUX_4X1_4BIT" {  } { { "MUX_4X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_3bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_3bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1_3BIT-struct " "Found design unit 1: MUX_4x1_3BIT-struct" {  } { { "MUX_4x1_3BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_4x1_3BIT.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1_3BIT " "Found entity 1: MUX_4x1_3BIT" {  } { { "MUX_4x1_3BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_4x1_3BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1X2_16BIT-Struct " "Found design unit 1: MUX_1X2_16BIT-Struct" {  } { { "MUX_2X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1X2_16BIT " "Found entity 1: MUX_1X2_16BIT" {  } { { "MUX_2X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1X2_4BIT-Struct " "Found design unit 1: MUX_1X2_4BIT-Struct" {  } { { "MUX_2X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1X2_4BIT " "Found entity 1: MUX_1X2_4BIT" {  } { { "MUX_2X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-bhv " "Found design unit 1: main-bhv" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lmsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmsm-bhv " "Found design unit 1: lmsm-bhv" {  } { { "lmsm.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmsm " "Found entity 1: lmsm" {  } { { "lmsm.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux1to2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX1to2-Struct " "Found design unit 1: DEMUX1to2-Struct" {  } { { "DEMUX1to2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DEMUX1to2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX1to2 " "Found entity 1: DEMUX1to2" {  } { { "DEMUX1to2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DEMUX1to2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1x2_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux_1x2_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_1X2_16BIT-Struct " "Found design unit 1: DEMUX_1X2_16BIT-Struct" {  } { { "DEMUX_1X2_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1X2_16BIT " "Found entity 1: DEMUX_1X2_16BIT" {  } { { "DEMUX_1X2_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1x2_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux_1x2_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_1X2_4BIT-Struct " "Found design unit 1: DEMUX_1X2_4BIT-Struct" {  } { { "DEMUX_1X2_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1X2_4BIT " "Found entity 1: DEMUX_1X2_4BIT" {  } { { "DEMUX_1X2_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-a1 " "Found design unit 1: alu-a1" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669806165783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669806165814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:add_instance " "Elaborating entity \"main\" for hierarchy \"main:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806165834 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_next main.vhdl(170) " "VHDL Process Statement warning at main.vhdl(170): inferring latch(es) for signal or variable \"carry_next\", which holds its previous value in one or more paths through the process" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_next main.vhdl(170) " "VHDL Process Statement warning at main.vhdl(170): inferring latch(es) for signal or variable \"zero_next\", which holds its previous value in one or more paths through the process" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lmsm_count_next main.vhdl(170) " "VHDL Process Statement warning at main.vhdl(170): inferring latch(es) for signal or variable \"lmsm_count_next\", which holds its previous value in one or more paths through the process" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[0\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[0\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[1\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[1\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[2\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[2\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[3\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[3\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[4\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[4\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[5\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[5\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[6\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[6\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[7\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[7\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[8\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[8\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[9\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[9\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[10\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[10\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[11\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[11\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[12\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[12\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[13\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[13\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[14\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[14\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[15\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[15\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[16\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[16\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[17\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[17\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[18\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[18\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[19\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[19\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[20\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[20\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[21\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[21\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[22\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[22\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[23\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[23\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[24\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[24\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[25\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[25\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[26\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[26\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[27\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[27\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[28\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[28\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[29\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[29\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[30\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[30\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmsm_count_next\[31\] main.vhdl(170) " "Inferred latch for \"lmsm_count_next\[31\]\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_next main.vhdl(170) " "Inferred latch for \"zero_next\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_next main.vhdl(170) " "Inferred latch for \"carry_next\" at main.vhdl(170)" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806165845 "|DUT|main:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file main:add_instance\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"main:add_instance\|register_file:rf\"" {  } { { "main.vhdl" "rf" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806165877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory main:add_instance\|memory:memory_main " "Elaborating entity \"memory\" for hierarchy \"main:add_instance\|memory:memory_main\"" {  } { { "main.vhdl" "memory_main" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806165892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_storage memory.vhdl(39) " "VHDL Process Statement warning at memory.vhdl(39): signal \"memory_storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M_data memory.vhdl(36) " "VHDL Process Statement warning at memory.vhdl(36): inferring latch(es) for signal or variable \"M_data\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[0\] memory.vhdl(36) " "Inferred latch for \"M_data\[0\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[1\] memory.vhdl(36) " "Inferred latch for \"M_data\[1\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[2\] memory.vhdl(36) " "Inferred latch for \"M_data\[2\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[3\] memory.vhdl(36) " "Inferred latch for \"M_data\[3\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[4\] memory.vhdl(36) " "Inferred latch for \"M_data\[4\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[5\] memory.vhdl(36) " "Inferred latch for \"M_data\[5\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[6\] memory.vhdl(36) " "Inferred latch for \"M_data\[6\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[7\] memory.vhdl(36) " "Inferred latch for \"M_data\[7\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[8\] memory.vhdl(36) " "Inferred latch for \"M_data\[8\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[9\] memory.vhdl(36) " "Inferred latch for \"M_data\[9\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[10\] memory.vhdl(36) " "Inferred latch for \"M_data\[10\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[11\] memory.vhdl(36) " "Inferred latch for \"M_data\[11\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[12\] memory.vhdl(36) " "Inferred latch for \"M_data\[12\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[13\] memory.vhdl(36) " "Inferred latch for \"M_data\[13\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[14\] memory.vhdl(36) " "Inferred latch for \"M_data\[14\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data\[15\] memory.vhdl(36) " "Inferred latch for \"M_data\[15\]\" at memory.vhdl(36)" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|memory:memory_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporary_register main:add_instance\|temporary_register:t1 " "Elaborating entity \"temporary_register\" for hierarchy \"main:add_instance\|temporary_register:t1\"" {  } { { "main.vhdl" "t1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu main:add_instance\|alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"main:add_instance\|alu:alu_main\"" {  } { { "main.vhdl" "alu_main" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X alu.vhdl(36) " "VHDL Process Statement warning at alu.vhdl(36): inferring latch(es) for signal or variable \"X\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(36) " "VHDL Process Statement warning at alu.vhdl(36): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(36) " "VHDL Process Statement warning at alu.vhdl(36): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669806166221 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(36) " "Inferred latch for \"Z\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(36) " "Inferred latch for \"C\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] alu.vhdl(36) " "Inferred latch for \"X\[0\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] alu.vhdl(36) " "Inferred latch for \"X\[1\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] alu.vhdl(36) " "Inferred latch for \"X\[2\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] alu.vhdl(36) " "Inferred latch for \"X\[3\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] alu.vhdl(36) " "Inferred latch for \"X\[4\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] alu.vhdl(36) " "Inferred latch for \"X\[5\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] alu.vhdl(36) " "Inferred latch for \"X\[6\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] alu.vhdl(36) " "Inferred latch for \"X\[7\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[8\] alu.vhdl(36) " "Inferred latch for \"X\[8\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[9\] alu.vhdl(36) " "Inferred latch for \"X\[9\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[10\] alu.vhdl(36) " "Inferred latch for \"X\[10\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[11\] alu.vhdl(36) " "Inferred latch for \"X\[11\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[12\] alu.vhdl(36) " "Inferred latch for \"X\[12\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[13\] alu.vhdl(36) " "Inferred latch for \"X\[13\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[14\] alu.vhdl(36) " "Inferred latch for \"X\[14\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[15\] alu.vhdl(36) " "Inferred latch for \"X\[15\]\" at alu.vhdl(36)" {  } { { "alu.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 "|DUT|main:add_instance|alu:alu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se7 main:add_instance\|se7:se7_main " "Elaborating entity \"se7\" for hierarchy \"main:add_instance\|se7:se7_main\"" {  } { { "main.vhdl" "se7_main" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se10 main:add_instance\|se10:se10_main " "Elaborating entity \"se10\" for hierarchy \"main:add_instance\|se10:se10_main\"" {  } { { "main.vhdl" "se10_main" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmsm main:add_instance\|lmsm:lmsm_main " "Elaborating entity \"lmsm\" for hierarchy \"main:add_instance\|lmsm:lmsm_main\"" {  } { { "main.vhdl" "lmsm_main" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166252 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_add lmsm.vhdl(13) " "VHDL Process Statement warning at lmsm.vhdl(13): inferring latch(es) for signal or variable \"r_add\", which holds its previous value in one or more paths through the process" {  } { { "lmsm.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669806166252 "|DUT|main:add_instance|lmsm:lmsm_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_add\[0\] lmsm.vhdl(13) " "Inferred latch for \"r_add\[0\]\" at lmsm.vhdl(13)" {  } { { "lmsm.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166252 "|DUT|main:add_instance|lmsm:lmsm_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_add\[1\] lmsm.vhdl(13) " "Inferred latch for \"r_add\[1\]\" at lmsm.vhdl(13)" {  } { { "lmsm.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806166252 "|DUT|main:add_instance|lmsm:lmsm_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1X2_16BIT main:add_instance\|MUX_1X2_16BIT:m1 " "Elaborating entity \"MUX_1X2_16BIT\" for hierarchy \"main:add_instance\|MUX_1X2_16BIT:m1\"" {  } { { "main.vhdl" "m1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1X2_4BIT main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1 " "Elaborating entity \"MUX_1X2_4BIT\" for hierarchy \"main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\"" {  } { { "MUX_2X1_16BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1 " "Elaborating entity \"MUX_2_1\" for hierarchy \"main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\"" {  } { { "MUX_2X1_4BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|INVERTER:NOT1 " "Elaborating entity \"INVERTER\" for hierarchy \"main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|INVERTER:NOT1\"" {  } { { "MUX2to1.vhd" "NOT1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|AND_2:AND1\"" {  } { { "MUX2to1.vhd" "AND1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"main:add_instance\|MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|OR_2:OR1\"" {  } { { "MUX2to1.vhd" "OR1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1_16BIT main:add_instance\|MUX_4x1_16BIT:m2 " "Elaborating entity \"MUX_4x1_16BIT\" for hierarchy \"main:add_instance\|MUX_4x1_16BIT:m2\"" {  } { { "main.vhdl" "m2" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4X1_4BIT main:add_instance\|MUX_4x1_16BIT:m2\|MUX_4X1_4BIT:M1 " "Elaborating entity \"MUX_4X1_4BIT\" for hierarchy \"main:add_instance\|MUX_4x1_16BIT:m2\|MUX_4X1_4BIT:M1\"" {  } { { "MUX_4X1_16BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 main:add_instance\|MUX_4x1_16BIT:m2\|MUX_4X1_4BIT:M1\|MUX_4_1:M1 " "Elaborating entity \"MUX_4_1\" for hierarchy \"main:add_instance\|MUX_4x1_16BIT:m2\|MUX_4X1_4BIT:M1\|MUX_4_1:M1\"" {  } { { "MUX_4X1_4BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1_3BIT main:add_instance\|MUX_4x1_3BIT:m4 " "Elaborating entity \"MUX_4x1_3BIT\" for hierarchy \"main:add_instance\|MUX_4x1_3BIT:m4\"" {  } { { "main.vhdl" "m4" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8X1_16BIT main:add_instance\|MUX_8X1_16BIT:m8 " "Elaborating entity \"MUX_8X1_16BIT\" for hierarchy \"main:add_instance\|MUX_8X1_16BIT:m8\"" {  } { { "main.vhdl" "m8" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8X1_4BIT main:add_instance\|MUX_8X1_16BIT:m8\|MUX_8X1_4BIT:M1 " "Elaborating entity \"MUX_8X1_4BIT\" for hierarchy \"main:add_instance\|MUX_8X1_16BIT:m8\|MUX_8X1_4BIT:M1\"" {  } { { "MUX_8X1_16BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8to1 main:add_instance\|MUX_8X1_16BIT:m8\|MUX_8X1_4BIT:M1\|MUX8to1:M1 " "Elaborating entity \"MUX8to1\" for hierarchy \"main:add_instance\|MUX_8X1_16BIT:m8\|MUX_8X1_4BIT:M1\|MUX8to1:M1\"" {  } { { "MUX_8X1_4BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1X2_16BIT main:add_instance\|DEMUX_1X2_16BIT:demux " "Elaborating entity \"DEMUX_1X2_16BIT\" for hierarchy \"main:add_instance\|DEMUX_1X2_16BIT:demux\"" {  } { { "main.vhdl" "demux" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/main.vhdl" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1X2_4BIT main:add_instance\|DEMUX_1X2_16BIT:demux\|DEMUX_1X2_4BIT:M1 " "Elaborating entity \"DEMUX_1X2_4BIT\" for hierarchy \"main:add_instance\|DEMUX_1X2_16BIT:demux\|DEMUX_1X2_4BIT:M1\"" {  } { { "DEMUX_1X2_16BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806166998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX1to2 main:add_instance\|DEMUX_1X2_16BIT:demux\|DEMUX_1X2_4BIT:M1\|DEMUX1to2:M1 " "Elaborating entity \"DEMUX1to2\" for hierarchy \"main:add_instance\|DEMUX_1X2_16BIT:demux\|DEMUX_1X2_4BIT:M1\|DEMUX1to2:M1\"" {  } { { "DEMUX_1X2_4BIT.vhdl" "M1" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806167004 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "main:add_instance\|memory:memory_main\|memory_storage " "RAM logic \"main:add_instance\|memory:memory_main\|memory_storage\" is uninferred because MIF is not supported for the selected family" {  } { { "memory.vhdl" "memory_storage" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1669806168348 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669806168348 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669806168755 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669806168755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "247 " "247 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669806168755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669806169052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669806169052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669806169083 "|DUT|input_vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE224-CPU_Project/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669806169083 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669806169083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669806169083 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669806169083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669806169083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669806169099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 16:32:49 2022 " "Processing ended: Wed Nov 30 16:32:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669806169099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669806169099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669806169099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669806169099 ""}
