LSE_CPS_ID_1 "d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd:9[4:7]"
LSE_CPS_ID_2 "d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd:8[6:7]"
LSE_CPS_ID_3 "d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd:8[4:5]"
LSE_CPS_ID_4 "d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd:9[8:13]"
LSE_CPS_ID_5 "d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd:24[23:38]"
LSE_CPS_ID_6 "d:/rtl_fpga/verilog/aula15_mux/half_adder_behavioral.vhd:24[23:38]"
