/*
 *      Copyright (C) 2012 Nexell Co., All Rights Reserved
 *      Nexell Co. Proprietary & Confidential
 *
 *      NEXELL INFORMS THAT THIS CODE AND INFORMATION IS PROVIDED "AS IS" BASE
 *      AND WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING
 *      BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR
 *	FITNESS
 *      FOR A PARTICULAR PURPOSE.
 *
 *      Module          : Display Top Clock Generator
 *      File            : nx_disptop_clkgen.h
 *      Description     :
 *      Author          : SoC Team
 *      History         : 
 */
#ifndef __NX_DISPTOP_CLKGEN_H__
#define __NX_DISPTOP_CLKGEN_H__

#include "../base/nx_prototype.h"

#ifdef	__cplusplus
extern "C"
{
#endif

//------------------------------------------------------------------------------
/// @defgroup
//------------------------------------------------------------------------------
//@{

	struct	NX_DISPTOP_CLKGEN_RegisterSet
	{
		volatile U32	CLKENB;			///< 0x40 : Clock Enable Register
		volatile U32	CLKGEN[4];			///< 0x44 : Clock Generate Register
	};


	//enum BCLKMODE
	//{
	//	BCLKMODE_DISABLE,
	//	BCLKMODE_DYNAMIC,
	//	BCLKMODE_ALWAYS,
	//	BCLKMODE_FORCE32 = 0x7fffffff
	//};


	//struct ClockGroupRegisterSet
	//{
    //	volatile U32 CLKENB;
	//    volatile U32 CLKGEN[1];
	//};
	CBOOL		NX_DISPTOP_CLKGEN_Initialize( void );
	U32			NX_DISPTOP_CLKGEN_GetNumberOfModule( void );
	U32 		NX_DISPTOP_CLKGEN_GetPhysicalAddress( U32 ModuleIndex );
	U32			NX_DISPTOP_CLKGEN_GetSizeOfRegisterSet( void );
	void		NX_DISPTOP_CLKGEN_SetBaseAddress( U32 ModuleIndex, void* BaseAddress );
	void*		NX_DISPTOP_CLKGEN_GetBaseAddress( U32 ModuleIndex );

	void		NX_DISPTOP_CLKGEN_SetClockPClkMode( U32 ModuleIndex, NX_PCLKMODE mode );
	NX_PCLKMODE	NX_DISPTOP_CLKGEN_GetClockPClkMode( U32 ModuleIndex );
	void		NX_DISPTOP_CLKGEN_SetClockSource( U32 ModuleIndex, U32 Index, U32 ClkSrc );
	U32			NX_DISPTOP_CLKGEN_GetClockSource( U32 ModuleIndex, U32 Index );
	void		NX_DISPTOP_CLKGEN_SetClockDivisor( U32 ModuleIndex, U32 Index, U32 Divisor );
	U32			NX_DISPTOP_CLKGEN_GetClockDivisor( U32 ModuleIndex, U32 Index );
	void		NX_DISPTOP_CLKGEN_SetClockDivisorEnable( U32 ModuleIndex, CBOOL Enable );
	CBOOL		NX_DISPTOP_CLKGEN_GetClockDivisorEnable( U32 ModuleIndex );

	void		NX_DISPTOP_CLKGEN_SetClockBClkMode( U32 ModuleIndex, NX_BCLKMODE mode );
	NX_BCLKMODE	NX_DISPTOP_CLKGEN_GetClockBClkMode( U32 ModuleIndex );

	//void		NX_DISPTOP_CLKGEN_SetClockInInv( U32 ModuleIndex, CBOOL OutClkInv );
	//CBOOL		NX_DISPTOP_CLKGEN_GetClockInInv( U32 ModuleIndex );

	void		NX_DISPTOP_CLKGEN_SetClockOutInv( U32 ModuleIndex, U32 Index, CBOOL OutClkInv );
	CBOOL		NX_DISPTOP_CLKGEN_GetClockOutInv( U32 ModuleIndex, U32 Index );

	CBOOL		NX_DISPTOP_CLKGEN_SetInputInv( U32 ModuleIndex, U32 Index, CBOOL OutClkInv );
	CBOOL		NX_DISPTOP_CLKGEN_GetInputInv( U32 ModuleIndex, U32 Index );

	//--------
	// Syncgen ¿ë Out Clock 1/2 ns delay Enable
	//@added choiyk 2012-10-31 ¿ÀÈÄ 3:41:47
	//---------
	void NX_DISPTOP_CLKGEN_SetClockOutSelect( U32 ModuleIndex, U32 Index, CBOOL bBypass );


#ifdef	__cplusplus
}
#endif

#endif // __NX_DISPTOP_CLKGEN_H__