library ieee;
use ieee.std_logic_1164.all;

entity PC is

	port(
		CLK:	in	std_logic;
		INPUT:	in std_logic;
		PC: out std_logic_vector(7 downto 0);
		PC_INC: in std_logic;
		PC_LD: in std_logic;
		Reset: in std_logic);
		
end entity;

architecture behavior of PC is 
	signal inc: std_logic_vector(7 downto 0);
begin 
process (CLK, Reset)
begin
	if(Reset = '1') then 
		inc <= (others => '0');
	elsif(rising_edge(CLK))) then
		if(PC_INC = '1') then
			inc <= inc + 1;
		elsif(PC_LD = '1') then 
			inc <= INPUT;
		end if;
	end if;
end process;
PC <= inc;
end behavior;
	