
Final_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c44  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  08005dd4  08005dd4  00006dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061ec  080061ec  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080061ec  080061ec  000071ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061f4  080061f4  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061f4  080061f4  000071f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080061f8  080061f8  000071f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080061fc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c5fc  2000005c  08006258  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000c658  08006258  00008658  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e61d  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002190  00000000  00000000  000166a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00018840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000096c  00000000  00000000  00019480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000267f1  00000000  00000000  00019dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ea9a  00000000  00000000  000405dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebe79  00000000  00000000  0004f077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013aef0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003754  00000000  00000000  0013af34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0013e688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005dbc 	.word	0x08005dbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08005dbc 	.word	0x08005dbc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:

void Send_Webhook_Trigger(char* action);
void Listen_For_Next_Chunk(void);

int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	@ 0x28
 80005b0:	af00      	add	r7, sp, #0
  HAL_Init();
 80005b2:	f000 fe89 	bl	80012c8 <HAL_Init>
  SystemClock_Config();
 80005b6:	f000 fb9f 	bl	8000cf8 <SystemClock_Config>
  MX_GPIO_Init();
 80005ba:	f000 fc57 	bl	8000e6c <MX_GPIO_Init>
  MX_DMA_Init();
 80005be:	f000 fc37 	bl	8000e30 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005c2:	f000 fc0d 	bl	8000de0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80005c6:	f000 fbd9 	bl	8000d7c <MX_SPI1_Init>

  ST7735_Init();
 80005ca:	f000 fa51 	bl	8000a70 <ST7735_Init>
  ST7735_FillScreen(BLUE);
 80005ce:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 80005d2:	f000 fa8c 	bl	8000aee <ST7735_FillScreen>
  ST7735_UpdateCharCursor(0,0);
 80005d6:	2100      	movs	r1, #0
 80005d8:	2000      	movs	r0, #0
 80005da:	f000 fae7 	bl	8000bac <ST7735_UpdateCharCursor>
  ST7735_PrintString("Offset Mode Ready.");
 80005de:	486a      	ldr	r0, [pc, #424]	@ (8000788 <main+0x1dc>)
 80005e0:	f000 fb6e 	bl	8000cc0 <ST7735_PrintString>

  // Start Listening
  total_bytes_received = 0;
 80005e4:	4b69      	ldr	r3, [pc, #420]	@ (800078c <main+0x1e0>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
  Listen_For_Next_Chunk();
 80005ea:	f000 f931 	bl	8000850 <Listen_For_Next_Chunk>

  int heartbeat = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	627b      	str	r3, [r7, #36]	@ 0x24
  char statusBuf[30];

  while (1)
  {
      Send_Webhook_Trigger("poll");
 80005f2:	4867      	ldr	r0, [pc, #412]	@ (8000790 <main+0x1e4>)
 80005f4:	f000 f952 	bl	800089c <Send_Webhook_Trigger>

      for(int i=0; i<20; i++) {
 80005f8:	2300      	movs	r3, #0
 80005fa:	623b      	str	r3, [r7, #32]
 80005fc:	e0be      	b.n	800077c <main+0x1d0>
          HAL_Delay(100);
 80005fe:	2064      	movs	r0, #100	@ 0x64
 8000600:	f000 fede 	bl	80013c0 <HAL_Delay>

          heartbeat = !heartbeat;
 8000604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000606:	2b00      	cmp	r3, #0
 8000608:	bf0c      	ite	eq
 800060a:	2301      	moveq	r3, #1
 800060c:	2300      	movne	r3, #0
 800060e:	b2db      	uxtb	r3, r3
 8000610:	627b      	str	r3, [r7, #36]	@ 0x24
          ST7735_DrawPixel(127, 0, heartbeat ? GREEN : BLACK);
 8000612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000614:	2b00      	cmp	r3, #0
 8000616:	d002      	beq.n	800061e <main+0x72>
 8000618:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800061c:	e000      	b.n	8000620 <main+0x74>
 800061e:	2300      	movs	r3, #0
 8000620:	461a      	mov	r2, r3
 8000622:	2100      	movs	r1, #0
 8000624:	207f      	movs	r0, #127	@ 0x7f
 8000626:	f000 fa93 	bl	8000b50 <ST7735_DrawPixel>

          // Progress Update
          if (update_screen_progress) {
 800062a:	4b5a      	ldr	r3, [pc, #360]	@ (8000794 <main+0x1e8>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	b2db      	uxtb	r3, r3
 8000630:	2b00      	cmp	r3, #0
 8000632:	d012      	beq.n	800065a <main+0xae>
              update_screen_progress = false;
 8000634:	4b57      	ldr	r3, [pc, #348]	@ (8000794 <main+0x1e8>)
 8000636:	2200      	movs	r2, #0
 8000638:	701a      	strb	r2, [r3, #0]
              ST7735_UpdateCharCursor(0, 20);
 800063a:	2114      	movs	r1, #20
 800063c:	2000      	movs	r0, #0
 800063e:	f000 fab5 	bl	8000bac <ST7735_UpdateCharCursor>
              sprintf(statusBuf, "RX: %lu / %d", total_bytes_received, IMAGE_SIZE);
 8000642:	4b52      	ldr	r3, [pc, #328]	@ (800078c <main+0x1e0>)
 8000644:	681a      	ldr	r2, [r3, #0]
 8000646:	4638      	mov	r0, r7
 8000648:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800064c:	4952      	ldr	r1, [pc, #328]	@ (8000798 <main+0x1ec>)
 800064e:	f004 feff 	bl	8005450 <siprintf>
              ST7735_PrintString(statusBuf);
 8000652:	463b      	mov	r3, r7
 8000654:	4618      	mov	r0, r3
 8000656:	f000 fb33 	bl	8000cc0 <ST7735_PrintString>
          }

          // Case A: Full Image
          if (full_image_ready) {
 800065a:	4b50      	ldr	r3, [pc, #320]	@ (800079c <main+0x1f0>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	b2db      	uxtb	r3, r3
 8000660:	2b00      	cmp	r3, #0
 8000662:	d014      	beq.n	800068e <main+0xe2>
              full_image_ready = false;
 8000664:	4b4d      	ldr	r3, [pc, #308]	@ (800079c <main+0x1f0>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]

              ST7735_UpdateCharCursor(0, 30);
 800066a:	211e      	movs	r1, #30
 800066c:	2000      	movs	r0, #0
 800066e:	f000 fa9d 	bl	8000bac <ST7735_UpdateCharCursor>
              ST7735_PrintString("Drawing...");
 8000672:	484b      	ldr	r0, [pc, #300]	@ (80007a0 <main+0x1f4>)
 8000674:	f000 fb24 	bl	8000cc0 <ST7735_PrintString>

              ST7735_DrawImage(message, IMAGE_SIZE);
 8000678:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 800067c:	4849      	ldr	r0, [pc, #292]	@ (80007a4 <main+0x1f8>)
 800067e:	f000 f981 	bl	8000984 <ST7735_DrawImage>

              // Reset
              total_bytes_received = 0;
 8000682:	4b42      	ldr	r3, [pc, #264]	@ (800078c <main+0x1e0>)
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
              Listen_For_Next_Chunk();
 8000688:	f000 f8e2 	bl	8000850 <Listen_For_Next_Chunk>
              break;
 800068c:	e07a      	b.n	8000784 <main+0x1d8>
          }

          // Case B: Text
          if (new_text_ready) {
 800068e:	4b46      	ldr	r3, [pc, #280]	@ (80007a8 <main+0x1fc>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	b2db      	uxtb	r3, r3
 8000694:	2b00      	cmp	r3, #0
 8000696:	d04f      	beq.n	8000738 <main+0x18c>
              new_text_ready = false;
 8000698:	4b43      	ldr	r3, [pc, #268]	@ (80007a8 <main+0x1fc>)
 800069a:	2200      	movs	r2, #0
 800069c:	701a      	strb	r2, [r3, #0]

              if (total_bytes_received < 2000) {
 800069e:	4b3b      	ldr	r3, [pc, #236]	@ (800078c <main+0x1e0>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80006a6:	d247      	bcs.n	8000738 <main+0x18c>
                  message[total_bytes_received] = '\0';
 80006a8:	4b38      	ldr	r3, [pc, #224]	@ (800078c <main+0x1e0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a3d      	ldr	r2, [pc, #244]	@ (80007a4 <main+0x1f8>)
 80006ae:	2100      	movs	r1, #0
 80006b0:	54d1      	strb	r1, [r2, r3]

                  if (strstr((char*)message, "LivingRoomLightOn")) {
 80006b2:	493e      	ldr	r1, [pc, #248]	@ (80007ac <main+0x200>)
 80006b4:	483b      	ldr	r0, [pc, #236]	@ (80007a4 <main+0x1f8>)
 80006b6:	f004 fef5 	bl	80054a4 <strstr>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d010      	beq.n	80006e2 <main+0x136>
                      HAL_GPIO_WritePin(GPIOB, LivingRoomLight_Pin, GPIO_PIN_SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	2101      	movs	r1, #1
 80006c4:	483a      	ldr	r0, [pc, #232]	@ (80007b0 <main+0x204>)
 80006c6:	f001 fc13 	bl	8001ef0 <HAL_GPIO_WritePin>
                      ST7735_FillScreen(BLUE);
 80006ca:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 80006ce:	f000 fa0e 	bl	8000aee <ST7735_FillScreen>
                      ST7735_UpdateCharCursor(0,0);
 80006d2:	2100      	movs	r1, #0
 80006d4:	2000      	movs	r0, #0
 80006d6:	f000 fa69 	bl	8000bac <ST7735_UpdateCharCursor>
                      ST7735_PrintString("Light ON");
 80006da:	4836      	ldr	r0, [pc, #216]	@ (80007b4 <main+0x208>)
 80006dc:	f000 faf0 	bl	8000cc0 <ST7735_PrintString>
 80006e0:	e025      	b.n	800072e <main+0x182>
                  }
                  else if (strstr((char*)message, "LivingRoomLightOff")) {
 80006e2:	4935      	ldr	r1, [pc, #212]	@ (80007b8 <main+0x20c>)
 80006e4:	482f      	ldr	r0, [pc, #188]	@ (80007a4 <main+0x1f8>)
 80006e6:	f004 fedd 	bl	80054a4 <strstr>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d010      	beq.n	8000712 <main+0x166>
                      HAL_GPIO_WritePin(GPIOB, LivingRoomLight_Pin, GPIO_PIN_RESET);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2101      	movs	r1, #1
 80006f4:	482e      	ldr	r0, [pc, #184]	@ (80007b0 <main+0x204>)
 80006f6:	f001 fbfb 	bl	8001ef0 <HAL_GPIO_WritePin>
                      ST7735_FillScreen(BLUE);
 80006fa:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 80006fe:	f000 f9f6 	bl	8000aee <ST7735_FillScreen>
                      ST7735_UpdateCharCursor(0,0);
 8000702:	2100      	movs	r1, #0
 8000704:	2000      	movs	r0, #0
 8000706:	f000 fa51 	bl	8000bac <ST7735_UpdateCharCursor>
                      ST7735_PrintString("Light OFF");
 800070a:	482c      	ldr	r0, [pc, #176]	@ (80007bc <main+0x210>)
 800070c:	f000 fad8 	bl	8000cc0 <ST7735_PrintString>
 8000710:	e00d      	b.n	800072e <main+0x182>
                  }
                  else {
                      ST7735_FillScreen(BLUE);
 8000712:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000716:	f000 f9ea 	bl	8000aee <ST7735_FillScreen>
                      ST7735_UpdateCharCursor(0,0);
 800071a:	2100      	movs	r1, #0
 800071c:	2000      	movs	r0, #0
 800071e:	f000 fa45 	bl	8000bac <ST7735_UpdateCharCursor>
                      ST7735_PrintString("RX: ");
 8000722:	4827      	ldr	r0, [pc, #156]	@ (80007c0 <main+0x214>)
 8000724:	f000 facc 	bl	8000cc0 <ST7735_PrintString>
                      ST7735_PrintString((char*)message);
 8000728:	481e      	ldr	r0, [pc, #120]	@ (80007a4 <main+0x1f8>)
 800072a:	f000 fac9 	bl	8000cc0 <ST7735_PrintString>
                  }

                  // Reset
                  total_bytes_received = 0;
 800072e:	4b17      	ldr	r3, [pc, #92]	@ (800078c <main+0x1e0>)
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
                  Listen_For_Next_Chunk();
 8000734:	f000 f88c 	bl	8000850 <Listen_For_Next_Chunk>
              }
          }

          // Button Check
          if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8000738:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800073c:	4821      	ldr	r0, [pc, #132]	@ (80007c4 <main+0x218>)
 800073e:	f001 fbbf 	bl	8001ec0 <HAL_GPIO_ReadPin>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d116      	bne.n	8000776 <main+0x1ca>
              ST7735_FillScreen(BLUE);
 8000748:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 800074c:	f000 f9cf 	bl	8000aee <ST7735_FillScreen>
              ST7735_UpdateCharCursor(0,0);
 8000750:	2100      	movs	r1, #0
 8000752:	2000      	movs	r0, #0
 8000754:	f000 fa2a 	bl	8000bac <ST7735_UpdateCharCursor>
              ST7735_PrintString("Requesting AI...");
 8000758:	481b      	ldr	r0, [pc, #108]	@ (80007c8 <main+0x21c>)
 800075a:	f000 fab1 	bl	8000cc0 <ST7735_PrintString>

              total_bytes_received = 0;
 800075e:	4b0b      	ldr	r3, [pc, #44]	@ (800078c <main+0x1e0>)
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
              Listen_For_Next_Chunk();
 8000764:	f000 f874 	bl	8000850 <Listen_For_Next_Chunk>

              Send_Webhook_Trigger("ai");
 8000768:	4818      	ldr	r0, [pc, #96]	@ (80007cc <main+0x220>)
 800076a:	f000 f897 	bl	800089c <Send_Webhook_Trigger>
              HAL_Delay(500);
 800076e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000772:	f000 fe25 	bl	80013c0 <HAL_Delay>
      for(int i=0; i<20; i++) {
 8000776:	6a3b      	ldr	r3, [r7, #32]
 8000778:	3301      	adds	r3, #1
 800077a:	623b      	str	r3, [r7, #32]
 800077c:	6a3b      	ldr	r3, [r7, #32]
 800077e:	2b13      	cmp	r3, #19
 8000780:	f77f af3d 	ble.w	80005fe <main+0x52>
      Send_Webhook_Trigger("poll");
 8000784:	e735      	b.n	80005f2 <main+0x46>
 8000786:	bf00      	nop
 8000788:	08005dd4 	.word	0x08005dd4
 800078c:	2000c500 	.word	0x2000c500
 8000790:	08005de8 	.word	0x08005de8
 8000794:	2000c506 	.word	0x2000c506
 8000798:	08005df0 	.word	0x08005df0
 800079c:	2000c504 	.word	0x2000c504
 80007a0:	08005e00 	.word	0x08005e00
 80007a4:	200001b0 	.word	0x200001b0
 80007a8:	2000c505 	.word	0x2000c505
 80007ac:	08005e0c 	.word	0x08005e0c
 80007b0:	48000400 	.word	0x48000400
 80007b4:	08005e20 	.word	0x08005e20
 80007b8:	08005e2c 	.word	0x08005e2c
 80007bc:	08005e40 	.word	0x08005e40
 80007c0:	08005e4c 	.word	0x08005e4c
 80007c4:	48000800 	.word	0x48000800
 80007c8:	08005e54 	.word	0x08005e54
 80007cc:	08005e68 	.word	0x08005e68

080007d0 <HAL_UARTEx_RxEventCallback>:
      }
  }
}

// --- CALLBACKS ---
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	807b      	strh	r3, [r7, #2]
  if (huart->Instance == USART2) {
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a11      	ldr	r2, [pc, #68]	@ (8000828 <HAL_UARTEx_RxEventCallback+0x58>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d11b      	bne.n	800081e <HAL_UARTEx_RxEventCallback+0x4e>
      total_bytes_received += Size;
 80007e6:	887a      	ldrh	r2, [r7, #2]
 80007e8:	4b10      	ldr	r3, [pc, #64]	@ (800082c <HAL_UARTEx_RxEventCallback+0x5c>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4413      	add	r3, r2
 80007ee:	4a0f      	ldr	r2, [pc, #60]	@ (800082c <HAL_UARTEx_RxEventCallback+0x5c>)
 80007f0:	6013      	str	r3, [r2, #0]
      update_screen_progress = true;
 80007f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <HAL_UARTEx_RxEventCallback+0x60>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	701a      	strb	r2, [r3, #0]

      if (total_bytes_received >= IMAGE_SIZE) {
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <HAL_UARTEx_RxEventCallback+0x5c>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8000800:	d303      	bcc.n	800080a <HAL_UARTEx_RxEventCallback+0x3a>
          full_image_ready = true;
 8000802:	4b0c      	ldr	r3, [pc, #48]	@ (8000834 <HAL_UARTEx_RxEventCallback+0x64>)
 8000804:	2201      	movs	r2, #1
 8000806:	701a      	strb	r2, [r3, #0]
              new_text_ready = true;
          }
          Listen_For_Next_Chunk();
      }
  }
}
 8000808:	e009      	b.n	800081e <HAL_UARTEx_RxEventCallback+0x4e>
          if (total_bytes_received < 2000) {
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <HAL_UARTEx_RxEventCallback+0x5c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000812:	d202      	bcs.n	800081a <HAL_UARTEx_RxEventCallback+0x4a>
              new_text_ready = true;
 8000814:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <HAL_UARTEx_RxEventCallback+0x68>)
 8000816:	2201      	movs	r2, #1
 8000818:	701a      	strb	r2, [r3, #0]
          Listen_For_Next_Chunk();
 800081a:	f000 f819 	bl	8000850 <Listen_For_Next_Chunk>
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40004400 	.word	0x40004400
 800082c:	2000c500 	.word	0x2000c500
 8000830:	2000c506 	.word	0x2000c506
 8000834:	2000c504 	.word	0x2000c504
 8000838:	2000c505 	.word	0x2000c505

0800083c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
    Listen_For_Next_Chunk();
 8000844:	f000 f804 	bl	8000850 <Listen_For_Next_Chunk>
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <Listen_For_Next_Chunk>:

void Listen_For_Next_Chunk(void) {
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
    HAL_UART_AbortReceive(&huart2);
 8000854:	480d      	ldr	r0, [pc, #52]	@ (800088c <Listen_For_Next_Chunk+0x3c>)
 8000856:	f003 fae2 	bl	8003e1e <HAL_UART_AbortReceive>
    if (total_bytes_received >= MAX_BUFFER_SIZE) total_bytes_received = 0;
 800085a:	4b0d      	ldr	r3, [pc, #52]	@ (8000890 <Listen_For_Next_Chunk+0x40>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000862:	4293      	cmp	r3, r2
 8000864:	d902      	bls.n	800086c <Listen_For_Next_Chunk+0x1c>
 8000866:	4b0a      	ldr	r3, [pc, #40]	@ (8000890 <Listen_For_Next_Chunk+0x40>)
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, &message[total_bytes_received], MAX_BUFFER_SIZE - total_bytes_received);
 800086c:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <Listen_For_Next_Chunk+0x40>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a08      	ldr	r2, [pc, #32]	@ (8000894 <Listen_For_Next_Chunk+0x44>)
 8000872:	1899      	adds	r1, r3, r2
 8000874:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <Listen_For_Next_Chunk+0x40>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	b29a      	uxth	r2, r3
 800087a:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <Listen_For_Next_Chunk+0x48>)
 800087c:	1a9b      	subs	r3, r3, r2
 800087e:	b29b      	uxth	r3, r3
 8000880:	461a      	mov	r2, r3
 8000882:	4802      	ldr	r0, [pc, #8]	@ (800088c <Listen_For_Next_Chunk+0x3c>)
 8000884:	f004 fd8f 	bl	80053a6 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}
 800088c:	200000dc 	.word	0x200000dc
 8000890:	2000c500 	.word	0x2000c500
 8000894:	200001b0 	.word	0x200001b0
 8000898:	ffffc350 	.word	0xffffc350

0800089c <Send_Webhook_Trigger>:

void Send_Webhook_Trigger(char* action) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b090      	sub	sp, #64	@ 0x40
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
    char cmdBuffer[50];
    sprintf(cmdBuffer, "WEBHOOK:%s\n", action);
 80008a4:	f107 030c 	add.w	r3, r7, #12
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	490a      	ldr	r1, [pc, #40]	@ (80008d4 <Send_Webhook_Trigger+0x38>)
 80008ac:	4618      	mov	r0, r3
 80008ae:	f004 fdcf 	bl	8005450 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)cmdBuffer, strlen(cmdBuffer), 100);
 80008b2:	f107 030c 	add.w	r3, r7, #12
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff fc8a 	bl	80001d0 <strlen>
 80008bc:	4603      	mov	r3, r0
 80008be:	b29a      	uxth	r2, r3
 80008c0:	f107 010c 	add.w	r1, r7, #12
 80008c4:	2364      	movs	r3, #100	@ 0x64
 80008c6:	4804      	ldr	r0, [pc, #16]	@ (80008d8 <Send_Webhook_Trigger+0x3c>)
 80008c8:	f003 fa16 	bl	8003cf8 <HAL_UART_Transmit>
}
 80008cc:	bf00      	nop
 80008ce:	3740      	adds	r7, #64	@ 0x40
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	08005e6c 	.word	0x08005e6c
 80008d8:	200000dc 	.word	0x200000dc

080008dc <ST7735_SetAddressWindow>:

// --- DRIVERS (With Offset Fix) ---

void ST7735_SetAddressWindow(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd) {
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4604      	mov	r4, r0
 80008e4:	4608      	mov	r0, r1
 80008e6:	4611      	mov	r1, r2
 80008e8:	461a      	mov	r2, r3
 80008ea:	4623      	mov	r3, r4
 80008ec:	80fb      	strh	r3, [r7, #6]
 80008ee:	4603      	mov	r3, r0
 80008f0:	80bb      	strh	r3, [r7, #4]
 80008f2:	460b      	mov	r3, r1
 80008f4:	807b      	strh	r3, [r7, #2]
 80008f6:	4613      	mov	r3, r2
 80008f8:	803b      	strh	r3, [r7, #0]
    // --- APPLY OFFSETS HERE ---
    xStart += X_OFFSET;
 80008fa:	88fb      	ldrh	r3, [r7, #6]
 80008fc:	3302      	adds	r3, #2
 80008fe:	80fb      	strh	r3, [r7, #6]
    xEnd   += X_OFFSET;
 8000900:	887b      	ldrh	r3, [r7, #2]
 8000902:	3302      	adds	r3, #2
 8000904:	807b      	strh	r3, [r7, #2]
    yStart += Y_OFFSET;
 8000906:	88bb      	ldrh	r3, [r7, #4]
 8000908:	3301      	adds	r3, #1
 800090a:	80bb      	strh	r3, [r7, #4]
    yEnd   += Y_OFFSET;
 800090c:	883b      	ldrh	r3, [r7, #0]
 800090e:	3301      	adds	r3, #1
 8000910:	803b      	strh	r3, [r7, #0]

    uint8_t address[4];
    ST7735_WriteCommand(0x2A);
 8000912:	202a      	movs	r0, #42	@ 0x2a
 8000914:	f000 f888 	bl	8000a28 <ST7735_WriteCommand>
    address[0] = xStart >> 8; address[1] = xStart & 0xFF; address[2] = xEnd >> 8; address[3] = xEnd & 0xFF;
 8000918:	88fb      	ldrh	r3, [r7, #6]
 800091a:	0a1b      	lsrs	r3, r3, #8
 800091c:	b29b      	uxth	r3, r3
 800091e:	b2db      	uxtb	r3, r3
 8000920:	733b      	strb	r3, [r7, #12]
 8000922:	88fb      	ldrh	r3, [r7, #6]
 8000924:	b2db      	uxtb	r3, r3
 8000926:	737b      	strb	r3, [r7, #13]
 8000928:	887b      	ldrh	r3, [r7, #2]
 800092a:	0a1b      	lsrs	r3, r3, #8
 800092c:	b29b      	uxth	r3, r3
 800092e:	b2db      	uxtb	r3, r3
 8000930:	73bb      	strb	r3, [r7, #14]
 8000932:	887b      	ldrh	r3, [r7, #2]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(address, 4);
 8000938:	f107 030c 	add.w	r3, r7, #12
 800093c:	2104      	movs	r1, #4
 800093e:	4618      	mov	r0, r3
 8000940:	f000 f84c 	bl	80009dc <ST7735_WriteData>
    ST7735_WriteCommand(0x2B);
 8000944:	202b      	movs	r0, #43	@ 0x2b
 8000946:	f000 f86f 	bl	8000a28 <ST7735_WriteCommand>
    address[0] = yStart >> 8; address[1] = yStart & 0xFF; address[2] = yEnd >> 8; address[3] = yEnd & 0xFF;
 800094a:	88bb      	ldrh	r3, [r7, #4]
 800094c:	0a1b      	lsrs	r3, r3, #8
 800094e:	b29b      	uxth	r3, r3
 8000950:	b2db      	uxtb	r3, r3
 8000952:	733b      	strb	r3, [r7, #12]
 8000954:	88bb      	ldrh	r3, [r7, #4]
 8000956:	b2db      	uxtb	r3, r3
 8000958:	737b      	strb	r3, [r7, #13]
 800095a:	883b      	ldrh	r3, [r7, #0]
 800095c:	0a1b      	lsrs	r3, r3, #8
 800095e:	b29b      	uxth	r3, r3
 8000960:	b2db      	uxtb	r3, r3
 8000962:	73bb      	strb	r3, [r7, #14]
 8000964:	883b      	ldrh	r3, [r7, #0]
 8000966:	b2db      	uxtb	r3, r3
 8000968:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(address, 4);
 800096a:	f107 030c 	add.w	r3, r7, #12
 800096e:	2104      	movs	r1, #4
 8000970:	4618      	mov	r0, r3
 8000972:	f000 f833 	bl	80009dc <ST7735_WriteData>
    ST7735_WriteCommand(0x2C);
 8000976:	202c      	movs	r0, #44	@ 0x2c
 8000978:	f000 f856 	bl	8000a28 <ST7735_WriteCommand>
}
 800097c:	bf00      	nop
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	bd90      	pop	{r4, r7, pc}

08000984 <ST7735_DrawImage>:

void ST7735_DrawImage(uint8_t* imageData, uint32_t size) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	6039      	str	r1, [r7, #0]
    ST7735_SetAddressWindow(0, 0, NUMCOLS - 1, NUMROWS - 1);
 800098e:	239f      	movs	r3, #159	@ 0x9f
 8000990:	227f      	movs	r2, #127	@ 0x7f
 8000992:	2100      	movs	r1, #0
 8000994:	2000      	movs	r0, #0
 8000996:	f7ff ffa1 	bl	80008dc <ST7735_SetAddressWindow>
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 800099a:	2201      	movs	r2, #1
 800099c:	2102      	movs	r1, #2
 800099e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009a2:	f001 faa5 	bl	8001ef0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2140      	movs	r1, #64	@ 0x40
 80009aa:	480a      	ldr	r0, [pc, #40]	@ (80009d4 <ST7735_DrawImage+0x50>)
 80009ac:	f001 faa0 	bl	8001ef0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, imageData, size, HAL_MAX_DELAY);
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	b29a      	uxth	r2, r3
 80009b4:	f04f 33ff 	mov.w	r3, #4294967295
 80009b8:	6879      	ldr	r1, [r7, #4]
 80009ba:	4807      	ldr	r0, [pc, #28]	@ (80009d8 <ST7735_DrawImage+0x54>)
 80009bc:	f002 fe73 	bl	80036a6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80009c0:	2201      	movs	r2, #1
 80009c2:	2140      	movs	r1, #64	@ 0x40
 80009c4:	4803      	ldr	r0, [pc, #12]	@ (80009d4 <ST7735_DrawImage+0x50>)
 80009c6:	f001 fa93 	bl	8001ef0 <HAL_GPIO_WritePin>
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	48000400 	.word	0x48000400
 80009d8:	20000078 	.word	0x20000078

080009dc <ST7735_WriteData>:

void ST7735_WriteData(uint8_t data[], uint16_t size) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	460b      	mov	r3, r1
 80009e6:	807b      	strh	r3, [r7, #2]
 HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	2102      	movs	r1, #2
 80009ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009f0:	f001 fa7e 	bl	8001ef0 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2140      	movs	r1, #64	@ 0x40
 80009f8:	4809      	ldr	r0, [pc, #36]	@ (8000a20 <ST7735_WriteData+0x44>)
 80009fa:	f001 fa79 	bl	8001ef0 <HAL_GPIO_WritePin>
 HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY);
 80009fe:	887a      	ldrh	r2, [r7, #2]
 8000a00:	f04f 33ff 	mov.w	r3, #4294967295
 8000a04:	6879      	ldr	r1, [r7, #4]
 8000a06:	4807      	ldr	r0, [pc, #28]	@ (8000a24 <ST7735_WriteData+0x48>)
 8000a08:	f002 fe4d 	bl	80036a6 <HAL_SPI_Transmit>
 HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2140      	movs	r1, #64	@ 0x40
 8000a10:	4803      	ldr	r0, [pc, #12]	@ (8000a20 <ST7735_WriteData+0x44>)
 8000a12:	f001 fa6d 	bl	8001ef0 <HAL_GPIO_WritePin>
}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	48000400 	.word	0x48000400
 8000a24:	20000078 	.word	0x20000078

08000a28 <ST7735_WriteCommand>:
void ST7735_WriteCommand(uint8_t cmd) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	4603      	mov	r3, r0
 8000a30:	71fb      	strb	r3, [r7, #7]
 HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8000a32:	2200      	movs	r2, #0
 8000a34:	2102      	movs	r1, #2
 8000a36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a3a:	f001 fa59 	bl	8001ef0 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2140      	movs	r1, #64	@ 0x40
 8000a42:	4809      	ldr	r0, [pc, #36]	@ (8000a68 <ST7735_WriteCommand+0x40>)
 8000a44:	f001 fa54 	bl	8001ef0 <HAL_GPIO_WritePin>
 HAL_SPI_Transmit (&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000a48:	1df9      	adds	r1, r7, #7
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4e:	2201      	movs	r2, #1
 8000a50:	4806      	ldr	r0, [pc, #24]	@ (8000a6c <ST7735_WriteCommand+0x44>)
 8000a52:	f002 fe28 	bl	80036a6 <HAL_SPI_Transmit>
 HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	2140      	movs	r1, #64	@ 0x40
 8000a5a:	4803      	ldr	r0, [pc, #12]	@ (8000a68 <ST7735_WriteCommand+0x40>)
 8000a5c:	f001 fa48 	bl	8001ef0 <HAL_GPIO_WritePin>
}
 8000a60:	bf00      	nop
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	48000400 	.word	0x48000400
 8000a6c:	20000078 	.word	0x20000078

08000a70 <ST7735_Init>:
void ST7735_Init(void) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2101      	movs	r1, #1
 8000a7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a7e:	f001 fa37 	bl	8001ef0 <HAL_GPIO_WritePin>
 HAL_Delay(5);
 8000a82:	2005      	movs	r0, #5
 8000a84:	f000 fc9c 	bl	80013c0 <HAL_Delay>
 HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a90:	f001 fa2e 	bl	8001ef0 <HAL_GPIO_WritePin>
 HAL_Delay(5);
 8000a94:	2005      	movs	r0, #5
 8000a96:	f000 fc93 	bl	80013c0 <HAL_Delay>
 ST7735_WriteCommand(0x01);
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	f7ff ffc4 	bl	8000a28 <ST7735_WriteCommand>
 HAL_Delay(150);
 8000aa0:	2096      	movs	r0, #150	@ 0x96
 8000aa2:	f000 fc8d 	bl	80013c0 <HAL_Delay>
 ST7735_WriteCommand(0x11);
 8000aa6:	2011      	movs	r0, #17
 8000aa8:	f7ff ffbe 	bl	8000a28 <ST7735_WriteCommand>
 HAL_Delay(150);
 8000aac:	2096      	movs	r0, #150	@ 0x96
 8000aae:	f000 fc87 	bl	80013c0 <HAL_Delay>
 ST7735_WriteCommand(0x3A);
 8000ab2:	203a      	movs	r0, #58	@ 0x3a
 8000ab4:	f7ff ffb8 	bl	8000a28 <ST7735_WriteCommand>
 uint8_t colorMode = 0x05;
 8000ab8:	2305      	movs	r3, #5
 8000aba:	71fb      	strb	r3, [r7, #7]
 ST7735_WriteData(&colorMode, 1);
 8000abc:	1dfb      	adds	r3, r7, #7
 8000abe:	2101      	movs	r1, #1
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff ff8b 	bl	80009dc <ST7735_WriteData>
 ST7735_WriteCommand(0x36);
 8000ac6:	2036      	movs	r0, #54	@ 0x36
 8000ac8:	f7ff ffae 	bl	8000a28 <ST7735_WriteCommand>
 uint8_t accessMode = 0xC8;
 8000acc:	23c8      	movs	r3, #200	@ 0xc8
 8000ace:	71bb      	strb	r3, [r7, #6]
 ST7735_WriteData(&accessMode, 1);
 8000ad0:	1dbb      	adds	r3, r7, #6
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff81 	bl	80009dc <ST7735_WriteData>
 ST7735_WriteCommand(0x29);
 8000ada:	2029      	movs	r0, #41	@ 0x29
 8000adc:	f7ff ffa4 	bl	8000a28 <ST7735_WriteCommand>
 HAL_Delay(10);
 8000ae0:	200a      	movs	r0, #10
 8000ae2:	f000 fc6d 	bl	80013c0 <HAL_Delay>
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <ST7735_FillScreen>:
void ST7735_FillScreen(uint16_t color) {
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b084      	sub	sp, #16
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	4603      	mov	r3, r0
 8000af6:	80fb      	strh	r3, [r7, #6]
    ST7735_SetAddressWindow(0, 0, NUMCOLS - 1, NUMROWS - 1);
 8000af8:	239f      	movs	r3, #159	@ 0x9f
 8000afa:	227f      	movs	r2, #127	@ 0x7f
 8000afc:	2100      	movs	r1, #0
 8000afe:	2000      	movs	r0, #0
 8000b00:	f7ff feec 	bl	80008dc <ST7735_SetAddressWindow>
    for (uint8_t y = 0; y < NUMROWS; y++) {
 8000b04:	2300      	movs	r3, #0
 8000b06:	73fb      	strb	r3, [r7, #15]
 8000b08:	e01a      	b.n	8000b40 <ST7735_FillScreen+0x52>
        for (uint8_t x = 0; x < NUMCOLS; x++) {
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	73bb      	strb	r3, [r7, #14]
 8000b0e:	e010      	b.n	8000b32 <ST7735_FillScreen+0x44>
             uint8_t pixelData[2] = { color >> 8, color & 0xFF };
 8000b10:	88fb      	ldrh	r3, [r7, #6]
 8000b12:	0a1b      	lsrs	r3, r3, #8
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	733b      	strb	r3, [r7, #12]
 8000b1a:	88fb      	ldrh	r3, [r7, #6]
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	737b      	strb	r3, [r7, #13]
             ST7735_WriteData(pixelData, 2);
 8000b20:	f107 030c 	add.w	r3, r7, #12
 8000b24:	2102      	movs	r1, #2
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff ff58 	bl	80009dc <ST7735_WriteData>
        for (uint8_t x = 0; x < NUMCOLS; x++) {
 8000b2c:	7bbb      	ldrb	r3, [r7, #14]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	73bb      	strb	r3, [r7, #14]
 8000b32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	daea      	bge.n	8000b10 <ST7735_FillScreen+0x22>
    for (uint8_t y = 0; y < NUMROWS; y++) {
 8000b3a:	7bfb      	ldrb	r3, [r7, #15]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	73fb      	strb	r3, [r7, #15]
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	2b9f      	cmp	r3, #159	@ 0x9f
 8000b44:	d9e1      	bls.n	8000b0a <ST7735_FillScreen+0x1c>
        }
    }
}
 8000b46:	bf00      	nop
 8000b48:	bf00      	nop
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <ST7735_DrawPixel>:
void ST7735_DrawPixel(uint8_t x, uint8_t y, uint16_t color) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	71fb      	strb	r3, [r7, #7]
 8000b5a:	460b      	mov	r3, r1
 8000b5c:	71bb      	strb	r3, [r7, #6]
 8000b5e:	4613      	mov	r3, r2
 8000b60:	80bb      	strh	r3, [r7, #4]
    if ((x >= NUMCOLS) || (y >= NUMROWS)) return;
 8000b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	db1b      	blt.n	8000ba2 <ST7735_DrawPixel+0x52>
 8000b6a:	79bb      	ldrb	r3, [r7, #6]
 8000b6c:	2b9f      	cmp	r3, #159	@ 0x9f
 8000b6e:	d818      	bhi.n	8000ba2 <ST7735_DrawPixel+0x52>
    ST7735_SetAddressWindow(x, y, x, y);
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	b298      	uxth	r0, r3
 8000b74:	79bb      	ldrb	r3, [r7, #6]
 8000b76:	b299      	uxth	r1, r3
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	b29a      	uxth	r2, r3
 8000b7c:	79bb      	ldrb	r3, [r7, #6]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	f7ff feac 	bl	80008dc <ST7735_SetAddressWindow>
    uint8_t pixelData[2] = { color >> 8, color & 0xFF };
 8000b84:	88bb      	ldrh	r3, [r7, #4]
 8000b86:	0a1b      	lsrs	r3, r3, #8
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	733b      	strb	r3, [r7, #12]
 8000b8e:	88bb      	ldrh	r3, [r7, #4]
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(pixelData, 2);
 8000b94:	f107 030c 	add.w	r3, r7, #12
 8000b98:	2102      	movs	r1, #2
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff ff1e 	bl	80009dc <ST7735_WriteData>
 8000ba0:	e000      	b.n	8000ba4 <ST7735_DrawPixel+0x54>
    if ((x >= NUMCOLS) || (y >= NUMROWS)) return;
 8000ba2:	bf00      	nop
}
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <ST7735_UpdateCharCursor>:
void ST7735_UpdateCharCursor(uint16_t x, uint16_t y){
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	460a      	mov	r2, r1
 8000bb6:	80fb      	strh	r3, [r7, #6]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	80bb      	strh	r3, [r7, #4]
 cursor_x = x; cursor_y = y;
 8000bbc:	4a05      	ldr	r2, [pc, #20]	@ (8000bd4 <ST7735_UpdateCharCursor+0x28>)
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
 8000bc0:	8013      	strh	r3, [r2, #0]
 8000bc2:	4a05      	ldr	r2, [pc, #20]	@ (8000bd8 <ST7735_UpdateCharCursor+0x2c>)
 8000bc4:	88bb      	ldrh	r3, [r7, #4]
 8000bc6:	8013      	strh	r3, [r2, #0]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	200001ac 	.word	0x200001ac
 8000bd8:	200001ae 	.word	0x200001ae

08000bdc <ST7735_PrintChar>:
void ST7735_PrintChar(char character) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
 if ((character < ' ') || (character > '~')) return;
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	2b1f      	cmp	r3, #31
 8000bea:	d95e      	bls.n	8000caa <ST7735_PrintChar+0xce>
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	2b7e      	cmp	r3, #126	@ 0x7e
 8000bf0:	d85b      	bhi.n	8000caa <ST7735_PrintChar+0xce>
 int fontIndex = character - 0x20;
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	3b20      	subs	r3, #32
 8000bf6:	617b      	str	r3, [r7, #20]
 const uint8_t* characterData = fontTable[fontIndex];
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	4a2d      	ldr	r2, [pc, #180]	@ (8000cb4 <ST7735_PrintChar+0xd8>)
 8000bfe:	4413      	add	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
 ST7735_SetAddressWindow(cursor_x, cursor_y, cursor_x + 7, cursor_y + 7);
 8000c02:	4b2d      	ldr	r3, [pc, #180]	@ (8000cb8 <ST7735_PrintChar+0xdc>)
 8000c04:	8818      	ldrh	r0, [r3, #0]
 8000c06:	4b2d      	ldr	r3, [pc, #180]	@ (8000cbc <ST7735_PrintChar+0xe0>)
 8000c08:	8819      	ldrh	r1, [r3, #0]
 8000c0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb8 <ST7735_PrintChar+0xdc>)
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	3307      	adds	r3, #7
 8000c10:	b29a      	uxth	r2, r3
 8000c12:	4b2a      	ldr	r3, [pc, #168]	@ (8000cbc <ST7735_PrintChar+0xe0>)
 8000c14:	881b      	ldrh	r3, [r3, #0]
 8000c16:	3307      	adds	r3, #7
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	f7ff fe5f 	bl	80008dc <ST7735_SetAddressWindow>
 for (int row = 0; row < 8; row++) {
 8000c1e:	2300      	movs	r3, #0
 8000c20:	61fb      	str	r3, [r7, #28]
 8000c22:	e02b      	b.n	8000c7c <ST7735_PrintChar+0xa0>
   uint8_t rowData = characterData[row];
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	4413      	add	r3, r2
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	73fb      	strb	r3, [r7, #15]
   for (int col = 7; col >= 0; col--) {
 8000c2e:	2307      	movs	r3, #7
 8000c30:	61bb      	str	r3, [r7, #24]
 8000c32:	e01d      	b.n	8000c70 <ST7735_PrintChar+0x94>
     uint16_t color = (rowData & (1 << col)) ? BLACK : WHITE;
 8000c34:	7bfa      	ldrb	r2, [r7, #15]
 8000c36:	69bb      	ldr	r3, [r7, #24]
 8000c38:	fa42 f303 	asr.w	r3, r2, r3
 8000c3c:	f003 0301 	and.w	r3, r3, #1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <ST7735_PrintChar+0x6c>
 8000c44:	2300      	movs	r3, #0
 8000c46:	e001      	b.n	8000c4c <ST7735_PrintChar+0x70>
 8000c48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c4c:	81bb      	strh	r3, [r7, #12]
     uint8_t pixelData[2] = { color >> 8, color & 0xFF };
 8000c4e:	89bb      	ldrh	r3, [r7, #12]
 8000c50:	0a1b      	lsrs	r3, r3, #8
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	723b      	strb	r3, [r7, #8]
 8000c58:	89bb      	ldrh	r3, [r7, #12]
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	727b      	strb	r3, [r7, #9]
     ST7735_WriteData(pixelData, 2);
 8000c5e:	f107 0308 	add.w	r3, r7, #8
 8000c62:	2102      	movs	r1, #2
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff feb9 	bl	80009dc <ST7735_WriteData>
   for (int col = 7; col >= 0; col--) {
 8000c6a:	69bb      	ldr	r3, [r7, #24]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	61bb      	str	r3, [r7, #24]
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	dade      	bge.n	8000c34 <ST7735_PrintChar+0x58>
 for (int row = 0; row < 8; row++) {
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	61fb      	str	r3, [r7, #28]
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	2b07      	cmp	r3, #7
 8000c80:	ddd0      	ble.n	8000c24 <ST7735_PrintChar+0x48>
   }
 }
 cursor_x += 8;
 8000c82:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb8 <ST7735_PrintChar+0xdc>)
 8000c84:	881b      	ldrh	r3, [r3, #0]
 8000c86:	3308      	adds	r3, #8
 8000c88:	b29a      	uxth	r2, r3
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <ST7735_PrintChar+0xdc>)
 8000c8c:	801a      	strh	r2, [r3, #0]
 if(cursor_x > NUMCOLS-8) { cursor_x = 0; cursor_y += 8; }
 8000c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <ST7735_PrintChar+0xdc>)
 8000c90:	881b      	ldrh	r3, [r3, #0]
 8000c92:	2b78      	cmp	r3, #120	@ 0x78
 8000c94:	d90a      	bls.n	8000cac <ST7735_PrintChar+0xd0>
 8000c96:	4b08      	ldr	r3, [pc, #32]	@ (8000cb8 <ST7735_PrintChar+0xdc>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	801a      	strh	r2, [r3, #0]
 8000c9c:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <ST7735_PrintChar+0xe0>)
 8000c9e:	881b      	ldrh	r3, [r3, #0]
 8000ca0:	3308      	adds	r3, #8
 8000ca2:	b29a      	uxth	r2, r3
 8000ca4:	4b05      	ldr	r3, [pc, #20]	@ (8000cbc <ST7735_PrintChar+0xe0>)
 8000ca6:	801a      	strh	r2, [r3, #0]
 8000ca8:	e000      	b.n	8000cac <ST7735_PrintChar+0xd0>
 if ((character < ' ') || (character > '~')) return;
 8000caa:	bf00      	nop
}
 8000cac:	3720      	adds	r7, #32
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	08005e78 	.word	0x08005e78
 8000cb8:	200001ac 	.word	0x200001ac
 8000cbc:	200001ae 	.word	0x200001ae

08000cc0 <ST7735_PrintString>:
void ST7735_PrintString(char* string) {
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 for (int i = 0; string[i] != '\0'; i++) ST7735_PrintChar(string[i]);
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	e009      	b.n	8000ce2 <ST7735_PrintString+0x22>
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	687a      	ldr	r2, [r7, #4]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff ff80 	bl	8000bdc <ST7735_PrintChar>
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d1ef      	bne.n	8000cce <ST7735_PrintString+0xe>
}
 8000cee:	bf00      	nop
 8000cf0:	bf00      	nop
 8000cf2:	3710      	adds	r7, #16
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <SystemClock_Config>:

// BOILERPLATE (Ensure match)
void SystemClock_Config(void) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b096      	sub	sp, #88	@ 0x58
 8000cfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	2244      	movs	r2, #68	@ 0x44
 8000d04:	2100      	movs	r1, #0
 8000d06:	4618      	mov	r0, r3
 8000d08:	f004 fbc4 	bl	8005494 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d0c:	463b      	mov	r3, r7
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
 8000d18:	611a      	str	r2, [r3, #16]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d1a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d1e:	f001 f90d 	bl	8001f3c <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d22:	2302      	movs	r3, #2
 8000d24:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d2c:	2310      	movs	r3, #16
 8000d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d30:	2302      	movs	r3, #2
 8000d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d34:	2302      	movs	r3, #2
 8000d36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d3c:	230a      	movs	r3, #10
 8000d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000d40:	2307      	movs	r3, #7
 8000d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d44:	2302      	movs	r3, #2
 8000d46:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	657b      	str	r3, [r7, #84]	@ 0x54
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	4618      	mov	r0, r3
 8000d52:	f001 f949 	bl	8001fe8 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8000d56:	230f      	movs	r3, #15
 8000d58:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d62:	2300      	movs	r3, #0
 8000d64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	613b      	str	r3, [r7, #16]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	2104      	movs	r1, #4
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f001 fd16 	bl	80027a0 <HAL_RCC_ClockConfig>
}
 8000d74:	bf00      	nop
 8000d76:	3758      	adds	r7, #88	@ 0x58
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <MX_SPI1_Init>:
static void MX_SPI1_Init(void) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8000d80:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000d82:	4a16      	ldr	r2, [pc, #88]	@ (8000ddc <MX_SPI1_Init+0x60>)
 8000d84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d86:	4b14      	ldr	r3, [pc, #80]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000d88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d8e:	4b12      	ldr	r3, [pc, #72]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d94:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000d96:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000da2:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000da8:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000db0:	4b09      	ldr	r3, [pc, #36]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000db2:	2208      	movs	r2, #8
 8000db4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000db6:	4b08      	ldr	r3, [pc, #32]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dbc:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dc2:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dc8:	4b03      	ldr	r3, [pc, #12]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000dca:	2208      	movs	r2, #8
 8000dcc:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_SPI_Init(&hspi1);
 8000dce:	4802      	ldr	r0, [pc, #8]	@ (8000dd8 <MX_SPI1_Init+0x5c>)
 8000dd0:	f002 fbc6 	bl	8003560 <HAL_SPI_Init>
}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20000078 	.word	0x20000078
 8000ddc:	40013000 	.word	0x40013000

08000de0 <MX_USART2_UART_Init>:
static void MX_USART2_UART_Init(void) {
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000de4:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000de6:	4a11      	ldr	r2, [pc, #68]	@ (8000e2c <MX_USART2_UART_Init+0x4c>)
 8000de8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dea:	4b0f      	ldr	r3, [pc, #60]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000dec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000df0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000df2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000df8:	4b0b      	ldr	r3, [pc, #44]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e04:	4b08      	ldr	r3, [pc, #32]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000e06:	220c      	movs	r2, #12
 8000e08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0a:	4b07      	ldr	r3, [pc, #28]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e10:	4b05      	ldr	r3, [pc, #20]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e16:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	621a      	str	r2, [r3, #32]
  HAL_UART_Init(&huart2);
 8000e1c:	4802      	ldr	r0, [pc, #8]	@ (8000e28 <MX_USART2_UART_Init+0x48>)
 8000e1e:	f002 ff1d 	bl	8003c5c <HAL_UART_Init>
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	200000dc 	.word	0x200000dc
 8000e2c:	40004400 	.word	0x40004400

08000e30 <MX_DMA_Init>:
static void MX_DMA_Init(void) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e36:	4b0c      	ldr	r3, [pc, #48]	@ (8000e68 <MX_DMA_Init+0x38>)
 8000e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e3a:	4a0b      	ldr	r2, [pc, #44]	@ (8000e68 <MX_DMA_Init+0x38>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e42:	4b09      	ldr	r3, [pc, #36]	@ (8000e68 <MX_DMA_Init+0x38>)
 8000e44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	607b      	str	r3, [r7, #4]
 8000e4c:	687b      	ldr	r3, [r7, #4]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2100      	movs	r1, #0
 8000e52:	2010      	movs	r0, #16
 8000e54:	f000 fbb3 	bl	80015be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000e58:	2010      	movs	r0, #16
 8000e5a:	f000 fbcc 	bl	80015f6 <HAL_NVIC_EnableIRQ>
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000

08000e6c <MX_GPIO_Init>:
static void MX_GPIO_Init(void) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b08a      	sub	sp, #40	@ 0x28
 8000e70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e72:	f107 0314 	add.w	r3, r7, #20
 8000e76:	2200      	movs	r2, #0
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	605a      	str	r2, [r3, #4]
 8000e7c:	609a      	str	r2, [r3, #8]
 8000e7e:	60da      	str	r2, [r3, #12]
 8000e80:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e82:	4b34      	ldr	r3, [pc, #208]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e86:	4a33      	ldr	r2, [pc, #204]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000e88:	f043 0304 	orr.w	r3, r3, #4
 8000e8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e8e:	4b31      	ldr	r3, [pc, #196]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e92:	f003 0304 	and.w	r3, r3, #4
 8000e96:	613b      	str	r3, [r7, #16]
 8000e98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e9a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9e:	4a2d      	ldr	r2, [pc, #180]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000ea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ea4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ea6:	4b2b      	ldr	r3, [pc, #172]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb2:	4b28      	ldr	r3, [pc, #160]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb6:	4a27      	ldr	r2, [pc, #156]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ebe:	4b25      	ldr	r3, [pc, #148]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	60bb      	str	r3, [r7, #8]
 8000ec8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eca:	4b22      	ldr	r3, [pc, #136]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	4a21      	ldr	r2, [pc, #132]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8000f54 <MX_GPIO_Init+0xe8>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_WritePin(GPIOA, RST_Pin|DC_Pin, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2103      	movs	r1, #3
 8000ee6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eea:	f001 f801 	bl	8001ef0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LivingRoomLight_Pin|CS_Pin, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2141      	movs	r1, #65	@ 0x41
 8000ef2:	4819      	ldr	r0, [pc, #100]	@ (8000f58 <MX_GPIO_Init+0xec>)
 8000ef4:	f000 fffc 	bl	8001ef0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ef8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4813      	ldr	r0, [pc, #76]	@ (8000f5c <MX_GPIO_Init+0xf0>)
 8000f0e:	f000 fe2d 	bl	8001b6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RST_Pin|DC_Pin;
 8000f12:	2303      	movs	r3, #3
 8000f14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f22:	f107 0314 	add.w	r3, r7, #20
 8000f26:	4619      	mov	r1, r3
 8000f28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f2c:	f000 fe1e 	bl	8001b6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LivingRoomLight_Pin|CS_Pin;
 8000f30:	2341      	movs	r3, #65	@ 0x41
 8000f32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f34:	2301      	movs	r3, #1
 8000f36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f40:	f107 0314 	add.w	r3, r7, #20
 8000f44:	4619      	mov	r1, r3
 8000f46:	4804      	ldr	r0, [pc, #16]	@ (8000f58 <MX_GPIO_Init+0xec>)
 8000f48:	f000 fe10 	bl	8001b6c <HAL_GPIO_Init>
}
 8000f4c:	bf00      	nop
 8000f4e:	3728      	adds	r7, #40	@ 0x28
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40021000 	.word	0x40021000
 8000f58:	48000400 	.word	0x48000400
 8000f5c:	48000800 	.word	0x48000800

08000f60 <Error_Handler>:
void Error_Handler(void) { __disable_irq(); while (1) {} }
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f64:	b672      	cpsid	i
}
 8000f66:	bf00      	nop
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <Error_Handler+0x8>

08000f6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f72:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <HAL_MspInit+0x44>)
 8000f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f76:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb0 <HAL_MspInit+0x44>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <HAL_MspInit+0x44>)
 8000f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <HAL_MspInit+0x44>)
 8000f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f8e:	4a08      	ldr	r2, [pc, #32]	@ (8000fb0 <HAL_MspInit+0x44>)
 8000f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f94:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <HAL_MspInit+0x44>)
 8000f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9e:	603b      	str	r3, [r7, #0]
 8000fa0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000

08000fb4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	@ 0x28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a17      	ldr	r2, [pc, #92]	@ (8001030 <HAL_SPI_MspInit+0x7c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d128      	bne.n	8001028 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fd6:	4b17      	ldr	r3, [pc, #92]	@ (8001034 <HAL_SPI_MspInit+0x80>)
 8000fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fda:	4a16      	ldr	r2, [pc, #88]	@ (8001034 <HAL_SPI_MspInit+0x80>)
 8000fdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fe0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fe2:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <HAL_SPI_MspInit+0x80>)
 8000fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fe6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <HAL_SPI_MspInit+0x80>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff2:	4a10      	ldr	r2, [pc, #64]	@ (8001034 <HAL_SPI_MspInit+0x80>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8001034 <HAL_SPI_MspInit+0x80>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001006:	23a0      	movs	r3, #160	@ 0xa0
 8001008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001012:	2303      	movs	r3, #3
 8001014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001016:	2305      	movs	r3, #5
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	4619      	mov	r1, r3
 8001020:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001024:	f000 fda2 	bl	8001b6c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001028:	bf00      	nop
 800102a:	3728      	adds	r7, #40	@ 0x28
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40013000 	.word	0x40013000
 8001034:	40021000 	.word	0x40021000

08001038 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b0ac      	sub	sp, #176	@ 0xb0
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001040:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	2288      	movs	r2, #136	@ 0x88
 8001056:	2100      	movs	r1, #0
 8001058:	4618      	mov	r0, r3
 800105a:	f004 fa1b 	bl	8005494 <memset>
  if(huart->Instance==USART2)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a3a      	ldr	r2, [pc, #232]	@ (800114c <HAL_UART_MspInit+0x114>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d16c      	bne.n	8001142 <HAL_UART_MspInit+0x10a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001068:	2302      	movs	r3, #2
 800106a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800106c:	2300      	movs	r3, #0
 800106e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001070:	f107 0314 	add.w	r3, r7, #20
 8001074:	4618      	mov	r0, r3
 8001076:	f001 fdb7 	bl	8002be8 <HAL_RCCEx_PeriphCLKConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001080:	f7ff ff6e 	bl	8000f60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001084:	4b32      	ldr	r3, [pc, #200]	@ (8001150 <HAL_UART_MspInit+0x118>)
 8001086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001088:	4a31      	ldr	r2, [pc, #196]	@ (8001150 <HAL_UART_MspInit+0x118>)
 800108a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800108e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001090:	4b2f      	ldr	r3, [pc, #188]	@ (8001150 <HAL_UART_MspInit+0x118>)
 8001092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001098:	613b      	str	r3, [r7, #16]
 800109a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109c:	4b2c      	ldr	r3, [pc, #176]	@ (8001150 <HAL_UART_MspInit+0x118>)
 800109e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001150 <HAL_UART_MspInit+0x118>)
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010a8:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <HAL_UART_MspInit+0x118>)
 80010aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010b4:	230c      	movs	r3, #12
 80010b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ba:	2302      	movs	r3, #2
 80010bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c6:	2303      	movs	r3, #3
 80010c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010cc:	2307      	movs	r3, #7
 80010ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010d6:	4619      	mov	r1, r3
 80010d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010dc:	f000 fd46 	bl	8001b6c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80010e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 80010e2:	4a1d      	ldr	r2, [pc, #116]	@ (8001158 <HAL_UART_MspInit+0x120>)
 80010e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80010e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 80010e8:	2202      	movs	r2, #2
 80010ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010ec:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f2:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010f8:	4b16      	ldr	r3, [pc, #88]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 80010fa:	2280      	movs	r2, #128	@ 0x80
 80010fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010fe:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 8001100:	2200      	movs	r2, #0
 8001102:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001104:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 8001106:	2200      	movs	r2, #0
 8001108:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800110a:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 800110c:	2200      	movs	r2, #0
 800110e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001110:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 8001112:	2200      	movs	r2, #0
 8001114:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001116:	480f      	ldr	r0, [pc, #60]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 8001118:	f000 fa88 	bl	800162c <HAL_DMA_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8001122:	f7ff ff1d 	bl	8000f60 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a0a      	ldr	r2, [pc, #40]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 800112a:	675a      	str	r2, [r3, #116]	@ 0x74
 800112c:	4a09      	ldr	r2, [pc, #36]	@ (8001154 <HAL_UART_MspInit+0x11c>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	2026      	movs	r0, #38	@ 0x26
 8001138:	f000 fa41 	bl	80015be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800113c:	2026      	movs	r0, #38	@ 0x26
 800113e:	f000 fa5a 	bl	80015f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001142:	bf00      	nop
 8001144:	37b0      	adds	r7, #176	@ 0xb0
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40004400 	.word	0x40004400
 8001150:	40021000 	.word	0x40021000
 8001154:	20000164 	.word	0x20000164
 8001158:	4002006c 	.word	0x4002006c

0800115c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <NMI_Handler+0x4>

08001164 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <HardFault_Handler+0x4>

0800116c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <MemManage_Handler+0x4>

08001174 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <BusFault_Handler+0x4>

0800117c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <UsageFault_Handler+0x4>

08001184 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001192:	b480      	push	{r7}
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b2:	f000 f8e5 	bl	8001380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <DMA1_Channel6_IRQHandler+0x10>)
 80011c2:	f000 fbd1 	bl	8001968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000164 	.word	0x20000164

080011d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <USART2_IRQHandler+0x10>)
 80011d6:	f002 fecd 	bl	8003f74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200000dc 	.word	0x200000dc

080011e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ec:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <_sbrk+0x5c>)
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <_sbrk+0x60>)
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f8:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d102      	bne.n	8001206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <_sbrk+0x64>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <_sbrk+0x68>)
 8001204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <_sbrk+0x64>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4413      	add	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	429a      	cmp	r2, r3
 8001212:	d207      	bcs.n	8001224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001214:	f004 f95c 	bl	80054d0 <__errno>
 8001218:	4603      	mov	r3, r0
 800121a:	220c      	movs	r2, #12
 800121c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121e:	f04f 33ff 	mov.w	r3, #4294967295
 8001222:	e009      	b.n	8001238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001224:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <_sbrk+0x64>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122a:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	4a05      	ldr	r2, [pc, #20]	@ (8001248 <_sbrk+0x64>)
 8001234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20018000 	.word	0x20018000
 8001244:	00000400 	.word	0x00000400
 8001248:	2000c508 	.word	0x2000c508
 800124c:	2000c658 	.word	0x2000c658

08001250 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <SystemInit+0x20>)
 8001256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800125a:	4a05      	ldr	r2, [pc, #20]	@ (8001270 <SystemInit+0x20>)
 800125c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001274:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001278:	f7ff ffea 	bl	8001250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800127c:	480c      	ldr	r0, [pc, #48]	@ (80012b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800127e:	490d      	ldr	r1, [pc, #52]	@ (80012b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <LoopForever+0xe>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001284:	e002      	b.n	800128c <LoopCopyDataInit>

08001286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128a:	3304      	adds	r3, #4

0800128c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800128c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001290:	d3f9      	bcc.n	8001286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001292:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001294:	4c0a      	ldr	r4, [pc, #40]	@ (80012c0 <LoopForever+0x16>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001298:	e001      	b.n	800129e <LoopFillZerobss>

0800129a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800129c:	3204      	adds	r2, #4

0800129e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a0:	d3fb      	bcc.n	800129a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012a2:	f004 f91b 	bl	80054dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012a6:	f7ff f981 	bl	80005ac <main>

080012aa <LoopForever>:

LoopForever:
    b LoopForever
 80012aa:	e7fe      	b.n	80012aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80012b8:	080061fc 	.word	0x080061fc
  ldr r2, =_sbss
 80012bc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80012c0:	2000c658 	.word	0x2000c658

080012c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012c4:	e7fe      	b.n	80012c4 <ADC1_2_IRQHandler>
	...

080012c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012ce:	2300      	movs	r3, #0
 80012d0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <HAL_Init+0x3c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <HAL_Init+0x3c>)
 80012d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012dc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012de:	2003      	movs	r0, #3
 80012e0:	f000 f962 	bl	80015a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012e4:	2000      	movs	r0, #0
 80012e6:	f000 f80f 	bl	8001308 <HAL_InitTick>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	71fb      	strb	r3, [r7, #7]
 80012f4:	e001      	b.n	80012fa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012f6:	f7ff fe39 	bl	8000f6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012fa:	79fb      	ldrb	r3, [r7, #7]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40022000 	.word	0x40022000

08001308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001310:	2300      	movs	r3, #0
 8001312:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001314:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <HAL_InitTick+0x6c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d023      	beq.n	8001364 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800131c:	4b16      	ldr	r3, [pc, #88]	@ (8001378 <HAL_InitTick+0x70>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <HAL_InitTick+0x6c>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4619      	mov	r1, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132a:	fbb3 f3f1 	udiv	r3, r3, r1
 800132e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001332:	4618      	mov	r0, r3
 8001334:	f000 f96d 	bl	8001612 <HAL_SYSTICK_Config>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d10f      	bne.n	800135e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2b0f      	cmp	r3, #15
 8001342:	d809      	bhi.n	8001358 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001344:	2200      	movs	r2, #0
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	f04f 30ff 	mov.w	r0, #4294967295
 800134c:	f000 f937 	bl	80015be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001350:	4a0a      	ldr	r2, [pc, #40]	@ (800137c <HAL_InitTick+0x74>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6013      	str	r3, [r2, #0]
 8001356:	e007      	b.n	8001368 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	73fb      	strb	r3, [r7, #15]
 800135c:	e004      	b.n	8001368 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	73fb      	strb	r3, [r7, #15]
 8001362:	e001      	b.n	8001368 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001368:	7bfb      	ldrb	r3, [r7, #15]
}
 800136a:	4618      	mov	r0, r3
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000008 	.word	0x20000008
 8001378:	20000000 	.word	0x20000000
 800137c:	20000004 	.word	0x20000004

08001380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_IncTick+0x20>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <HAL_IncTick+0x24>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <HAL_IncTick+0x24>)
 8001392:	6013      	str	r3, [r2, #0]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	20000008 	.word	0x20000008
 80013a4:	2000c50c 	.word	0x2000c50c

080013a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <HAL_GetTick+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	2000c50c 	.word	0x2000c50c

080013c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c8:	f7ff ffee 	bl	80013a8 <HAL_GetTick>
 80013cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d8:	d005      	beq.n	80013e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <HAL_Delay+0x44>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013e6:	bf00      	nop
 80013e8:	f7ff ffde 	bl	80013a8 <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	68fa      	ldr	r2, [r7, #12]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d8f7      	bhi.n	80013e8 <HAL_Delay+0x28>
  {
  }
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000008 	.word	0x20000008

08001408 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001418:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <__NVIC_SetPriorityGrouping+0x44>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001424:	4013      	ands	r3, r2
 8001426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001430:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800143a:	4a04      	ldr	r2, [pc, #16]	@ (800144c <__NVIC_SetPriorityGrouping+0x44>)
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	60d3      	str	r3, [r2, #12]
}
 8001440:	bf00      	nop
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001454:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <__NVIC_GetPriorityGrouping+0x18>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	0a1b      	lsrs	r3, r3, #8
 800145a:	f003 0307 	and.w	r3, r3, #7
}
 800145e:	4618      	mov	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	2b00      	cmp	r3, #0
 800147c:	db0b      	blt.n	8001496 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	f003 021f 	and.w	r2, r3, #31
 8001484:	4907      	ldr	r1, [pc, #28]	@ (80014a4 <__NVIC_EnableIRQ+0x38>)
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	095b      	lsrs	r3, r3, #5
 800148c:	2001      	movs	r0, #1
 800148e:	fa00 f202 	lsl.w	r2, r0, r2
 8001492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000e100 	.word	0xe000e100

080014a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	6039      	str	r1, [r7, #0]
 80014b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	db0a      	blt.n	80014d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	490c      	ldr	r1, [pc, #48]	@ (80014f4 <__NVIC_SetPriority+0x4c>)
 80014c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c6:	0112      	lsls	r2, r2, #4
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	440b      	add	r3, r1
 80014cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014d0:	e00a      	b.n	80014e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4908      	ldr	r1, [pc, #32]	@ (80014f8 <__NVIC_SetPriority+0x50>)
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	f003 030f 	and.w	r3, r3, #15
 80014de:	3b04      	subs	r3, #4
 80014e0:	0112      	lsls	r2, r2, #4
 80014e2:	b2d2      	uxtb	r2, r2
 80014e4:	440b      	add	r3, r1
 80014e6:	761a      	strb	r2, [r3, #24]
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000e100 	.word	0xe000e100
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b089      	sub	sp, #36	@ 0x24
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f003 0307 	and.w	r3, r3, #7
 800150e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	f1c3 0307 	rsb	r3, r3, #7
 8001516:	2b04      	cmp	r3, #4
 8001518:	bf28      	it	cs
 800151a:	2304      	movcs	r3, #4
 800151c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	3304      	adds	r3, #4
 8001522:	2b06      	cmp	r3, #6
 8001524:	d902      	bls.n	800152c <NVIC_EncodePriority+0x30>
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	3b03      	subs	r3, #3
 800152a:	e000      	b.n	800152e <NVIC_EncodePriority+0x32>
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	f04f 32ff 	mov.w	r2, #4294967295
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	43da      	mvns	r2, r3
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	401a      	ands	r2, r3
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001544:	f04f 31ff 	mov.w	r1, #4294967295
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	43d9      	mvns	r1, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001554:	4313      	orrs	r3, r2
         );
}
 8001556:	4618      	mov	r0, r3
 8001558:	3724      	adds	r7, #36	@ 0x24
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
	...

08001564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3b01      	subs	r3, #1
 8001570:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001574:	d301      	bcc.n	800157a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001576:	2301      	movs	r3, #1
 8001578:	e00f      	b.n	800159a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800157a:	4a0a      	ldr	r2, [pc, #40]	@ (80015a4 <SysTick_Config+0x40>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3b01      	subs	r3, #1
 8001580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001582:	210f      	movs	r1, #15
 8001584:	f04f 30ff 	mov.w	r0, #4294967295
 8001588:	f7ff ff8e 	bl	80014a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800158c:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <SysTick_Config+0x40>)
 800158e:	2200      	movs	r2, #0
 8001590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001592:	4b04      	ldr	r3, [pc, #16]	@ (80015a4 <SysTick_Config+0x40>)
 8001594:	2207      	movs	r2, #7
 8001596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	e000e010 	.word	0xe000e010

080015a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff ff29 	bl	8001408 <__NVIC_SetPriorityGrouping>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b086      	sub	sp, #24
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	4603      	mov	r3, r0
 80015c6:	60b9      	str	r1, [r7, #8]
 80015c8:	607a      	str	r2, [r7, #4]
 80015ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015d0:	f7ff ff3e 	bl	8001450 <__NVIC_GetPriorityGrouping>
 80015d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	68b9      	ldr	r1, [r7, #8]
 80015da:	6978      	ldr	r0, [r7, #20]
 80015dc:	f7ff ff8e 	bl	80014fc <NVIC_EncodePriority>
 80015e0:	4602      	mov	r2, r0
 80015e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e6:	4611      	mov	r1, r2
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff ff5d 	bl	80014a8 <__NVIC_SetPriority>
}
 80015ee:	bf00      	nop
 80015f0:	3718      	adds	r7, #24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	4603      	mov	r3, r0
 80015fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff31 	bl	800146c <__NVIC_EnableIRQ>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f7ff ffa2 	bl	8001564 <SysTick_Config>
 8001620:	4603      	mov	r3, r0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d101      	bne.n	800163e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e098      	b.n	8001770 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	461a      	mov	r2, r3
 8001644:	4b4d      	ldr	r3, [pc, #308]	@ (800177c <HAL_DMA_Init+0x150>)
 8001646:	429a      	cmp	r2, r3
 8001648:	d80f      	bhi.n	800166a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	461a      	mov	r2, r3
 8001650:	4b4b      	ldr	r3, [pc, #300]	@ (8001780 <HAL_DMA_Init+0x154>)
 8001652:	4413      	add	r3, r2
 8001654:	4a4b      	ldr	r2, [pc, #300]	@ (8001784 <HAL_DMA_Init+0x158>)
 8001656:	fba2 2303 	umull	r2, r3, r2, r3
 800165a:	091b      	lsrs	r3, r3, #4
 800165c:	009a      	lsls	r2, r3, #2
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a48      	ldr	r2, [pc, #288]	@ (8001788 <HAL_DMA_Init+0x15c>)
 8001666:	641a      	str	r2, [r3, #64]	@ 0x40
 8001668:	e00e      	b.n	8001688 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	461a      	mov	r2, r3
 8001670:	4b46      	ldr	r3, [pc, #280]	@ (800178c <HAL_DMA_Init+0x160>)
 8001672:	4413      	add	r3, r2
 8001674:	4a43      	ldr	r2, [pc, #268]	@ (8001784 <HAL_DMA_Init+0x158>)
 8001676:	fba2 2303 	umull	r2, r3, r2, r3
 800167a:	091b      	lsrs	r3, r3, #4
 800167c:	009a      	lsls	r2, r3, #2
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a42      	ldr	r2, [pc, #264]	@ (8001790 <HAL_DMA_Init+0x164>)
 8001686:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2202      	movs	r2, #2
 800168c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800169e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80016a2:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	6819      	ldr	r1, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	431a      	orrs	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	431a      	orrs	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	431a      	orrs	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	431a      	orrs	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	431a      	orrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a1b      	ldr	r3, [r3, #32]
 80016d0:	431a      	orrs	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	430a      	orrs	r2, r1
 80016d8:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus = 0U;
    hdma->DMAmuxRequestGenStatusMask = 0U;
  }
#else
  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016e2:	d039      	beq.n	8001758 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e8:	4a27      	ldr	r2, [pc, #156]	@ (8001788 <HAL_DMA_Init+0x15c>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d11a      	bne.n	8001724 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80016ee:	4b29      	ldr	r3, [pc, #164]	@ (8001794 <HAL_DMA_Init+0x168>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f6:	f003 031c 	and.w	r3, r3, #28
 80016fa:	210f      	movs	r1, #15
 80016fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001700:	43db      	mvns	r3, r3
 8001702:	4924      	ldr	r1, [pc, #144]	@ (8001794 <HAL_DMA_Init+0x168>)
 8001704:	4013      	ands	r3, r2
 8001706:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001708:	4b22      	ldr	r3, [pc, #136]	@ (8001794 <HAL_DMA_Init+0x168>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6859      	ldr	r1, [r3, #4]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001714:	f003 031c 	and.w	r3, r3, #28
 8001718:	fa01 f303 	lsl.w	r3, r1, r3
 800171c:	491d      	ldr	r1, [pc, #116]	@ (8001794 <HAL_DMA_Init+0x168>)
 800171e:	4313      	orrs	r3, r2
 8001720:	600b      	str	r3, [r1, #0]
 8001722:	e019      	b.n	8001758 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001724:	4b1c      	ldr	r3, [pc, #112]	@ (8001798 <HAL_DMA_Init+0x16c>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172c:	f003 031c 	and.w	r3, r3, #28
 8001730:	210f      	movs	r1, #15
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	43db      	mvns	r3, r3
 8001738:	4917      	ldr	r1, [pc, #92]	@ (8001798 <HAL_DMA_Init+0x16c>)
 800173a:	4013      	ands	r3, r2
 800173c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800173e:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <HAL_DMA_Init+0x16c>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6859      	ldr	r1, [r3, #4]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174a:	f003 031c 	and.w	r3, r3, #28
 800174e:	fa01 f303 	lsl.w	r3, r1, r3
 8001752:	4911      	ldr	r1, [pc, #68]	@ (8001798 <HAL_DMA_Init+0x16c>)
 8001754:	4313      	orrs	r3, r2
 8001756:	600b      	str	r3, [r1, #0]
    }
  }
#endif /* DMAMUX1 */

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40020407 	.word	0x40020407
 8001780:	bffdfff8 	.word	0xbffdfff8
 8001784:	cccccccd 	.word	0xcccccccd
 8001788:	40020000 	.word	0x40020000
 800178c:	bffdfbf8 	.word	0xbffdfbf8
 8001790:	40020400 	.word	0x40020400
 8001794:	400200a8 	.word	0x400200a8
 8001798:	400204a8 	.word	0x400204a8

0800179c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d101      	bne.n	80017bc <HAL_DMA_Start_IT+0x20>
 80017b8:	2302      	movs	r3, #2
 80017ba:	e04e      	b.n	800185a <HAL_DMA_Start_IT+0xbe>
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2201      	movs	r2, #1
 80017c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d13a      	bne.n	8001846 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2202      	movs	r2, #2
 80017d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2200      	movs	r2, #0
 80017dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f022 0201 	bic.w	r2, r2, #1
 80017ec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	68b9      	ldr	r1, [r7, #8]
 80017f4:	68f8      	ldr	r0, [r7, #12]
 80017f6:	f000 f989 	bl	8001b0c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d008      	beq.n	8001814 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f042 020e 	orr.w	r2, r2, #14
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	e00f      	b.n	8001834 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f022 0204 	bic.w	r2, r2, #4
 8001822:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f042 020a 	orr.w	r2, r2, #10
 8001832:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
    }

#endif /* DMAMUX1 */
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f042 0201 	orr.w	r2, r2, #1
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	e008      	b.n	8001858 <HAL_DMA_Start_IT+0xbc>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2280      	movs	r2, #128	@ 0x80
 800184a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2200      	movs	r2, #0
 8001850:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001858:	7dfb      	ldrb	r3, [r7, #23]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e031      	b.n	80018d8 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d008      	beq.n	8001892 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2204      	movs	r2, #4
 8001884:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e022      	b.n	80018d8 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f022 0201 	bic.w	r2, r2, #1
 80018a0:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f022 020e 	bic.w	r2, r2, #14
 80018b0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b6:	f003 021c 	and.w	r2, r3, #28
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	2101      	movs	r1, #1
 80018c0:	fa01 f202 	lsl.w	r2, r1, r2
 80018c4:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80018d6:	2300      	movs	r3, #0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018ec:	2300      	movs	r3, #0
 80018ee:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d005      	beq.n	8001908 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2204      	movs	r2, #4
 8001900:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e029      	b.n	800195c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f022 0201 	bic.w	r2, r2, #1
 8001916:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f022 020e 	bic.w	r2, r2, #14
 8001926:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800192c:	f003 021c 	and.w	r2, r3, #28
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001934:	2101      	movs	r1, #1
 8001936:	fa01 f202 	lsl.w	r2, r1, r2
 800193a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2201      	movs	r2, #1
 8001940:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001950:	2b00      	cmp	r3, #0
 8001952:	d003      	beq.n	800195c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	4798      	blx	r3
    }
  }
  return status;
 800195c:	7bfb      	ldrb	r3, [r7, #15]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001984:	f003 031c 	and.w	r3, r3, #28
 8001988:	2204      	movs	r2, #4
 800198a:	409a      	lsls	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	4013      	ands	r3, r2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d027      	beq.n	80019e4 <HAL_DMA_IRQHandler+0x7c>
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	2b00      	cmp	r3, #0
 800199c:	d022      	beq.n	80019e4 <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0320 	and.w	r3, r3, #32
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d107      	bne.n	80019bc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 0204 	bic.w	r2, r2, #4
 80019ba:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c0:	f003 021c 	and.w	r2, r3, #28
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c8:	2104      	movs	r1, #4
 80019ca:	fa01 f202 	lsl.w	r2, r1, r2
 80019ce:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f000 8081 	beq.w	8001adc <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80019e2:	e07b      	b.n	8001adc <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e8:	f003 031c 	and.w	r3, r3, #28
 80019ec:	2202      	movs	r2, #2
 80019ee:	409a      	lsls	r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4013      	ands	r3, r2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d03d      	beq.n	8001a74 <HAL_DMA_IRQHandler+0x10c>
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d038      	beq.n	8001a74 <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0320 	and.w	r3, r3, #32
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d10b      	bne.n	8001a28 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 020a 	bic.w	r2, r2, #10
 8001a1e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ae8 <HAL_DMA_IRQHandler+0x180>)
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d909      	bls.n	8001a48 <HAL_DMA_IRQHandler+0xe0>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a38:	f003 031c 	and.w	r3, r3, #28
 8001a3c:	4a2b      	ldr	r2, [pc, #172]	@ (8001aec <HAL_DMA_IRQHandler+0x184>)
 8001a3e:	2102      	movs	r1, #2
 8001a40:	fa01 f303 	lsl.w	r3, r1, r3
 8001a44:	6053      	str	r3, [r2, #4]
 8001a46:	e008      	b.n	8001a5a <HAL_DMA_IRQHandler+0xf2>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4c:	f003 031c 	and.w	r3, r3, #28
 8001a50:	4a27      	ldr	r2, [pc, #156]	@ (8001af0 <HAL_DMA_IRQHandler+0x188>)
 8001a52:	2102      	movs	r1, #2
 8001a54:	fa01 f303 	lsl.w	r3, r1, r3
 8001a58:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d038      	beq.n	8001adc <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001a72:	e033      	b.n	8001adc <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a78:	f003 031c 	and.w	r3, r3, #28
 8001a7c:	2208      	movs	r2, #8
 8001a7e:	409a      	lsls	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4013      	ands	r3, r2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d02a      	beq.n	8001ade <HAL_DMA_IRQHandler+0x176>
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d025      	beq.n	8001ade <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 020e 	bic.w	r2, r2, #14
 8001aa0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa6:	f003 021c 	and.w	r2, r3, #28
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aae:	2101      	movs	r1, #1
 8001ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d004      	beq.n	8001ade <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001adc:	bf00      	nop
 8001ade:	bf00      	nop
}
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40020080 	.word	0x40020080
 8001aec:	40020400 	.word	0x40020400
 8001af0:	40020000 	.word	0x40020000

08001af4 <HAL_DMA_GetError>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Return the DMA error code */
  return hdma->ErrorCode;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
 8001b18:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif /* DMAMUX1 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1e:	f003 021c 	and.w	r2, r3, #28
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b26:	2101      	movs	r1, #1
 8001b28:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	2b10      	cmp	r3, #16
 8001b3c:	d108      	bne.n	8001b50 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68ba      	ldr	r2, [r7, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b4e:	e007      	b.n	8001b60 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	60da      	str	r2, [r3, #12]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b087      	sub	sp, #28
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b7a:	e17f      	b.n	8001e7c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	2101      	movs	r1, #1
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	fa01 f303 	lsl.w	r3, r1, r3
 8001b88:	4013      	ands	r3, r2
 8001b8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f000 8171 	beq.w	8001e76 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f003 0303 	and.w	r3, r3, #3
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d005      	beq.n	8001bac <HAL_GPIO_Init+0x40>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 0303 	and.w	r3, r3, #3
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d130      	bne.n	8001c0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	68da      	ldr	r2, [r3, #12]
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001be2:	2201      	movs	r2, #1
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	43db      	mvns	r3, r3
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	091b      	lsrs	r3, r3, #4
 8001bf8:	f003 0201 	and.w	r2, r3, #1
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 0303 	and.w	r3, r3, #3
 8001c16:	2b03      	cmp	r3, #3
 8001c18:	d118      	bne.n	8001c4c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001c20:	2201      	movs	r2, #1
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	08db      	lsrs	r3, r3, #3
 8001c36:	f003 0201 	and.w	r2, r3, #1
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0303 	and.w	r3, r3, #3
 8001c54:	2b03      	cmp	r3, #3
 8001c56:	d017      	beq.n	8001c88 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	2203      	movs	r2, #3
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d123      	bne.n	8001cdc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	08da      	lsrs	r2, r3, #3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3208      	adds	r2, #8
 8001c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	220f      	movs	r2, #15
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	691a      	ldr	r2, [r3, #16]
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	08da      	lsrs	r2, r3, #3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	3208      	adds	r2, #8
 8001cd6:	6939      	ldr	r1, [r7, #16]
 8001cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0203 	and.w	r2, r3, #3
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f000 80ac 	beq.w	8001e76 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1e:	4b5f      	ldr	r3, [pc, #380]	@ (8001e9c <HAL_GPIO_Init+0x330>)
 8001d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d22:	4a5e      	ldr	r2, [pc, #376]	@ (8001e9c <HAL_GPIO_Init+0x330>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d2a:	4b5c      	ldr	r3, [pc, #368]	@ (8001e9c <HAL_GPIO_Init+0x330>)
 8001d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	60bb      	str	r3, [r7, #8]
 8001d34:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d36:	4a5a      	ldr	r2, [pc, #360]	@ (8001ea0 <HAL_GPIO_Init+0x334>)
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	089b      	lsrs	r3, r3, #2
 8001d3c:	3302      	adds	r3, #2
 8001d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	220f      	movs	r2, #15
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43db      	mvns	r3, r3
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d60:	d025      	beq.n	8001dae <HAL_GPIO_Init+0x242>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4f      	ldr	r2, [pc, #316]	@ (8001ea4 <HAL_GPIO_Init+0x338>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d01f      	beq.n	8001daa <HAL_GPIO_Init+0x23e>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a4e      	ldr	r2, [pc, #312]	@ (8001ea8 <HAL_GPIO_Init+0x33c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d019      	beq.n	8001da6 <HAL_GPIO_Init+0x23a>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a4d      	ldr	r2, [pc, #308]	@ (8001eac <HAL_GPIO_Init+0x340>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <HAL_GPIO_Init+0x236>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4c      	ldr	r2, [pc, #304]	@ (8001eb0 <HAL_GPIO_Init+0x344>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00d      	beq.n	8001d9e <HAL_GPIO_Init+0x232>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a4b      	ldr	r2, [pc, #300]	@ (8001eb4 <HAL_GPIO_Init+0x348>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d007      	beq.n	8001d9a <HAL_GPIO_Init+0x22e>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb8 <HAL_GPIO_Init+0x34c>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d101      	bne.n	8001d96 <HAL_GPIO_Init+0x22a>
 8001d92:	2306      	movs	r3, #6
 8001d94:	e00c      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001d96:	2307      	movs	r3, #7
 8001d98:	e00a      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001d9a:	2305      	movs	r3, #5
 8001d9c:	e008      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001d9e:	2304      	movs	r3, #4
 8001da0:	e006      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001da2:	2303      	movs	r3, #3
 8001da4:	e004      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001da6:	2302      	movs	r3, #2
 8001da8:	e002      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001dae:	2300      	movs	r3, #0
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	f002 0203 	and.w	r2, r2, #3
 8001db6:	0092      	lsls	r2, r2, #2
 8001db8:	4093      	lsls	r3, r2
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dc0:	4937      	ldr	r1, [pc, #220]	@ (8001ea0 <HAL_GPIO_Init+0x334>)
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	089b      	lsrs	r3, r3, #2
 8001dc6:	3302      	adds	r3, #2
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dce:	4b3b      	ldr	r3, [pc, #236]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001df2:	4a32      	ldr	r2, [pc, #200]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001df8:	4b30      	ldr	r3, [pc, #192]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	4013      	ands	r3, r2
 8001e06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e1c:	4a27      	ldr	r2, [pc, #156]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e22:	4b26      	ldr	r3, [pc, #152]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e46:	4a1d      	ldr	r2, [pc, #116]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e70:	4a12      	ldr	r2, [pc, #72]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	fa22 f303 	lsr.w	r3, r2, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f47f ae78 	bne.w	8001b7c <HAL_GPIO_Init+0x10>
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	371c      	adds	r7, #28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010000 	.word	0x40010000
 8001ea4:	48000400 	.word	0x48000400
 8001ea8:	48000800 	.word	0x48000800
 8001eac:	48000c00 	.word	0x48000c00
 8001eb0:	48001000 	.word	0x48001000
 8001eb4:	48001400 	.word	0x48001400
 8001eb8:	48001800 	.word	0x48001800
 8001ebc:	40010400 	.word	0x40010400

08001ec0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	691a      	ldr	r2, [r3, #16]
 8001ed0:	887b      	ldrh	r3, [r7, #2]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d002      	beq.n	8001ede <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	73fb      	strb	r3, [r7, #15]
 8001edc:	e001      	b.n	8001ee2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	460b      	mov	r3, r1
 8001efa:	807b      	strh	r3, [r7, #2]
 8001efc:	4613      	mov	r3, r2
 8001efe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f00:	787b      	ldrb	r3, [r7, #1]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f06:	887a      	ldrh	r2, [r7, #2]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f0c:	e002      	b.n	8001f14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f0e:	887a      	ldrh	r2, [r7, #2]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001f24:	4b04      	ldr	r3, [pc, #16]	@ (8001f38 <HAL_PWREx_GetVoltageRange+0x18>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40007000 	.word	0x40007000

08001f3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f4a:	d130      	bne.n	8001fae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f4c:	4b23      	ldr	r3, [pc, #140]	@ (8001fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f58:	d038      	beq.n	8001fcc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f5a:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f62:	4a1e      	ldr	r2, [pc, #120]	@ (8001fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001fe0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2232      	movs	r2, #50	@ 0x32
 8001f70:	fb02 f303 	mul.w	r3, r2, r3
 8001f74:	4a1b      	ldr	r2, [pc, #108]	@ (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f76:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7a:	0c9b      	lsrs	r3, r3, #18
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f80:	e002      	b.n	8001f88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	3b01      	subs	r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f88:	4b14      	ldr	r3, [pc, #80]	@ (8001fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f8a:	695b      	ldr	r3, [r3, #20]
 8001f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f94:	d102      	bne.n	8001f9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1f2      	bne.n	8001f82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fa8:	d110      	bne.n	8001fcc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e00f      	b.n	8001fce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fae:	4b0b      	ldr	r3, [pc, #44]	@ (8001fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001fb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fba:	d007      	beq.n	8001fcc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001fbc:	4b07      	ldr	r3, [pc, #28]	@ (8001fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001fc4:	4a05      	ldr	r2, [pc, #20]	@ (8001fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40007000 	.word	0x40007000
 8001fe0:	20000000 	.word	0x20000000
 8001fe4:	431bde83 	.word	0x431bde83

08001fe8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b088      	sub	sp, #32
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e3ca      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ffa:	4b97      	ldr	r3, [pc, #604]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f003 030c 	and.w	r3, r3, #12
 8002002:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002004:	4b94      	ldr	r3, [pc, #592]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	f003 0303 	and.w	r3, r3, #3
 800200c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0310 	and.w	r3, r3, #16
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 80e4 	beq.w	80021e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d007      	beq.n	8002032 <HAL_RCC_OscConfig+0x4a>
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	2b0c      	cmp	r3, #12
 8002026:	f040 808b 	bne.w	8002140 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	2b01      	cmp	r3, #1
 800202e:	f040 8087 	bne.w	8002140 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002032:	4b89      	ldr	r3, [pc, #548]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d005      	beq.n	800204a <HAL_RCC_OscConfig+0x62>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e3a2      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a1a      	ldr	r2, [r3, #32]
 800204e:	4b82      	ldr	r3, [pc, #520]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0308 	and.w	r3, r3, #8
 8002056:	2b00      	cmp	r3, #0
 8002058:	d004      	beq.n	8002064 <HAL_RCC_OscConfig+0x7c>
 800205a:	4b7f      	ldr	r3, [pc, #508]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002062:	e005      	b.n	8002070 <HAL_RCC_OscConfig+0x88>
 8002064:	4b7c      	ldr	r3, [pc, #496]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002066:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800206a:	091b      	lsrs	r3, r3, #4
 800206c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002070:	4293      	cmp	r3, r2
 8002072:	d223      	bcs.n	80020bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	4618      	mov	r0, r3
 800207a:	f000 fd55 	bl	8002b28 <RCC_SetFlashLatencyFromMSIRange>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e383      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002088:	4b73      	ldr	r3, [pc, #460]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a72      	ldr	r2, [pc, #456]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800208e:	f043 0308 	orr.w	r3, r3, #8
 8002092:	6013      	str	r3, [r2, #0]
 8002094:	4b70      	ldr	r3, [pc, #448]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	496d      	ldr	r1, [pc, #436]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020a6:	4b6c      	ldr	r3, [pc, #432]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	021b      	lsls	r3, r3, #8
 80020b4:	4968      	ldr	r1, [pc, #416]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	604b      	str	r3, [r1, #4]
 80020ba:	e025      	b.n	8002108 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020bc:	4b66      	ldr	r3, [pc, #408]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a65      	ldr	r2, [pc, #404]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020c2:	f043 0308 	orr.w	r3, r3, #8
 80020c6:	6013      	str	r3, [r2, #0]
 80020c8:	4b63      	ldr	r3, [pc, #396]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	4960      	ldr	r1, [pc, #384]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020da:	4b5f      	ldr	r3, [pc, #380]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	021b      	lsls	r3, r3, #8
 80020e8:	495b      	ldr	r1, [pc, #364]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d109      	bne.n	8002108 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fd15 	bl	8002b28 <RCC_SetFlashLatencyFromMSIRange>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e343      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002108:	f000 fc4a 	bl	80029a0 <HAL_RCC_GetSysClockFreq>
 800210c:	4602      	mov	r2, r0
 800210e:	4b52      	ldr	r3, [pc, #328]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	091b      	lsrs	r3, r3, #4
 8002114:	f003 030f 	and.w	r3, r3, #15
 8002118:	4950      	ldr	r1, [pc, #320]	@ (800225c <HAL_RCC_OscConfig+0x274>)
 800211a:	5ccb      	ldrb	r3, [r1, r3]
 800211c:	f003 031f 	and.w	r3, r3, #31
 8002120:	fa22 f303 	lsr.w	r3, r2, r3
 8002124:	4a4e      	ldr	r2, [pc, #312]	@ (8002260 <HAL_RCC_OscConfig+0x278>)
 8002126:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002128:	4b4e      	ldr	r3, [pc, #312]	@ (8002264 <HAL_RCC_OscConfig+0x27c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff f8eb 	bl	8001308 <HAL_InitTick>
 8002132:	4603      	mov	r3, r0
 8002134:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d052      	beq.n	80021e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800213c:	7bfb      	ldrb	r3, [r7, #15]
 800213e:	e327      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d032      	beq.n	80021ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002148:	4b43      	ldr	r3, [pc, #268]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a42      	ldr	r2, [pc, #264]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002154:	f7ff f928 	bl	80013a8 <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800215c:	f7ff f924 	bl	80013a8 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e310      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800216e:	4b3a      	ldr	r3, [pc, #232]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d0f0      	beq.n	800215c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800217a:	4b37      	ldr	r3, [pc, #220]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a36      	ldr	r2, [pc, #216]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002180:	f043 0308 	orr.w	r3, r3, #8
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	4b34      	ldr	r3, [pc, #208]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a1b      	ldr	r3, [r3, #32]
 8002192:	4931      	ldr	r1, [pc, #196]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002194:	4313      	orrs	r3, r2
 8002196:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002198:	4b2f      	ldr	r3, [pc, #188]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	69db      	ldr	r3, [r3, #28]
 80021a4:	021b      	lsls	r3, r3, #8
 80021a6:	492c      	ldr	r1, [pc, #176]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	604b      	str	r3, [r1, #4]
 80021ac:	e01a      	b.n	80021e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a29      	ldr	r2, [pc, #164]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80021b4:	f023 0301 	bic.w	r3, r3, #1
 80021b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021ba:	f7ff f8f5 	bl	80013a8 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021c2:	f7ff f8f1 	bl	80013a8 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e2dd      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80021d4:	4b20      	ldr	r3, [pc, #128]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1f0      	bne.n	80021c2 <HAL_RCC_OscConfig+0x1da>
 80021e0:	e000      	b.n	80021e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d074      	beq.n	80022da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	d005      	beq.n	8002202 <HAL_RCC_OscConfig+0x21a>
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	2b0c      	cmp	r3, #12
 80021fa:	d10e      	bne.n	800221a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	2b03      	cmp	r3, #3
 8002200:	d10b      	bne.n	800221a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002202:	4b15      	ldr	r3, [pc, #84]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d064      	beq.n	80022d8 <HAL_RCC_OscConfig+0x2f0>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d160      	bne.n	80022d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e2ba      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002222:	d106      	bne.n	8002232 <HAL_RCC_OscConfig+0x24a>
 8002224:	4b0c      	ldr	r3, [pc, #48]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a0b      	ldr	r2, [pc, #44]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800222a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800222e:	6013      	str	r3, [r2, #0]
 8002230:	e026      	b.n	8002280 <HAL_RCC_OscConfig+0x298>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800223a:	d115      	bne.n	8002268 <HAL_RCC_OscConfig+0x280>
 800223c:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a05      	ldr	r2, [pc, #20]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002242:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002246:	6013      	str	r3, [r2, #0]
 8002248:	4b03      	ldr	r3, [pc, #12]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a02      	ldr	r2, [pc, #8]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800224e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002252:	6013      	str	r3, [r2, #0]
 8002254:	e014      	b.n	8002280 <HAL_RCC_OscConfig+0x298>
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	08006170 	.word	0x08006170
 8002260:	20000000 	.word	0x20000000
 8002264:	20000004 	.word	0x20000004
 8002268:	4ba0      	ldr	r3, [pc, #640]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a9f      	ldr	r2, [pc, #636]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 800226e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002272:	6013      	str	r3, [r2, #0]
 8002274:	4b9d      	ldr	r3, [pc, #628]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a9c      	ldr	r2, [pc, #624]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 800227a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800227e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d013      	beq.n	80022b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002288:	f7ff f88e 	bl	80013a8 <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002290:	f7ff f88a 	bl	80013a8 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b64      	cmp	r3, #100	@ 0x64
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e276      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022a2:	4b92      	ldr	r3, [pc, #584]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d0f0      	beq.n	8002290 <HAL_RCC_OscConfig+0x2a8>
 80022ae:	e014      	b.n	80022da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b0:	f7ff f87a 	bl	80013a8 <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022b8:	f7ff f876 	bl	80013a8 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b64      	cmp	r3, #100	@ 0x64
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e262      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022ca:	4b88      	ldr	r3, [pc, #544]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f0      	bne.n	80022b8 <HAL_RCC_OscConfig+0x2d0>
 80022d6:	e000      	b.n	80022da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d060      	beq.n	80023a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	2b04      	cmp	r3, #4
 80022ea:	d005      	beq.n	80022f8 <HAL_RCC_OscConfig+0x310>
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	2b0c      	cmp	r3, #12
 80022f0:	d119      	bne.n	8002326 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d116      	bne.n	8002326 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022f8:	4b7c      	ldr	r3, [pc, #496]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002300:	2b00      	cmp	r3, #0
 8002302:	d005      	beq.n	8002310 <HAL_RCC_OscConfig+0x328>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d101      	bne.n	8002310 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e23f      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002310:	4b76      	ldr	r3, [pc, #472]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	061b      	lsls	r3, r3, #24
 800231e:	4973      	ldr	r1, [pc, #460]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002320:	4313      	orrs	r3, r2
 8002322:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002324:	e040      	b.n	80023a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d023      	beq.n	8002376 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800232e:	4b6f      	ldr	r3, [pc, #444]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a6e      	ldr	r2, [pc, #440]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002334:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002338:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233a:	f7ff f835 	bl	80013a8 <HAL_GetTick>
 800233e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002342:	f7ff f831 	bl	80013a8 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e21d      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002354:	4b65      	ldr	r3, [pc, #404]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800235c:	2b00      	cmp	r3, #0
 800235e:	d0f0      	beq.n	8002342 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002360:	4b62      	ldr	r3, [pc, #392]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	061b      	lsls	r3, r3, #24
 800236e:	495f      	ldr	r1, [pc, #380]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002370:	4313      	orrs	r3, r2
 8002372:	604b      	str	r3, [r1, #4]
 8002374:	e018      	b.n	80023a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002376:	4b5d      	ldr	r3, [pc, #372]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a5c      	ldr	r2, [pc, #368]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 800237c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002380:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002382:	f7ff f811 	bl	80013a8 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800238a:	f7ff f80d 	bl	80013a8 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e1f9      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800239c:	4b53      	ldr	r3, [pc, #332]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1f0      	bne.n	800238a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0308 	and.w	r3, r3, #8
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d03c      	beq.n	800242e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d01c      	beq.n	80023f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023bc:	4b4b      	ldr	r3, [pc, #300]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80023be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023c2:	4a4a      	ldr	r2, [pc, #296]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023cc:	f7fe ffec 	bl	80013a8 <HAL_GetTick>
 80023d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023d2:	e008      	b.n	80023e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023d4:	f7fe ffe8 	bl	80013a8 <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e1d4      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023e6:	4b41      	ldr	r3, [pc, #260]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80023e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0ef      	beq.n	80023d4 <HAL_RCC_OscConfig+0x3ec>
 80023f4:	e01b      	b.n	800242e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023f6:	4b3d      	ldr	r3, [pc, #244]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80023f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023fc:	4a3b      	ldr	r2, [pc, #236]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80023fe:	f023 0301 	bic.w	r3, r3, #1
 8002402:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002406:	f7fe ffcf 	bl	80013a8 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800240e:	f7fe ffcb 	bl	80013a8 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e1b7      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002420:	4b32      	ldr	r3, [pc, #200]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002422:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1ef      	bne.n	800240e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 80a6 	beq.w	8002588 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800243c:	2300      	movs	r3, #0
 800243e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002440:	4b2a      	ldr	r3, [pc, #168]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002444:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10d      	bne.n	8002468 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800244c:	4b27      	ldr	r3, [pc, #156]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 800244e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002450:	4a26      	ldr	r2, [pc, #152]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 8002452:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002456:	6593      	str	r3, [r2, #88]	@ 0x58
 8002458:	4b24      	ldr	r3, [pc, #144]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 800245a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002460:	60bb      	str	r3, [r7, #8]
 8002462:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002464:	2301      	movs	r3, #1
 8002466:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002468:	4b21      	ldr	r3, [pc, #132]	@ (80024f0 <HAL_RCC_OscConfig+0x508>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002470:	2b00      	cmp	r3, #0
 8002472:	d118      	bne.n	80024a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002474:	4b1e      	ldr	r3, [pc, #120]	@ (80024f0 <HAL_RCC_OscConfig+0x508>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a1d      	ldr	r2, [pc, #116]	@ (80024f0 <HAL_RCC_OscConfig+0x508>)
 800247a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800247e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002480:	f7fe ff92 	bl	80013a8 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002488:	f7fe ff8e 	bl	80013a8 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e17a      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800249a:	4b15      	ldr	r3, [pc, #84]	@ (80024f0 <HAL_RCC_OscConfig+0x508>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d0f0      	beq.n	8002488 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d108      	bne.n	80024c0 <HAL_RCC_OscConfig+0x4d8>
 80024ae:	4b0f      	ldr	r3, [pc, #60]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80024b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024b4:	4a0d      	ldr	r2, [pc, #52]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80024b6:	f043 0301 	orr.w	r3, r3, #1
 80024ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024be:	e029      	b.n	8002514 <HAL_RCC_OscConfig+0x52c>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	2b05      	cmp	r3, #5
 80024c6:	d115      	bne.n	80024f4 <HAL_RCC_OscConfig+0x50c>
 80024c8:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80024ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ce:	4a07      	ldr	r2, [pc, #28]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80024d0:	f043 0304 	orr.w	r3, r3, #4
 80024d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024d8:	4b04      	ldr	r3, [pc, #16]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80024da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024de:	4a03      	ldr	r2, [pc, #12]	@ (80024ec <HAL_RCC_OscConfig+0x504>)
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024e8:	e014      	b.n	8002514 <HAL_RCC_OscConfig+0x52c>
 80024ea:	bf00      	nop
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40007000 	.word	0x40007000
 80024f4:	4b9c      	ldr	r3, [pc, #624]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80024f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024fa:	4a9b      	ldr	r2, [pc, #620]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80024fc:	f023 0301 	bic.w	r3, r3, #1
 8002500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002504:	4b98      	ldr	r3, [pc, #608]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800250a:	4a97      	ldr	r2, [pc, #604]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800250c:	f023 0304 	bic.w	r3, r3, #4
 8002510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d016      	beq.n	800254a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800251c:	f7fe ff44 	bl	80013a8 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002522:	e00a      	b.n	800253a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002524:	f7fe ff40 	bl	80013a8 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002532:	4293      	cmp	r3, r2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e12a      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800253a:	4b8b      	ldr	r3, [pc, #556]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800253c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0ed      	beq.n	8002524 <HAL_RCC_OscConfig+0x53c>
 8002548:	e015      	b.n	8002576 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254a:	f7fe ff2d 	bl	80013a8 <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002550:	e00a      	b.n	8002568 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002552:	f7fe ff29 	bl	80013a8 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002560:	4293      	cmp	r3, r2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e113      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002568:	4b7f      	ldr	r3, [pc, #508]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800256a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1ed      	bne.n	8002552 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002576:	7ffb      	ldrb	r3, [r7, #31]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d105      	bne.n	8002588 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800257c:	4b7a      	ldr	r3, [pc, #488]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800257e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002580:	4a79      	ldr	r2, [pc, #484]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002586:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258c:	2b00      	cmp	r3, #0
 800258e:	f000 80fe 	beq.w	800278e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002596:	2b02      	cmp	r3, #2
 8002598:	f040 80d0 	bne.w	800273c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800259c:	4b72      	ldr	r3, [pc, #456]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f003 0203 	and.w	r2, r3, #3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d130      	bne.n	8002612 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	3b01      	subs	r3, #1
 80025bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025be:	429a      	cmp	r2, r3
 80025c0:	d127      	bne.n	8002612 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d11f      	bne.n	8002612 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80025dc:	2a07      	cmp	r2, #7
 80025de:	bf14      	ite	ne
 80025e0:	2201      	movne	r2, #1
 80025e2:	2200      	moveq	r2, #0
 80025e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d113      	bne.n	8002612 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025f4:	085b      	lsrs	r3, r3, #1
 80025f6:	3b01      	subs	r3, #1
 80025f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d109      	bne.n	8002612 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002608:	085b      	lsrs	r3, r3, #1
 800260a:	3b01      	subs	r3, #1
 800260c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800260e:	429a      	cmp	r2, r3
 8002610:	d06e      	beq.n	80026f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	2b0c      	cmp	r3, #12
 8002616:	d069      	beq.n	80026ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002618:	4b53      	ldr	r3, [pc, #332]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d105      	bne.n	8002630 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002624:	4b50      	ldr	r3, [pc, #320]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e0ad      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002634:	4b4c      	ldr	r3, [pc, #304]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a4b      	ldr	r2, [pc, #300]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800263a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800263e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002640:	f7fe feb2 	bl	80013a8 <HAL_GetTick>
 8002644:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002648:	f7fe feae 	bl	80013a8 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e09a      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800265a:	4b43      	ldr	r3, [pc, #268]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f0      	bne.n	8002648 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002666:	4b40      	ldr	r3, [pc, #256]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	4b40      	ldr	r3, [pc, #256]	@ (800276c <HAL_RCC_OscConfig+0x784>)
 800266c:	4013      	ands	r3, r2
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002676:	3a01      	subs	r2, #1
 8002678:	0112      	lsls	r2, r2, #4
 800267a:	4311      	orrs	r1, r2
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002680:	0212      	lsls	r2, r2, #8
 8002682:	4311      	orrs	r1, r2
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002688:	0852      	lsrs	r2, r2, #1
 800268a:	3a01      	subs	r2, #1
 800268c:	0552      	lsls	r2, r2, #21
 800268e:	4311      	orrs	r1, r2
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002694:	0852      	lsrs	r2, r2, #1
 8002696:	3a01      	subs	r2, #1
 8002698:	0652      	lsls	r2, r2, #25
 800269a:	4311      	orrs	r1, r2
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80026a0:	0912      	lsrs	r2, r2, #4
 80026a2:	0452      	lsls	r2, r2, #17
 80026a4:	430a      	orrs	r2, r1
 80026a6:	4930      	ldr	r1, [pc, #192]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80026ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80026b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80026be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80026c4:	f7fe fe70 	bl	80013a8 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026cc:	f7fe fe6c 	bl	80013a8 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e058      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026de:	4b22      	ldr	r3, [pc, #136]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f0      	beq.n	80026cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026ea:	e050      	b.n	800278e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e04f      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d148      	bne.n	800278e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a19      	ldr	r2, [pc, #100]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002702:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002706:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002708:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	4a16      	ldr	r2, [pc, #88]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 800270e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002712:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002714:	f7fe fe48 	bl	80013a8 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800271c:	f7fe fe44 	bl	80013a8 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e030      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800272e:	4b0e      	ldr	r3, [pc, #56]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d0f0      	beq.n	800271c <HAL_RCC_OscConfig+0x734>
 800273a:	e028      	b.n	800278e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	2b0c      	cmp	r3, #12
 8002740:	d023      	beq.n	800278a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002742:	4b09      	ldr	r3, [pc, #36]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a08      	ldr	r2, [pc, #32]	@ (8002768 <HAL_RCC_OscConfig+0x780>)
 8002748:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800274c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274e:	f7fe fe2b 	bl	80013a8 <HAL_GetTick>
 8002752:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002754:	e00c      	b.n	8002770 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002756:	f7fe fe27 	bl	80013a8 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d905      	bls.n	8002770 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e013      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
 8002768:	40021000 	.word	0x40021000
 800276c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002770:	4b09      	ldr	r3, [pc, #36]	@ (8002798 <HAL_RCC_OscConfig+0x7b0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1ec      	bne.n	8002756 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800277c:	4b06      	ldr	r3, [pc, #24]	@ (8002798 <HAL_RCC_OscConfig+0x7b0>)
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	4905      	ldr	r1, [pc, #20]	@ (8002798 <HAL_RCC_OscConfig+0x7b0>)
 8002782:	4b06      	ldr	r3, [pc, #24]	@ (800279c <HAL_RCC_OscConfig+0x7b4>)
 8002784:	4013      	ands	r3, r2
 8002786:	60cb      	str	r3, [r1, #12]
 8002788:	e001      	b.n	800278e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3720      	adds	r7, #32
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40021000 	.word	0x40021000
 800279c:	feeefffc 	.word	0xfeeefffc

080027a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e0e7      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027b4:	4b75      	ldr	r3, [pc, #468]	@ (800298c <HAL_RCC_ClockConfig+0x1ec>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d910      	bls.n	80027e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027c2:	4b72      	ldr	r3, [pc, #456]	@ (800298c <HAL_RCC_ClockConfig+0x1ec>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f023 0207 	bic.w	r2, r3, #7
 80027ca:	4970      	ldr	r1, [pc, #448]	@ (800298c <HAL_RCC_ClockConfig+0x1ec>)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027d2:	4b6e      	ldr	r3, [pc, #440]	@ (800298c <HAL_RCC_ClockConfig+0x1ec>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d001      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e0cf      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d010      	beq.n	8002812 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	4b66      	ldr	r3, [pc, #408]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d908      	bls.n	8002812 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002800:	4b63      	ldr	r3, [pc, #396]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	4960      	ldr	r1, [pc, #384]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 800280e:	4313      	orrs	r3, r2
 8002810:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b00      	cmp	r3, #0
 800281c:	d04c      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	2b03      	cmp	r3, #3
 8002824:	d107      	bne.n	8002836 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002826:	4b5a      	ldr	r3, [pc, #360]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d121      	bne.n	8002876 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e0a6      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2b02      	cmp	r3, #2
 800283c:	d107      	bne.n	800284e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800283e:	4b54      	ldr	r3, [pc, #336]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d115      	bne.n	8002876 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e09a      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d107      	bne.n	8002866 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002856:	4b4e      	ldr	r3, [pc, #312]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d109      	bne.n	8002876 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e08e      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002866:	4b4a      	ldr	r3, [pc, #296]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e086      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002876:	4b46      	ldr	r3, [pc, #280]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f023 0203 	bic.w	r2, r3, #3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	4943      	ldr	r1, [pc, #268]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002884:	4313      	orrs	r3, r2
 8002886:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002888:	f7fe fd8e 	bl	80013a8 <HAL_GetTick>
 800288c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800288e:	e00a      	b.n	80028a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002890:	f7fe fd8a 	bl	80013a8 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800289e:	4293      	cmp	r3, r2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e06e      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a6:	4b3a      	ldr	r3, [pc, #232]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 020c 	and.w	r2, r3, #12
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d1eb      	bne.n	8002890 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d010      	beq.n	80028e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	4b31      	ldr	r3, [pc, #196]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d208      	bcs.n	80028e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	492b      	ldr	r1, [pc, #172]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028e6:	4b29      	ldr	r3, [pc, #164]	@ (800298c <HAL_RCC_ClockConfig+0x1ec>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0307 	and.w	r3, r3, #7
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d210      	bcs.n	8002916 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f4:	4b25      	ldr	r3, [pc, #148]	@ (800298c <HAL_RCC_ClockConfig+0x1ec>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f023 0207 	bic.w	r2, r3, #7
 80028fc:	4923      	ldr	r1, [pc, #140]	@ (800298c <HAL_RCC_ClockConfig+0x1ec>)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	4313      	orrs	r3, r2
 8002902:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002904:	4b21      	ldr	r3, [pc, #132]	@ (800298c <HAL_RCC_ClockConfig+0x1ec>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0307 	and.w	r3, r3, #7
 800290c:	683a      	ldr	r2, [r7, #0]
 800290e:	429a      	cmp	r2, r3
 8002910:	d001      	beq.n	8002916 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e036      	b.n	8002984 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0304 	and.w	r3, r3, #4
 800291e:	2b00      	cmp	r3, #0
 8002920:	d008      	beq.n	8002934 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002922:	4b1b      	ldr	r3, [pc, #108]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	4918      	ldr	r1, [pc, #96]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002930:	4313      	orrs	r3, r2
 8002932:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0308 	and.w	r3, r3, #8
 800293c:	2b00      	cmp	r3, #0
 800293e:	d009      	beq.n	8002954 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002940:	4b13      	ldr	r3, [pc, #76]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	4910      	ldr	r1, [pc, #64]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 8002950:	4313      	orrs	r3, r2
 8002952:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002954:	f000 f824 	bl	80029a0 <HAL_RCC_GetSysClockFreq>
 8002958:	4602      	mov	r2, r0
 800295a:	4b0d      	ldr	r3, [pc, #52]	@ (8002990 <HAL_RCC_ClockConfig+0x1f0>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	091b      	lsrs	r3, r3, #4
 8002960:	f003 030f 	and.w	r3, r3, #15
 8002964:	490b      	ldr	r1, [pc, #44]	@ (8002994 <HAL_RCC_ClockConfig+0x1f4>)
 8002966:	5ccb      	ldrb	r3, [r1, r3]
 8002968:	f003 031f 	and.w	r3, r3, #31
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
 8002970:	4a09      	ldr	r2, [pc, #36]	@ (8002998 <HAL_RCC_ClockConfig+0x1f8>)
 8002972:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002974:	4b09      	ldr	r3, [pc, #36]	@ (800299c <HAL_RCC_ClockConfig+0x1fc>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f7fe fcc5 	bl	8001308 <HAL_InitTick>
 800297e:	4603      	mov	r3, r0
 8002980:	72fb      	strb	r3, [r7, #11]

  return status;
 8002982:	7afb      	ldrb	r3, [r7, #11]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40022000 	.word	0x40022000
 8002990:	40021000 	.word	0x40021000
 8002994:	08006170 	.word	0x08006170
 8002998:	20000000 	.word	0x20000000
 800299c:	20000004 	.word	0x20000004

080029a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b089      	sub	sp, #36	@ 0x24
 80029a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
 80029aa:	2300      	movs	r3, #0
 80029ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029ae:	4b3e      	ldr	r3, [pc, #248]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 030c 	and.w	r3, r3, #12
 80029b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029b8:	4b3b      	ldr	r3, [pc, #236]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f003 0303 	and.w	r3, r3, #3
 80029c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <HAL_RCC_GetSysClockFreq+0x34>
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	2b0c      	cmp	r3, #12
 80029cc:	d121      	bne.n	8002a12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d11e      	bne.n	8002a12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80029d4:	4b34      	ldr	r3, [pc, #208]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0308 	and.w	r3, r3, #8
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d107      	bne.n	80029f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80029e0:	4b31      	ldr	r3, [pc, #196]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029e6:	0a1b      	lsrs	r3, r3, #8
 80029e8:	f003 030f 	and.w	r3, r3, #15
 80029ec:	61fb      	str	r3, [r7, #28]
 80029ee:	e005      	b.n	80029fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80029f0:	4b2d      	ldr	r3, [pc, #180]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	091b      	lsrs	r3, r3, #4
 80029f6:	f003 030f 	and.w	r3, r3, #15
 80029fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80029fc:	4a2b      	ldr	r2, [pc, #172]	@ (8002aac <HAL_RCC_GetSysClockFreq+0x10c>)
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10d      	bne.n	8002a28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a10:	e00a      	b.n	8002a28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	2b04      	cmp	r3, #4
 8002a16:	d102      	bne.n	8002a1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a18:	4b25      	ldr	r3, [pc, #148]	@ (8002ab0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a1a:	61bb      	str	r3, [r7, #24]
 8002a1c:	e004      	b.n	8002a28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	2b08      	cmp	r3, #8
 8002a22:	d101      	bne.n	8002a28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a24:	4b23      	ldr	r3, [pc, #140]	@ (8002ab4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	2b0c      	cmp	r3, #12
 8002a2c:	d134      	bne.n	8002a98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d003      	beq.n	8002a46 <HAL_RCC_GetSysClockFreq+0xa6>
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d003      	beq.n	8002a4c <HAL_RCC_GetSysClockFreq+0xac>
 8002a44:	e005      	b.n	8002a52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002a46:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a48:	617b      	str	r3, [r7, #20]
      break;
 8002a4a:	e005      	b.n	8002a58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a4c:	4b19      	ldr	r3, [pc, #100]	@ (8002ab4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a4e:	617b      	str	r3, [r7, #20]
      break;
 8002a50:	e002      	b.n	8002a58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	617b      	str	r3, [r7, #20]
      break;
 8002a56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a58:	4b13      	ldr	r3, [pc, #76]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	091b      	lsrs	r3, r3, #4
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	3301      	adds	r3, #1
 8002a64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a66:	4b10      	ldr	r3, [pc, #64]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	0a1b      	lsrs	r3, r3, #8
 8002a6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	fb03 f202 	mul.w	r2, r3, r2
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	0e5b      	lsrs	r3, r3, #25
 8002a84:	f003 0303 	and.w	r3, r3, #3
 8002a88:	3301      	adds	r3, #1
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a98:	69bb      	ldr	r3, [r7, #24]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3724      	adds	r7, #36	@ 0x24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	08006188 	.word	0x08006188
 8002ab0:	00f42400 	.word	0x00f42400
 8002ab4:	007a1200 	.word	0x007a1200

08002ab8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002abc:	4b03      	ldr	r3, [pc, #12]	@ (8002acc <HAL_RCC_GetHCLKFreq+0x14>)
 8002abe:	681b      	ldr	r3, [r3, #0]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	20000000 	.word	0x20000000

08002ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ad4:	f7ff fff0 	bl	8002ab8 <HAL_RCC_GetHCLKFreq>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	4b06      	ldr	r3, [pc, #24]	@ (8002af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	0a1b      	lsrs	r3, r3, #8
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	4904      	ldr	r1, [pc, #16]	@ (8002af8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ae6:	5ccb      	ldrb	r3, [r1, r3]
 8002ae8:	f003 031f 	and.w	r3, r3, #31
 8002aec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40021000 	.word	0x40021000
 8002af8:	08006180 	.word	0x08006180

08002afc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b00:	f7ff ffda 	bl	8002ab8 <HAL_RCC_GetHCLKFreq>
 8002b04:	4602      	mov	r2, r0
 8002b06:	4b06      	ldr	r3, [pc, #24]	@ (8002b20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	0adb      	lsrs	r3, r3, #11
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	4904      	ldr	r1, [pc, #16]	@ (8002b24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b12:	5ccb      	ldrb	r3, [r1, r3]
 8002b14:	f003 031f 	and.w	r3, r3, #31
 8002b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	40021000 	.word	0x40021000
 8002b24:	08006180 	.word	0x08006180

08002b28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002b30:	2300      	movs	r3, #0
 8002b32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b34:	4b2a      	ldr	r3, [pc, #168]	@ (8002be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b40:	f7ff f9ee 	bl	8001f20 <HAL_PWREx_GetVoltageRange>
 8002b44:	6178      	str	r0, [r7, #20]
 8002b46:	e014      	b.n	8002b72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b48:	4b25      	ldr	r3, [pc, #148]	@ (8002be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4c:	4a24      	ldr	r2, [pc, #144]	@ (8002be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b52:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b54:	4b22      	ldr	r3, [pc, #136]	@ (8002be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b60:	f7ff f9de 	bl	8001f20 <HAL_PWREx_GetVoltageRange>
 8002b64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b66:	4b1e      	ldr	r3, [pc, #120]	@ (8002be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b70:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b78:	d10b      	bne.n	8002b92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b80      	cmp	r3, #128	@ 0x80
 8002b7e:	d919      	bls.n	8002bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2ba0      	cmp	r3, #160	@ 0xa0
 8002b84:	d902      	bls.n	8002b8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b86:	2302      	movs	r3, #2
 8002b88:	613b      	str	r3, [r7, #16]
 8002b8a:	e013      	b.n	8002bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	613b      	str	r3, [r7, #16]
 8002b90:	e010      	b.n	8002bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b80      	cmp	r3, #128	@ 0x80
 8002b96:	d902      	bls.n	8002b9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b98:	2303      	movs	r3, #3
 8002b9a:	613b      	str	r3, [r7, #16]
 8002b9c:	e00a      	b.n	8002bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b80      	cmp	r3, #128	@ 0x80
 8002ba2:	d102      	bne.n	8002baa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	e004      	b.n	8002bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b70      	cmp	r3, #112	@ 0x70
 8002bae:	d101      	bne.n	8002bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f023 0207 	bic.w	r2, r3, #7
 8002bbc:	4909      	ldr	r1, [pc, #36]	@ (8002be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002bc4:	4b07      	ldr	r3, [pc, #28]	@ (8002be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0307 	and.w	r3, r3, #7
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d001      	beq.n	8002bd6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40021000 	.word	0x40021000
 8002be4:	40022000 	.word	0x40022000

08002be8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d041      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c08:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c0c:	d02a      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002c0e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c12:	d824      	bhi.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c18:	d008      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002c1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c1e:	d81e      	bhi.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d00a      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002c24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c28:	d010      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c2a:	e018      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c2c:	4b86      	ldr	r3, [pc, #536]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	4a85      	ldr	r2, [pc, #532]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c38:	e015      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	2100      	movs	r1, #0
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 fabb 	bl	80031bc <RCCEx_PLLSAI1_Config>
 8002c46:	4603      	mov	r3, r0
 8002c48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c4a:	e00c      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	3320      	adds	r3, #32
 8002c50:	2100      	movs	r1, #0
 8002c52:	4618      	mov	r0, r3
 8002c54:	f000 fba6 	bl	80033a4 <RCCEx_PLLSAI2_Config>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c5c:	e003      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	74fb      	strb	r3, [r7, #19]
      break;
 8002c62:	e000      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002c64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c66:	7cfb      	ldrb	r3, [r7, #19]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10b      	bne.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c6c:	4b76      	ldr	r3, [pc, #472]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c7a:	4973      	ldr	r1, [pc, #460]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c82:	e001      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c84:	7cfb      	ldrb	r3, [r7, #19]
 8002c86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d041      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c9c:	d02a      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002c9e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ca2:	d824      	bhi.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ca4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ca8:	d008      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002caa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002cae:	d81e      	bhi.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00a      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002cb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cb8:	d010      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002cba:	e018      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cbc:	4b62      	ldr	r3, [pc, #392]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	4a61      	ldr	r2, [pc, #388]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cc8:	e015      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	3304      	adds	r3, #4
 8002cce:	2100      	movs	r1, #0
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f000 fa73 	bl	80031bc <RCCEx_PLLSAI1_Config>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cda:	e00c      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	3320      	adds	r3, #32
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 fb5e 	bl	80033a4 <RCCEx_PLLSAI2_Config>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002cec:	e003      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	74fb      	strb	r3, [r7, #19]
      break;
 8002cf2:	e000      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002cf4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002cf6:	7cfb      	ldrb	r3, [r7, #19]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10b      	bne.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002cfc:	4b52      	ldr	r3, [pc, #328]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d02:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d0a:	494f      	ldr	r1, [pc, #316]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002d12:	e001      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d14:	7cfb      	ldrb	r3, [r7, #19]
 8002d16:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f000 80a0 	beq.w	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d26:	2300      	movs	r3, #0
 8002d28:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d2a:	4b47      	ldr	r3, [pc, #284]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002d36:	2301      	movs	r3, #1
 8002d38:	e000      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00d      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d40:	4b41      	ldr	r3, [pc, #260]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d44:	4a40      	ldr	r2, [pc, #256]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d4c:	4b3e      	ldr	r3, [pc, #248]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d54:	60bb      	str	r3, [r7, #8]
 8002d56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a3a      	ldr	r2, [pc, #232]	@ (8002e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d68:	f7fe fb1e 	bl	80013a8 <HAL_GetTick>
 8002d6c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d6e:	e009      	b.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d70:	f7fe fb1a 	bl	80013a8 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d902      	bls.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	74fb      	strb	r3, [r7, #19]
        break;
 8002d82:	e005      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d84:	4b31      	ldr	r3, [pc, #196]	@ (8002e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0ef      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002d90:	7cfb      	ldrb	r3, [r7, #19]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d15c      	bne.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d96:	4b2c      	ldr	r3, [pc, #176]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002da0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d01f      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d019      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002db4:	4b24      	ldr	r3, [pc, #144]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002dbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dc0:	4b21      	ldr	r3, [pc, #132]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc6:	4a20      	ldr	r2, [pc, #128]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002de0:	4a19      	ldr	r2, [pc, #100]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d016      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df2:	f7fe fad9 	bl	80013a8 <HAL_GetTick>
 8002df6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002df8:	e00b      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfa:	f7fe fad5 	bl	80013a8 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d902      	bls.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	74fb      	strb	r3, [r7, #19]
            break;
 8002e10:	e006      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e12:	4b0d      	ldr	r3, [pc, #52]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d0ec      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002e20:	7cfb      	ldrb	r3, [r7, #19]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10c      	bne.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e26:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e36:	4904      	ldr	r1, [pc, #16]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002e3e:	e009      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e40:	7cfb      	ldrb	r3, [r7, #19]
 8002e42:	74bb      	strb	r3, [r7, #18]
 8002e44:	e006      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002e46:	bf00      	nop
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e50:	7cfb      	ldrb	r3, [r7, #19]
 8002e52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e54:	7c7b      	ldrb	r3, [r7, #17]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d105      	bne.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e5a:	4b9e      	ldr	r3, [pc, #632]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5e:	4a9d      	ldr	r2, [pc, #628]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00a      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e72:	4b98      	ldr	r3, [pc, #608]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e78:	f023 0203 	bic.w	r2, r3, #3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e80:	4994      	ldr	r1, [pc, #592]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00a      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e94:	4b8f      	ldr	r3, [pc, #572]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9a:	f023 020c 	bic.w	r2, r3, #12
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea2:	498c      	ldr	r1, [pc, #560]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0304 	and.w	r3, r3, #4
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00a      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002eb6:	4b87      	ldr	r3, [pc, #540]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec4:	4983      	ldr	r1, [pc, #524]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00a      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ed8:	4b7e      	ldr	r3, [pc, #504]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ede:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	497b      	ldr	r1, [pc, #492]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0310 	and.w	r3, r3, #16
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00a      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002efa:	4b76      	ldr	r3, [pc, #472]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f08:	4972      	ldr	r1, [pc, #456]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0320 	and.w	r3, r3, #32
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00a      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f1c:	4b6d      	ldr	r3, [pc, #436]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f2a:	496a      	ldr	r1, [pc, #424]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00a      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f3e:	4b65      	ldr	r3, [pc, #404]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f4c:	4961      	ldr	r1, [pc, #388]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00a      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f60:	4b5c      	ldr	r3, [pc, #368]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f6e:	4959      	ldr	r1, [pc, #356]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f82:	4b54      	ldr	r3, [pc, #336]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f90:	4950      	ldr	r1, [pc, #320]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00a      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fa4:	4b4b      	ldr	r3, [pc, #300]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002faa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb2:	4948      	ldr	r1, [pc, #288]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002fc6:	4b43      	ldr	r3, [pc, #268]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fcc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd4:	493f      	ldr	r1, [pc, #252]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d028      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ff6:	4937      	ldr	r1, [pc, #220]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003006:	d106      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003008:	4b32      	ldr	r3, [pc, #200]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	4a31      	ldr	r2, [pc, #196]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003012:	60d3      	str	r3, [r2, #12]
 8003014:	e011      	b.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800301a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800301e:	d10c      	bne.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	3304      	adds	r3, #4
 8003024:	2101      	movs	r1, #1
 8003026:	4618      	mov	r0, r3
 8003028:	f000 f8c8 	bl	80031bc <RCCEx_PLLSAI1_Config>
 800302c:	4603      	mov	r3, r0
 800302e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003030:	7cfb      	ldrb	r3, [r7, #19]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003036:	7cfb      	ldrb	r3, [r7, #19]
 8003038:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d028      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003046:	4b23      	ldr	r3, [pc, #140]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800304c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003054:	491f      	ldr	r1, [pc, #124]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003056:	4313      	orrs	r3, r2
 8003058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003060:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003064:	d106      	bne.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003066:	4b1b      	ldr	r3, [pc, #108]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	4a1a      	ldr	r2, [pc, #104]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800306c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003070:	60d3      	str	r3, [r2, #12]
 8003072:	e011      	b.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003078:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800307c:	d10c      	bne.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3304      	adds	r3, #4
 8003082:	2101      	movs	r1, #1
 8003084:	4618      	mov	r0, r3
 8003086:	f000 f899 	bl	80031bc <RCCEx_PLLSAI1_Config>
 800308a:	4603      	mov	r3, r0
 800308c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800308e:	7cfb      	ldrb	r3, [r7, #19]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003094:	7cfb      	ldrb	r3, [r7, #19]
 8003096:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d02b      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030a4:	4b0b      	ldr	r3, [pc, #44]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030b2:	4908      	ldr	r1, [pc, #32]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030c2:	d109      	bne.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030c4:	4b03      	ldr	r3, [pc, #12]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	4a02      	ldr	r2, [pc, #8]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030ce:	60d3      	str	r3, [r2, #12]
 80030d0:	e014      	b.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80030d2:	bf00      	nop
 80030d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030e0:	d10c      	bne.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3304      	adds	r3, #4
 80030e6:	2101      	movs	r1, #1
 80030e8:	4618      	mov	r0, r3
 80030ea:	f000 f867 	bl	80031bc <RCCEx_PLLSAI1_Config>
 80030ee:	4603      	mov	r3, r0
 80030f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030f2:	7cfb      	ldrb	r3, [r7, #19]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d001      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80030f8:	7cfb      	ldrb	r3, [r7, #19]
 80030fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d02f      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003108:	4b2b      	ldr	r3, [pc, #172]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800310a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003116:	4928      	ldr	r1, [pc, #160]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003118:	4313      	orrs	r3, r2
 800311a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003122:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003126:	d10d      	bne.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3304      	adds	r3, #4
 800312c:	2102      	movs	r1, #2
 800312e:	4618      	mov	r0, r3
 8003130:	f000 f844 	bl	80031bc <RCCEx_PLLSAI1_Config>
 8003134:	4603      	mov	r3, r0
 8003136:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003138:	7cfb      	ldrb	r3, [r7, #19]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d014      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800313e:	7cfb      	ldrb	r3, [r7, #19]
 8003140:	74bb      	strb	r3, [r7, #18]
 8003142:	e011      	b.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003148:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800314c:	d10c      	bne.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	3320      	adds	r3, #32
 8003152:	2102      	movs	r1, #2
 8003154:	4618      	mov	r0, r3
 8003156:	f000 f925 	bl	80033a4 <RCCEx_PLLSAI2_Config>
 800315a:	4603      	mov	r3, r0
 800315c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800315e:	7cfb      	ldrb	r3, [r7, #19]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003164:	7cfb      	ldrb	r3, [r7, #19]
 8003166:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00a      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003174:	4b10      	ldr	r3, [pc, #64]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003182:	490d      	ldr	r1, [pc, #52]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003184:	4313      	orrs	r3, r2
 8003186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00b      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003196:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031a6:	4904      	ldr	r1, [pc, #16]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80031ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3718      	adds	r7, #24
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	40021000 	.word	0x40021000

080031bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031ca:	4b75      	ldr	r3, [pc, #468]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d018      	beq.n	8003208 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80031d6:	4b72      	ldr	r3, [pc, #456]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f003 0203 	and.w	r2, r3, #3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d10d      	bne.n	8003202 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
       ||
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d009      	beq.n	8003202 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80031ee:	4b6c      	ldr	r3, [pc, #432]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	091b      	lsrs	r3, r3, #4
 80031f4:	f003 0307 	and.w	r3, r3, #7
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
       ||
 80031fe:	429a      	cmp	r2, r3
 8003200:	d047      	beq.n	8003292 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	73fb      	strb	r3, [r7, #15]
 8003206:	e044      	b.n	8003292 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b03      	cmp	r3, #3
 800320e:	d018      	beq.n	8003242 <RCCEx_PLLSAI1_Config+0x86>
 8003210:	2b03      	cmp	r3, #3
 8003212:	d825      	bhi.n	8003260 <RCCEx_PLLSAI1_Config+0xa4>
 8003214:	2b01      	cmp	r3, #1
 8003216:	d002      	beq.n	800321e <RCCEx_PLLSAI1_Config+0x62>
 8003218:	2b02      	cmp	r3, #2
 800321a:	d009      	beq.n	8003230 <RCCEx_PLLSAI1_Config+0x74>
 800321c:	e020      	b.n	8003260 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800321e:	4b60      	ldr	r3, [pc, #384]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d11d      	bne.n	8003266 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800322e:	e01a      	b.n	8003266 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003230:	4b5b      	ldr	r3, [pc, #364]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003238:	2b00      	cmp	r3, #0
 800323a:	d116      	bne.n	800326a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003240:	e013      	b.n	800326a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003242:	4b57      	ldr	r3, [pc, #348]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10f      	bne.n	800326e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800324e:	4b54      	ldr	r3, [pc, #336]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d109      	bne.n	800326e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800325e:	e006      	b.n	800326e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
      break;
 8003264:	e004      	b.n	8003270 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003266:	bf00      	nop
 8003268:	e002      	b.n	8003270 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800326a:	bf00      	nop
 800326c:	e000      	b.n	8003270 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800326e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10d      	bne.n	8003292 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003276:	4b4a      	ldr	r3, [pc, #296]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6819      	ldr	r1, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	3b01      	subs	r3, #1
 8003288:	011b      	lsls	r3, r3, #4
 800328a:	430b      	orrs	r3, r1
 800328c:	4944      	ldr	r1, [pc, #272]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800328e:	4313      	orrs	r3, r2
 8003290:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003292:	7bfb      	ldrb	r3, [r7, #15]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d17d      	bne.n	8003394 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003298:	4b41      	ldr	r3, [pc, #260]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a40      	ldr	r2, [pc, #256]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800329e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80032a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032a4:	f7fe f880 	bl	80013a8 <HAL_GetTick>
 80032a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032aa:	e009      	b.n	80032c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032ac:	f7fe f87c 	bl	80013a8 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d902      	bls.n	80032c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	73fb      	strb	r3, [r7, #15]
        break;
 80032be:	e005      	b.n	80032cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032c0:	4b37      	ldr	r3, [pc, #220]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1ef      	bne.n	80032ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d160      	bne.n	8003394 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d111      	bne.n	80032fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032d8:	4b31      	ldr	r3, [pc, #196]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80032e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6892      	ldr	r2, [r2, #8]
 80032e8:	0211      	lsls	r1, r2, #8
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	68d2      	ldr	r2, [r2, #12]
 80032ee:	0912      	lsrs	r2, r2, #4
 80032f0:	0452      	lsls	r2, r2, #17
 80032f2:	430a      	orrs	r2, r1
 80032f4:	492a      	ldr	r1, [pc, #168]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	610b      	str	r3, [r1, #16]
 80032fa:	e027      	b.n	800334c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d112      	bne.n	8003328 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003302:	4b27      	ldr	r3, [pc, #156]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800330a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6892      	ldr	r2, [r2, #8]
 8003312:	0211      	lsls	r1, r2, #8
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	6912      	ldr	r2, [r2, #16]
 8003318:	0852      	lsrs	r2, r2, #1
 800331a:	3a01      	subs	r2, #1
 800331c:	0552      	lsls	r2, r2, #21
 800331e:	430a      	orrs	r2, r1
 8003320:	491f      	ldr	r1, [pc, #124]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003322:	4313      	orrs	r3, r2
 8003324:	610b      	str	r3, [r1, #16]
 8003326:	e011      	b.n	800334c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003328:	4b1d      	ldr	r3, [pc, #116]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003330:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	6892      	ldr	r2, [r2, #8]
 8003338:	0211      	lsls	r1, r2, #8
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6952      	ldr	r2, [r2, #20]
 800333e:	0852      	lsrs	r2, r2, #1
 8003340:	3a01      	subs	r2, #1
 8003342:	0652      	lsls	r2, r2, #25
 8003344:	430a      	orrs	r2, r1
 8003346:	4916      	ldr	r1, [pc, #88]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003348:	4313      	orrs	r3, r2
 800334a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800334c:	4b14      	ldr	r3, [pc, #80]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a13      	ldr	r2, [pc, #76]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003352:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003356:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7fe f826 	bl	80013a8 <HAL_GetTick>
 800335c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800335e:	e009      	b.n	8003374 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003360:	f7fe f822 	bl	80013a8 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d902      	bls.n	8003374 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	73fb      	strb	r3, [r7, #15]
          break;
 8003372:	e005      	b.n	8003380 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003374:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0ef      	beq.n	8003360 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003380:	7bfb      	ldrb	r3, [r7, #15]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d106      	bne.n	8003394 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003386:	4b06      	ldr	r3, [pc, #24]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003388:	691a      	ldr	r2, [r3, #16]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	4904      	ldr	r1, [pc, #16]	@ (80033a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003390:	4313      	orrs	r3, r2
 8003392:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003394:	7bfb      	ldrb	r3, [r7, #15]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40021000 	.word	0x40021000

080033a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033ae:	2300      	movs	r3, #0
 80033b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033b2:	4b6a      	ldr	r3, [pc, #424]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	f003 0303 	and.w	r3, r3, #3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d018      	beq.n	80033f0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80033be:	4b67      	ldr	r3, [pc, #412]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	f003 0203 	and.w	r2, r3, #3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d10d      	bne.n	80033ea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
       ||
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d009      	beq.n	80033ea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80033d6:	4b61      	ldr	r3, [pc, #388]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	091b      	lsrs	r3, r3, #4
 80033dc:	f003 0307 	and.w	r3, r3, #7
 80033e0:	1c5a      	adds	r2, r3, #1
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
       ||
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d047      	beq.n	800347a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	73fb      	strb	r3, [r7, #15]
 80033ee:	e044      	b.n	800347a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d018      	beq.n	800342a <RCCEx_PLLSAI2_Config+0x86>
 80033f8:	2b03      	cmp	r3, #3
 80033fa:	d825      	bhi.n	8003448 <RCCEx_PLLSAI2_Config+0xa4>
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d002      	beq.n	8003406 <RCCEx_PLLSAI2_Config+0x62>
 8003400:	2b02      	cmp	r3, #2
 8003402:	d009      	beq.n	8003418 <RCCEx_PLLSAI2_Config+0x74>
 8003404:	e020      	b.n	8003448 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003406:	4b55      	ldr	r3, [pc, #340]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d11d      	bne.n	800344e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003416:	e01a      	b.n	800344e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003418:	4b50      	ldr	r3, [pc, #320]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003420:	2b00      	cmp	r3, #0
 8003422:	d116      	bne.n	8003452 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003428:	e013      	b.n	8003452 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800342a:	4b4c      	ldr	r3, [pc, #304]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10f      	bne.n	8003456 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003436:	4b49      	ldr	r3, [pc, #292]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d109      	bne.n	8003456 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003446:	e006      	b.n	8003456 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	73fb      	strb	r3, [r7, #15]
      break;
 800344c:	e004      	b.n	8003458 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800344e:	bf00      	nop
 8003450:	e002      	b.n	8003458 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003452:	bf00      	nop
 8003454:	e000      	b.n	8003458 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003456:	bf00      	nop
    }

    if(status == HAL_OK)
 8003458:	7bfb      	ldrb	r3, [r7, #15]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10d      	bne.n	800347a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800345e:	4b3f      	ldr	r3, [pc, #252]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6819      	ldr	r1, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	3b01      	subs	r3, #1
 8003470:	011b      	lsls	r3, r3, #4
 8003472:	430b      	orrs	r3, r1
 8003474:	4939      	ldr	r1, [pc, #228]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003476:	4313      	orrs	r3, r2
 8003478:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d167      	bne.n	8003550 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003480:	4b36      	ldr	r3, [pc, #216]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a35      	ldr	r2, [pc, #212]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003486:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800348a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800348c:	f7fd ff8c 	bl	80013a8 <HAL_GetTick>
 8003490:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003492:	e009      	b.n	80034a8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003494:	f7fd ff88 	bl	80013a8 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d902      	bls.n	80034a8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	73fb      	strb	r3, [r7, #15]
        break;
 80034a6:	e005      	b.n	80034b4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80034a8:	4b2c      	ldr	r3, [pc, #176]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1ef      	bne.n	8003494 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d14a      	bne.n	8003550 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d111      	bne.n	80034e4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034c0:	4b26      	ldr	r3, [pc, #152]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80034c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	6892      	ldr	r2, [r2, #8]
 80034d0:	0211      	lsls	r1, r2, #8
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	68d2      	ldr	r2, [r2, #12]
 80034d6:	0912      	lsrs	r2, r2, #4
 80034d8:	0452      	lsls	r2, r2, #17
 80034da:	430a      	orrs	r2, r1
 80034dc:	491f      	ldr	r1, [pc, #124]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	614b      	str	r3, [r1, #20]
 80034e2:	e011      	b.n	8003508 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034e4:	4b1d      	ldr	r3, [pc, #116]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80034ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	6892      	ldr	r2, [r2, #8]
 80034f4:	0211      	lsls	r1, r2, #8
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6912      	ldr	r2, [r2, #16]
 80034fa:	0852      	lsrs	r2, r2, #1
 80034fc:	3a01      	subs	r2, #1
 80034fe:	0652      	lsls	r2, r2, #25
 8003500:	430a      	orrs	r2, r1
 8003502:	4916      	ldr	r1, [pc, #88]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003504:	4313      	orrs	r3, r2
 8003506:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003508:	4b14      	ldr	r3, [pc, #80]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a13      	ldr	r2, [pc, #76]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 800350e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003512:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003514:	f7fd ff48 	bl	80013a8 <HAL_GetTick>
 8003518:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800351a:	e009      	b.n	8003530 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800351c:	f7fd ff44 	bl	80013a8 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d902      	bls.n	8003530 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	73fb      	strb	r3, [r7, #15]
          break;
 800352e:	e005      	b.n	800353c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003530:	4b0a      	ldr	r3, [pc, #40]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0ef      	beq.n	800351c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d106      	bne.n	8003550 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003542:	4b06      	ldr	r3, [pc, #24]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003544:	695a      	ldr	r2, [r3, #20]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	4904      	ldr	r1, [pc, #16]	@ (800355c <RCCEx_PLLSAI2_Config+0x1b8>)
 800354c:	4313      	orrs	r3, r2
 800354e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003550:	7bfb      	ldrb	r3, [r7, #15]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40021000 	.word	0x40021000

08003560 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e095      	b.n	800369e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003576:	2b00      	cmp	r3, #0
 8003578:	d108      	bne.n	800358c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003582:	d009      	beq.n	8003598 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	61da      	str	r2, [r3, #28]
 800358a:	e005      	b.n	8003598 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d106      	bne.n	80035b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7fd fcfe 	bl	8000fb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2202      	movs	r2, #2
 80035bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80035d8:	d902      	bls.n	80035e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80035da:	2300      	movs	r3, #0
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	e002      	b.n	80035e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80035e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80035ee:	d007      	beq.n	8003600 <HAL_SPI_Init+0xa0>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80035f8:	d002      	beq.n	8003600 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003610:	431a      	orrs	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	431a      	orrs	r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800362e:	431a      	orrs	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003638:	431a      	orrs	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003642:	ea42 0103 	orr.w	r1, r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	0c1b      	lsrs	r3, r3, #16
 800365c:	f003 0204 	and.w	r2, r3, #4
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003664:	f003 0310 	and.w	r3, r3, #16
 8003668:	431a      	orrs	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	431a      	orrs	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800367c:	ea42 0103 	orr.w	r1, r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b088      	sub	sp, #32
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	60f8      	str	r0, [r7, #12]
 80036ae:	60b9      	str	r1, [r7, #8]
 80036b0:	603b      	str	r3, [r7, #0]
 80036b2:	4613      	mov	r3, r2
 80036b4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036b6:	f7fd fe77 	bl	80013a8 <HAL_GetTick>
 80036ba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d001      	beq.n	80036d0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80036cc:	2302      	movs	r3, #2
 80036ce:	e15c      	b.n	800398a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d002      	beq.n	80036dc <HAL_SPI_Transmit+0x36>
 80036d6:	88fb      	ldrh	r3, [r7, #6]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d101      	bne.n	80036e0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e154      	b.n	800398a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d101      	bne.n	80036ee <HAL_SPI_Transmit+0x48>
 80036ea:	2302      	movs	r3, #2
 80036ec:	e14d      	b.n	800398a <HAL_SPI_Transmit+0x2e4>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2201      	movs	r2, #1
 80036f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2203      	movs	r2, #3
 80036fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	88fa      	ldrh	r2, [r7, #6]
 800370e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	88fa      	ldrh	r2, [r7, #6]
 8003714:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003740:	d10f      	bne.n	8003762 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003750:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003760:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800376c:	2b40      	cmp	r3, #64	@ 0x40
 800376e:	d007      	beq.n	8003780 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800377e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003788:	d952      	bls.n	8003830 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d002      	beq.n	8003798 <HAL_SPI_Transmit+0xf2>
 8003792:	8b7b      	ldrh	r3, [r7, #26]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d145      	bne.n	8003824 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379c:	881a      	ldrh	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a8:	1c9a      	adds	r2, r3, #2
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80037bc:	e032      	b.n	8003824 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d112      	bne.n	80037f2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d0:	881a      	ldrh	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037dc:	1c9a      	adds	r2, r3, #2
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037f0:	e018      	b.n	8003824 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037f2:	f7fd fdd9 	bl	80013a8 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	683a      	ldr	r2, [r7, #0]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d803      	bhi.n	800380a <HAL_SPI_Transmit+0x164>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003808:	d102      	bne.n	8003810 <HAL_SPI_Transmit+0x16a>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d109      	bne.n	8003824 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e0b2      	b.n	800398a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1c7      	bne.n	80037be <HAL_SPI_Transmit+0x118>
 800382e:	e083      	b.n	8003938 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d002      	beq.n	800383e <HAL_SPI_Transmit+0x198>
 8003838:	8b7b      	ldrh	r3, [r7, #26]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d177      	bne.n	800392e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b01      	cmp	r3, #1
 8003846:	d912      	bls.n	800386e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800384c:	881a      	ldrh	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003858:	1c9a      	adds	r2, r3, #2
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003862:	b29b      	uxth	r3, r3
 8003864:	3b02      	subs	r3, #2
 8003866:	b29a      	uxth	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800386c:	e05f      	b.n	800392e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	330c      	adds	r3, #12
 8003878:	7812      	ldrb	r2, [r2, #0]
 800387a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003880:	1c5a      	adds	r2, r3, #1
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800388a:	b29b      	uxth	r3, r3
 800388c:	3b01      	subs	r3, #1
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003894:	e04b      	b.n	800392e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d12b      	bne.n	80038fc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d912      	bls.n	80038d4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b2:	881a      	ldrh	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038be:	1c9a      	adds	r2, r3, #2
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	3b02      	subs	r3, #2
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038d2:	e02c      	b.n	800392e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	330c      	adds	r3, #12
 80038de:	7812      	ldrb	r2, [r2, #0]
 80038e0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e6:	1c5a      	adds	r2, r3, #1
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	3b01      	subs	r3, #1
 80038f4:	b29a      	uxth	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038fa:	e018      	b.n	800392e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038fc:	f7fd fd54 	bl	80013a8 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	429a      	cmp	r2, r3
 800390a:	d803      	bhi.n	8003914 <HAL_SPI_Transmit+0x26e>
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003912:	d102      	bne.n	800391a <HAL_SPI_Transmit+0x274>
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d109      	bne.n	800392e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2201      	movs	r2, #1
 800391e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e02d      	b.n	800398a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003932:	b29b      	uxth	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1ae      	bne.n	8003896 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003938:	69fa      	ldr	r2, [r7, #28]
 800393a:	6839      	ldr	r1, [r7, #0]
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 f947 	bl	8003bd0 <SPI_EndRxTxTransaction>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d002      	beq.n	800394e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2220      	movs	r2, #32
 800394c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10a      	bne.n	800396c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003956:	2300      	movs	r3, #0
 8003958:	617b      	str	r3, [r7, #20]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	617b      	str	r3, [r7, #20]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	617b      	str	r3, [r7, #20]
 800396a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e000      	b.n	800398a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003988:	2300      	movs	r3, #0
  }
}
 800398a:	4618      	mov	r0, r3
 800398c:	3720      	adds	r7, #32
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b088      	sub	sp, #32
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	603b      	str	r3, [r7, #0]
 80039a0:	4613      	mov	r3, r2
 80039a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80039a4:	f7fd fd00 	bl	80013a8 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ac:	1a9b      	subs	r3, r3, r2
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	4413      	add	r3, r2
 80039b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80039b4:	f7fd fcf8 	bl	80013a8 <HAL_GetTick>
 80039b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80039ba:	4b39      	ldr	r3, [pc, #228]	@ (8003aa0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	015b      	lsls	r3, r3, #5
 80039c0:	0d1b      	lsrs	r3, r3, #20
 80039c2:	69fa      	ldr	r2, [r7, #28]
 80039c4:	fb02 f303 	mul.w	r3, r2, r3
 80039c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039ca:	e055      	b.n	8003a78 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d2:	d051      	beq.n	8003a78 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039d4:	f7fd fce8 	bl	80013a8 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	69fa      	ldr	r2, [r7, #28]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d902      	bls.n	80039ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d13d      	bne.n	8003a66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	685a      	ldr	r2, [r3, #4]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80039f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a02:	d111      	bne.n	8003a28 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a0c:	d004      	beq.n	8003a18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a16:	d107      	bne.n	8003a28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a30:	d10f      	bne.n	8003a52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2201      	movs	r2, #1
 8003a56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e018      	b.n	8003a98 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d102      	bne.n	8003a72 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	61fb      	str	r3, [r7, #28]
 8003a70:	e002      	b.n	8003a78 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	3b01      	subs	r3, #1
 8003a76:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689a      	ldr	r2, [r3, #8]
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	4013      	ands	r3, r2
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	bf0c      	ite	eq
 8003a88:	2301      	moveq	r3, #1
 8003a8a:	2300      	movne	r3, #0
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	79fb      	ldrb	r3, [r7, #7]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d19a      	bne.n	80039cc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3720      	adds	r7, #32
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	20000000 	.word	0x20000000

08003aa4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	@ 0x28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
 8003ab0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003ab6:	f7fd fc77 	bl	80013a8 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003abe:	1a9b      	subs	r3, r3, r2
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003ac6:	f7fd fc6f 	bl	80013a8 <HAL_GetTick>
 8003aca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	330c      	adds	r3, #12
 8003ad2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003ad4:	4b3d      	ldr	r3, [pc, #244]	@ (8003bcc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4413      	add	r3, r2
 8003ade:	00da      	lsls	r2, r3, #3
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	0d1b      	lsrs	r3, r3, #20
 8003ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ae6:	fb02 f303 	mul.w	r3, r2, r3
 8003aea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003aec:	e061      	b.n	8003bb2 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003af4:	d107      	bne.n	8003b06 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d104      	bne.n	8003b06 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003b04:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b0c:	d051      	beq.n	8003bb2 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b0e:	f7fd fc4b 	bl	80013a8 <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d902      	bls.n	8003b24 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d13d      	bne.n	8003ba0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b32:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b3c:	d111      	bne.n	8003b62 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b46:	d004      	beq.n	8003b52 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b50:	d107      	bne.n	8003b62 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b60:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b6a:	d10f      	bne.n	8003b8c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e011      	b.n	8003bc4 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d102      	bne.n	8003bac <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003baa:	e002      	b.n	8003bb2 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8003bac:	69bb      	ldr	r3, [r7, #24]
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d195      	bne.n	8003aee <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3728      	adds	r7, #40	@ 0x28
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20000000 	.word	0x20000000

08003bd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af02      	add	r7, sp, #8
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f7ff ff5b 	bl	8003aa4 <SPI_WaitFifoStateUntilTimeout>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d007      	beq.n	8003c04 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bf8:	f043 0220 	orr.w	r2, r3, #32
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e027      	b.n	8003c54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2180      	movs	r1, #128	@ 0x80
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f7ff fec0 	bl	8003994 <SPI_WaitFlagStateUntilTimeout>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d007      	beq.n	8003c2a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c1e:	f043 0220 	orr.w	r2, r3, #32
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e014      	b.n	8003c54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	9300      	str	r3, [sp, #0]
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f7ff ff34 	bl	8003aa4 <SPI_WaitFifoStateUntilTimeout>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c46:	f043 0220 	orr.w	r2, r3, #32
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e000      	b.n	8003c54 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e040      	b.n	8003cf0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d106      	bne.n	8003c84 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7fd f9da 	bl	8001038 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2224      	movs	r2, #36	@ 0x24
 8003c88:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0201 	bic.w	r2, r2, #1
 8003c98:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d002      	beq.n	8003ca8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 ff42 	bl	8004b2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fc87 	bl	80045bc <UART_SetConfig>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d101      	bne.n	8003cb8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e01b      	b.n	8003cf0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003cc6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689a      	ldr	r2, [r3, #8]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003cd6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0201 	orr.w	r2, r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 ffc1 	bl	8004c70 <UART_CheckIdleState>
 8003cee:	4603      	mov	r3, r0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3708      	adds	r7, #8
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b08a      	sub	sp, #40	@ 0x28
 8003cfc:	af02      	add	r7, sp, #8
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	603b      	str	r3, [r7, #0]
 8003d04:	4613      	mov	r3, r2
 8003d06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d0c:	2b20      	cmp	r3, #32
 8003d0e:	f040 8081 	bne.w	8003e14 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d002      	beq.n	8003d1e <HAL_UART_Transmit+0x26>
 8003d18:	88fb      	ldrh	r3, [r7, #6]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e079      	b.n	8003e16 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2221      	movs	r2, #33	@ 0x21
 8003d2e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d30:	f7fd fb3a 	bl	80013a8 <HAL_GetTick>
 8003d34:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	88fa      	ldrh	r2, [r7, #6]
 8003d3a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	88fa      	ldrh	r2, [r7, #6]
 8003d42:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d4e:	d108      	bne.n	8003d62 <HAL_UART_Transmit+0x6a>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d104      	bne.n	8003d62 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	61bb      	str	r3, [r7, #24]
 8003d60:	e003      	b.n	8003d6a <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d6a:	e038      	b.n	8003dde <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	2200      	movs	r2, #0
 8003d74:	2180      	movs	r1, #128	@ 0x80
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f001 f822 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d004      	beq.n	8003d8c <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2220      	movs	r2, #32
 8003d86:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e044      	b.n	8003e16 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10b      	bne.n	8003daa <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	881b      	ldrh	r3, [r3, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003da0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	3302      	adds	r3, #2
 8003da6:	61bb      	str	r3, [r7, #24]
 8003da8:	e007      	b.n	8003dba <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	781a      	ldrb	r2, [r3, #0]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	3301      	adds	r3, #1
 8003db8:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dbe:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003dc2:	2b21      	cmp	r3, #33	@ 0x21
 8003dc4:	d109      	bne.n	8003dda <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	b29a      	uxth	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8003dd8:	e001      	b.n	8003dde <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e01b      	b.n	8003e16 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1c0      	bne.n	8003d6c <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2200      	movs	r2, #0
 8003df2:	2140      	movs	r1, #64	@ 0x40
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 ffe3 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d004      	beq.n	8003e0a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2220      	movs	r2, #32
 8003e04:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e005      	b.n	8003e16 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2220      	movs	r2, #32
 8003e0e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	e000      	b.n	8003e16 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003e14:	2302      	movs	r3, #2
  }
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3720      	adds	r7, #32
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b09a      	sub	sp, #104	@ 0x68
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
#else
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e2e:	e853 3f00 	ldrex	r3, [r3]
 8003e32:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e3a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	461a      	mov	r2, r3
 8003e42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e44:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e46:	653a      	str	r2, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e48:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003e4a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e4c:	e841 2300 	strex	r3, r2, [r1]
 8003e50:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003e52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d1e6      	bne.n	8003e26 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	3308      	adds	r3, #8
 8003e5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e62:	e853 3f00 	ldrex	r3, [r3]
 8003e66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6a:	f023 0301 	bic.w	r3, r3, #1
 8003e6e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	3308      	adds	r3, #8
 8003e76:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003e78:	643a      	str	r2, [r7, #64]	@ 0x40
 8003e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e80:	e841 2300 	strex	r3, r2, [r1]
 8003e84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d1e5      	bne.n	8003e58 <HAL_UART_AbortReceive+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d118      	bne.n	8003ec6 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9a:	6a3b      	ldr	r3, [r7, #32]
 8003e9c:	e853 3f00 	ldrex	r3, [r3]
 8003ea0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	f023 0310 	bic.w	r3, r3, #16
 8003ea8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003eb4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003eb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003eba:	e841 2300 	strex	r3, r2, [r1]
 8003ebe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1e6      	bne.n	8003e94 <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed0:	2b40      	cmp	r3, #64	@ 0x40
 8003ed2:	d137      	bne.n	8003f44 <HAL_UART_AbortReceive+0x126>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	3308      	adds	r3, #8
 8003eda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	e853 3f00 	ldrex	r3, [r3]
 8003ee2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003eea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	3308      	adds	r3, #8
 8003ef2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ef4:	61ba      	str	r2, [r7, #24]
 8003ef6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef8:	6979      	ldr	r1, [r7, #20]
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	e841 2300 	strex	r3, r2, [r1]
 8003f00:	613b      	str	r3, [r7, #16]
   return(result);
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1e5      	bne.n	8003ed4 <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d019      	beq.n	8003f44 <HAL_UART_AbortReceive+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f14:	2200      	movs	r2, #0
 8003f16:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fd fca0 	bl	8001862 <HAL_DMA_Abort>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00d      	beq.n	8003f44 <HAL_UART_AbortReceive+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fd fde1 	bl	8001af4 <HAL_DMA_GetError>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b20      	cmp	r3, #32
 8003f36:	d105      	bne.n	8003f44 <HAL_UART_AbortReceive+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2210      	movs	r2, #16
 8003f3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e013      	b.n	8003f6c <HAL_UART_AbortReceive+0x14e>
      }
    }
  }

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	220f      	movs	r2, #15
 8003f4a:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699a      	ldr	r2, [r3, #24]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f042 0208 	orr.w	r2, r2, #8
 8003f5a:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3768      	adds	r7, #104	@ 0x68
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b0ba      	sub	sp, #232	@ 0xe8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f9a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003f9e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003fa8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d115      	bne.n	8003fdc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fb4:	f003 0320 	and.w	r3, r3, #32
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00f      	beq.n	8003fdc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fc0:	f003 0320 	and.w	r3, r3, #32
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d009      	beq.n	8003fdc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 82ca 	beq.w	8004566 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	4798      	blx	r3
      }
      return;
 8003fda:	e2c4      	b.n	8004566 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003fdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 8117 	beq.w	8004214 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003fe6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d106      	bne.n	8004000 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003ff2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003ff6:	4b85      	ldr	r3, [pc, #532]	@ (800420c <HAL_UART_IRQHandler+0x298>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 810a 	beq.w	8004214 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	2b00      	cmp	r3, #0
 800400a:	d011      	beq.n	8004030 <HAL_UART_IRQHandler+0xbc>
 800400c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00b      	beq.n	8004030 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2201      	movs	r2, #1
 800401e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004026:	f043 0201 	orr.w	r2, r3, #1
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d011      	beq.n	8004060 <HAL_UART_IRQHandler+0xec>
 800403c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00b      	beq.n	8004060 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2202      	movs	r2, #2
 800404e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004056:	f043 0204 	orr.w	r2, r3, #4
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004064:	f003 0304 	and.w	r3, r3, #4
 8004068:	2b00      	cmp	r3, #0
 800406a:	d011      	beq.n	8004090 <HAL_UART_IRQHandler+0x11c>
 800406c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00b      	beq.n	8004090 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2204      	movs	r2, #4
 800407e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004086:	f043 0202 	orr.w	r2, r3, #2
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004094:	f003 0308 	and.w	r3, r3, #8
 8004098:	2b00      	cmp	r3, #0
 800409a:	d017      	beq.n	80040cc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800409c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040a0:	f003 0320 	and.w	r3, r3, #32
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d105      	bne.n	80040b4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80040a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040ac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00b      	beq.n	80040cc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2208      	movs	r2, #8
 80040ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040c2:	f043 0208 	orr.w	r2, r3, #8
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80040cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d012      	beq.n	80040fe <HAL_UART_IRQHandler+0x18a>
 80040d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00c      	beq.n	80040fe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80040ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040f4:	f043 0220 	orr.w	r2, r3, #32
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 8230 	beq.w	800456a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800410a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800410e:	f003 0320 	and.w	r3, r3, #32
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00d      	beq.n	8004132 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004116:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800411a:	f003 0320 	and.w	r3, r3, #32
 800411e:	2b00      	cmp	r3, #0
 8004120:	d007      	beq.n	8004132 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004138:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004146:	2b40      	cmp	r3, #64	@ 0x40
 8004148:	d005      	beq.n	8004156 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800414a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800414e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004152:	2b00      	cmp	r3, #0
 8004154:	d04f      	beq.n	80041f6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 ff66 	bl	8005028 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004166:	2b40      	cmp	r3, #64	@ 0x40
 8004168:	d141      	bne.n	80041ee <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	3308      	adds	r3, #8
 8004170:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004174:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004178:	e853 3f00 	ldrex	r3, [r3]
 800417c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004180:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004184:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004188:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	3308      	adds	r3, #8
 8004192:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004196:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800419a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800419e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80041a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80041a6:	e841 2300 	strex	r3, r2, [r1]
 80041aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80041ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1d9      	bne.n	800416a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d013      	beq.n	80041e6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c2:	4a13      	ldr	r2, [pc, #76]	@ (8004210 <HAL_UART_IRQHandler+0x29c>)
 80041c4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fd fb8a 	bl	80018e4 <HAL_DMA_Abort_IT>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d017      	beq.n	8004206 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80041e0:	4610      	mov	r0, r2
 80041e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e4:	e00f      	b.n	8004206 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7fc fb28 	bl	800083c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041ec:	e00b      	b.n	8004206 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7fc fb24 	bl	800083c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f4:	e007      	b.n	8004206 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f7fc fb20 	bl	800083c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004204:	e1b1      	b.n	800456a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004206:	bf00      	nop
    return;
 8004208:	e1af      	b.n	800456a <HAL_UART_IRQHandler+0x5f6>
 800420a:	bf00      	nop
 800420c:	04000120 	.word	0x04000120
 8004210:	08005323 	.word	0x08005323

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004218:	2b01      	cmp	r3, #1
 800421a:	f040 816a 	bne.w	80044f2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800421e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004222:	f003 0310 	and.w	r3, r3, #16
 8004226:	2b00      	cmp	r3, #0
 8004228:	f000 8163 	beq.w	80044f2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800422c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004230:	f003 0310 	and.w	r3, r3, #16
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 815c 	beq.w	80044f2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2210      	movs	r2, #16
 8004240:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800424c:	2b40      	cmp	r3, #64	@ 0x40
 800424e:	f040 80d4 	bne.w	80043fa <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800425e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 80ad 	beq.w	80043c2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800426e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004272:	429a      	cmp	r2, r3
 8004274:	f080 80a5 	bcs.w	80043c2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800427e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b00      	cmp	r3, #0
 8004290:	f040 8086 	bne.w	80043a0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042a0:	e853 3f00 	ldrex	r3, [r3]
 80042a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80042a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	461a      	mov	r2, r3
 80042ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80042be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80042c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80042ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80042ce:	e841 2300 	strex	r3, r2, [r1]
 80042d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80042d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d1da      	bne.n	8004294 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	3308      	adds	r3, #8
 80042e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042e8:	e853 3f00 	ldrex	r3, [r3]
 80042ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80042ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042f0:	f023 0301 	bic.w	r3, r3, #1
 80042f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	3308      	adds	r3, #8
 80042fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004302:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004306:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004308:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800430a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800430e:	e841 2300 	strex	r3, r2, [r1]
 8004312:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004314:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1e1      	bne.n	80042de <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	3308      	adds	r3, #8
 8004320:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004322:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004324:	e853 3f00 	ldrex	r3, [r3]
 8004328:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800432a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800432c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004330:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3308      	adds	r3, #8
 800433a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800433e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004340:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004342:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004344:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004346:	e841 2300 	strex	r3, r2, [r1]
 800434a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800434c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1e3      	bne.n	800431a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2220      	movs	r2, #32
 8004356:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004368:	e853 3f00 	ldrex	r3, [r3]
 800436c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800436e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004370:	f023 0310 	bic.w	r3, r3, #16
 8004374:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	461a      	mov	r2, r3
 800437e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004382:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004384:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004386:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004388:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800438a:	e841 2300 	strex	r3, r2, [r1]
 800438e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004390:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1e4      	bne.n	8004360 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800439a:	4618      	mov	r0, r3
 800439c:	f7fd fa61 	bl	8001862 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	4619      	mov	r1, r3
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7fc fa08 	bl	80007d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80043c0:	e0d5      	b.n	800456e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80043c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043cc:	429a      	cmp	r2, r3
 80043ce:	f040 80ce 	bne.w	800456e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b20      	cmp	r3, #32
 80043e0:	f040 80c5 	bne.w	800456e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2202      	movs	r2, #2
 80043e8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80043f0:	4619      	mov	r1, r3
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7fc f9ec 	bl	80007d0 <HAL_UARTEx_RxEventCallback>
      return;
 80043f8:	e0b9      	b.n	800456e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004406:	b29b      	uxth	r3, r3
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004414:	b29b      	uxth	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	f000 80ab 	beq.w	8004572 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800441c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 80a6 	beq.w	8004572 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800442e:	e853 3f00 	ldrex	r3, [r3]
 8004432:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004436:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800443a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	461a      	mov	r2, r3
 8004444:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004448:	647b      	str	r3, [r7, #68]	@ 0x44
 800444a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800444e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004450:	e841 2300 	strex	r3, r2, [r1]
 8004454:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004458:	2b00      	cmp	r3, #0
 800445a:	d1e4      	bne.n	8004426 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	3308      	adds	r3, #8
 8004462:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004466:	e853 3f00 	ldrex	r3, [r3]
 800446a:	623b      	str	r3, [r7, #32]
   return(result);
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	f023 0301 	bic.w	r3, r3, #1
 8004472:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	3308      	adds	r3, #8
 800447c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004480:	633a      	str	r2, [r7, #48]	@ 0x30
 8004482:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004484:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004488:	e841 2300 	strex	r3, r2, [r1]
 800448c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800448e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1e3      	bne.n	800445c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2220      	movs	r2, #32
 8004498:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f023 0310 	bic.w	r3, r3, #16
 80044bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	461a      	mov	r2, r3
 80044c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044ca:	61fb      	str	r3, [r7, #28]
 80044cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ce:	69b9      	ldr	r1, [r7, #24]
 80044d0:	69fa      	ldr	r2, [r7, #28]
 80044d2:	e841 2300 	strex	r3, r2, [r1]
 80044d6:	617b      	str	r3, [r7, #20]
   return(result);
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1e4      	bne.n	80044a8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2202      	movs	r2, #2
 80044e2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80044e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044e8:	4619      	mov	r1, r3
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7fc f970 	bl	80007d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80044f0:	e03f      	b.n	8004572 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80044f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00e      	beq.n	800451c <HAL_UART_IRQHandler+0x5a8>
 80044fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004502:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d008      	beq.n	800451c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004512:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 ff3c 	bl	8005392 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800451a:	e02d      	b.n	8004578 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800451c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00e      	beq.n	8004546 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800452c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004530:	2b00      	cmp	r3, #0
 8004532:	d008      	beq.n	8004546 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004538:	2b00      	cmp	r3, #0
 800453a:	d01c      	beq.n	8004576 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	4798      	blx	r3
    }
    return;
 8004544:	e017      	b.n	8004576 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800454a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800454e:	2b00      	cmp	r3, #0
 8004550:	d012      	beq.n	8004578 <HAL_UART_IRQHandler+0x604>
 8004552:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00c      	beq.n	8004578 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 feed 	bl	800533e <UART_EndTransmit_IT>
    return;
 8004564:	e008      	b.n	8004578 <HAL_UART_IRQHandler+0x604>
      return;
 8004566:	bf00      	nop
 8004568:	e006      	b.n	8004578 <HAL_UART_IRQHandler+0x604>
    return;
 800456a:	bf00      	nop
 800456c:	e004      	b.n	8004578 <HAL_UART_IRQHandler+0x604>
      return;
 800456e:	bf00      	nop
 8004570:	e002      	b.n	8004578 <HAL_UART_IRQHandler+0x604>
      return;
 8004572:	bf00      	nop
 8004574:	e000      	b.n	8004578 <HAL_UART_IRQHandler+0x604>
    return;
 8004576:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004578:	37e8      	adds	r7, #232	@ 0xe8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop

08004580 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004588:	bf00      	nop
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045c0:	b08a      	sub	sp, #40	@ 0x28
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045c6:	2300      	movs	r3, #0
 80045c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	431a      	orrs	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	431a      	orrs	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	4ba4      	ldr	r3, [pc, #656]	@ (800487c <UART_SetConfig+0x2c0>)
 80045ec:	4013      	ands	r3, r2
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	6812      	ldr	r2, [r2, #0]
 80045f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045f4:	430b      	orrs	r3, r1
 80045f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	68da      	ldr	r2, [r3, #12]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a99      	ldr	r2, [pc, #612]	@ (8004880 <UART_SetConfig+0x2c4>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d004      	beq.n	8004628 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004624:	4313      	orrs	r3, r2
 8004626:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004638:	430a      	orrs	r2, r1
 800463a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a90      	ldr	r2, [pc, #576]	@ (8004884 <UART_SetConfig+0x2c8>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d126      	bne.n	8004694 <UART_SetConfig+0xd8>
 8004646:	4b90      	ldr	r3, [pc, #576]	@ (8004888 <UART_SetConfig+0x2cc>)
 8004648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800464c:	f003 0303 	and.w	r3, r3, #3
 8004650:	2b03      	cmp	r3, #3
 8004652:	d81b      	bhi.n	800468c <UART_SetConfig+0xd0>
 8004654:	a201      	add	r2, pc, #4	@ (adr r2, 800465c <UART_SetConfig+0xa0>)
 8004656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800465a:	bf00      	nop
 800465c:	0800466d 	.word	0x0800466d
 8004660:	0800467d 	.word	0x0800467d
 8004664:	08004675 	.word	0x08004675
 8004668:	08004685 	.word	0x08004685
 800466c:	2301      	movs	r3, #1
 800466e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004672:	e116      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004674:	2302      	movs	r3, #2
 8004676:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800467a:	e112      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800467c:	2304      	movs	r3, #4
 800467e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004682:	e10e      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004684:	2308      	movs	r3, #8
 8004686:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800468a:	e10a      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800468c:	2310      	movs	r3, #16
 800468e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004692:	e106      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a7c      	ldr	r2, [pc, #496]	@ (800488c <UART_SetConfig+0x2d0>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d138      	bne.n	8004710 <UART_SetConfig+0x154>
 800469e:	4b7a      	ldr	r3, [pc, #488]	@ (8004888 <UART_SetConfig+0x2cc>)
 80046a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a4:	f003 030c 	and.w	r3, r3, #12
 80046a8:	2b0c      	cmp	r3, #12
 80046aa:	d82d      	bhi.n	8004708 <UART_SetConfig+0x14c>
 80046ac:	a201      	add	r2, pc, #4	@ (adr r2, 80046b4 <UART_SetConfig+0xf8>)
 80046ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b2:	bf00      	nop
 80046b4:	080046e9 	.word	0x080046e9
 80046b8:	08004709 	.word	0x08004709
 80046bc:	08004709 	.word	0x08004709
 80046c0:	08004709 	.word	0x08004709
 80046c4:	080046f9 	.word	0x080046f9
 80046c8:	08004709 	.word	0x08004709
 80046cc:	08004709 	.word	0x08004709
 80046d0:	08004709 	.word	0x08004709
 80046d4:	080046f1 	.word	0x080046f1
 80046d8:	08004709 	.word	0x08004709
 80046dc:	08004709 	.word	0x08004709
 80046e0:	08004709 	.word	0x08004709
 80046e4:	08004701 	.word	0x08004701
 80046e8:	2300      	movs	r3, #0
 80046ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ee:	e0d8      	b.n	80048a2 <UART_SetConfig+0x2e6>
 80046f0:	2302      	movs	r3, #2
 80046f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046f6:	e0d4      	b.n	80048a2 <UART_SetConfig+0x2e6>
 80046f8:	2304      	movs	r3, #4
 80046fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046fe:	e0d0      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004700:	2308      	movs	r3, #8
 8004702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004706:	e0cc      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004708:	2310      	movs	r3, #16
 800470a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800470e:	e0c8      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a5e      	ldr	r2, [pc, #376]	@ (8004890 <UART_SetConfig+0x2d4>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d125      	bne.n	8004766 <UART_SetConfig+0x1aa>
 800471a:	4b5b      	ldr	r3, [pc, #364]	@ (8004888 <UART_SetConfig+0x2cc>)
 800471c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004720:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004724:	2b30      	cmp	r3, #48	@ 0x30
 8004726:	d016      	beq.n	8004756 <UART_SetConfig+0x19a>
 8004728:	2b30      	cmp	r3, #48	@ 0x30
 800472a:	d818      	bhi.n	800475e <UART_SetConfig+0x1a2>
 800472c:	2b20      	cmp	r3, #32
 800472e:	d00a      	beq.n	8004746 <UART_SetConfig+0x18a>
 8004730:	2b20      	cmp	r3, #32
 8004732:	d814      	bhi.n	800475e <UART_SetConfig+0x1a2>
 8004734:	2b00      	cmp	r3, #0
 8004736:	d002      	beq.n	800473e <UART_SetConfig+0x182>
 8004738:	2b10      	cmp	r3, #16
 800473a:	d008      	beq.n	800474e <UART_SetConfig+0x192>
 800473c:	e00f      	b.n	800475e <UART_SetConfig+0x1a2>
 800473e:	2300      	movs	r3, #0
 8004740:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004744:	e0ad      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004746:	2302      	movs	r3, #2
 8004748:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800474c:	e0a9      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800474e:	2304      	movs	r3, #4
 8004750:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004754:	e0a5      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004756:	2308      	movs	r3, #8
 8004758:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800475c:	e0a1      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800475e:	2310      	movs	r3, #16
 8004760:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004764:	e09d      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a4a      	ldr	r2, [pc, #296]	@ (8004894 <UART_SetConfig+0x2d8>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d125      	bne.n	80047bc <UART_SetConfig+0x200>
 8004770:	4b45      	ldr	r3, [pc, #276]	@ (8004888 <UART_SetConfig+0x2cc>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004776:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800477a:	2bc0      	cmp	r3, #192	@ 0xc0
 800477c:	d016      	beq.n	80047ac <UART_SetConfig+0x1f0>
 800477e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004780:	d818      	bhi.n	80047b4 <UART_SetConfig+0x1f8>
 8004782:	2b80      	cmp	r3, #128	@ 0x80
 8004784:	d00a      	beq.n	800479c <UART_SetConfig+0x1e0>
 8004786:	2b80      	cmp	r3, #128	@ 0x80
 8004788:	d814      	bhi.n	80047b4 <UART_SetConfig+0x1f8>
 800478a:	2b00      	cmp	r3, #0
 800478c:	d002      	beq.n	8004794 <UART_SetConfig+0x1d8>
 800478e:	2b40      	cmp	r3, #64	@ 0x40
 8004790:	d008      	beq.n	80047a4 <UART_SetConfig+0x1e8>
 8004792:	e00f      	b.n	80047b4 <UART_SetConfig+0x1f8>
 8004794:	2300      	movs	r3, #0
 8004796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800479a:	e082      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800479c:	2302      	movs	r3, #2
 800479e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047a2:	e07e      	b.n	80048a2 <UART_SetConfig+0x2e6>
 80047a4:	2304      	movs	r3, #4
 80047a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047aa:	e07a      	b.n	80048a2 <UART_SetConfig+0x2e6>
 80047ac:	2308      	movs	r3, #8
 80047ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047b2:	e076      	b.n	80048a2 <UART_SetConfig+0x2e6>
 80047b4:	2310      	movs	r3, #16
 80047b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ba:	e072      	b.n	80048a2 <UART_SetConfig+0x2e6>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a35      	ldr	r2, [pc, #212]	@ (8004898 <UART_SetConfig+0x2dc>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d12a      	bne.n	800481c <UART_SetConfig+0x260>
 80047c6:	4b30      	ldr	r3, [pc, #192]	@ (8004888 <UART_SetConfig+0x2cc>)
 80047c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047d4:	d01a      	beq.n	800480c <UART_SetConfig+0x250>
 80047d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047da:	d81b      	bhi.n	8004814 <UART_SetConfig+0x258>
 80047dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047e0:	d00c      	beq.n	80047fc <UART_SetConfig+0x240>
 80047e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047e6:	d815      	bhi.n	8004814 <UART_SetConfig+0x258>
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d003      	beq.n	80047f4 <UART_SetConfig+0x238>
 80047ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047f0:	d008      	beq.n	8004804 <UART_SetConfig+0x248>
 80047f2:	e00f      	b.n	8004814 <UART_SetConfig+0x258>
 80047f4:	2300      	movs	r3, #0
 80047f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047fa:	e052      	b.n	80048a2 <UART_SetConfig+0x2e6>
 80047fc:	2302      	movs	r3, #2
 80047fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004802:	e04e      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004804:	2304      	movs	r3, #4
 8004806:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800480a:	e04a      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800480c:	2308      	movs	r3, #8
 800480e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004812:	e046      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004814:	2310      	movs	r3, #16
 8004816:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800481a:	e042      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a17      	ldr	r2, [pc, #92]	@ (8004880 <UART_SetConfig+0x2c4>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d13a      	bne.n	800489c <UART_SetConfig+0x2e0>
 8004826:	4b18      	ldr	r3, [pc, #96]	@ (8004888 <UART_SetConfig+0x2cc>)
 8004828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004830:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004834:	d01a      	beq.n	800486c <UART_SetConfig+0x2b0>
 8004836:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800483a:	d81b      	bhi.n	8004874 <UART_SetConfig+0x2b8>
 800483c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004840:	d00c      	beq.n	800485c <UART_SetConfig+0x2a0>
 8004842:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004846:	d815      	bhi.n	8004874 <UART_SetConfig+0x2b8>
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <UART_SetConfig+0x298>
 800484c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004850:	d008      	beq.n	8004864 <UART_SetConfig+0x2a8>
 8004852:	e00f      	b.n	8004874 <UART_SetConfig+0x2b8>
 8004854:	2300      	movs	r3, #0
 8004856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800485a:	e022      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800485c:	2302      	movs	r3, #2
 800485e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004862:	e01e      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004864:	2304      	movs	r3, #4
 8004866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800486a:	e01a      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800486c:	2308      	movs	r3, #8
 800486e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004872:	e016      	b.n	80048a2 <UART_SetConfig+0x2e6>
 8004874:	2310      	movs	r3, #16
 8004876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800487a:	e012      	b.n	80048a2 <UART_SetConfig+0x2e6>
 800487c:	efff69f3 	.word	0xefff69f3
 8004880:	40008000 	.word	0x40008000
 8004884:	40013800 	.word	0x40013800
 8004888:	40021000 	.word	0x40021000
 800488c:	40004400 	.word	0x40004400
 8004890:	40004800 	.word	0x40004800
 8004894:	40004c00 	.word	0x40004c00
 8004898:	40005000 	.word	0x40005000
 800489c:	2310      	movs	r3, #16
 800489e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a9f      	ldr	r2, [pc, #636]	@ (8004b24 <UART_SetConfig+0x568>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d17a      	bne.n	80049a2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80048b0:	2b08      	cmp	r3, #8
 80048b2:	d824      	bhi.n	80048fe <UART_SetConfig+0x342>
 80048b4:	a201      	add	r2, pc, #4	@ (adr r2, 80048bc <UART_SetConfig+0x300>)
 80048b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ba:	bf00      	nop
 80048bc:	080048e1 	.word	0x080048e1
 80048c0:	080048ff 	.word	0x080048ff
 80048c4:	080048e9 	.word	0x080048e9
 80048c8:	080048ff 	.word	0x080048ff
 80048cc:	080048ef 	.word	0x080048ef
 80048d0:	080048ff 	.word	0x080048ff
 80048d4:	080048ff 	.word	0x080048ff
 80048d8:	080048ff 	.word	0x080048ff
 80048dc:	080048f7 	.word	0x080048f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048e0:	f7fe f8f6 	bl	8002ad0 <HAL_RCC_GetPCLK1Freq>
 80048e4:	61f8      	str	r0, [r7, #28]
        break;
 80048e6:	e010      	b.n	800490a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048e8:	4b8f      	ldr	r3, [pc, #572]	@ (8004b28 <UART_SetConfig+0x56c>)
 80048ea:	61fb      	str	r3, [r7, #28]
        break;
 80048ec:	e00d      	b.n	800490a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048ee:	f7fe f857 	bl	80029a0 <HAL_RCC_GetSysClockFreq>
 80048f2:	61f8      	str	r0, [r7, #28]
        break;
 80048f4:	e009      	b.n	800490a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048fa:	61fb      	str	r3, [r7, #28]
        break;
 80048fc:	e005      	b.n	800490a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80048fe:	2300      	movs	r3, #0
 8004900:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004908:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 80fb 	beq.w	8004b08 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	4613      	mov	r3, r2
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	4413      	add	r3, r2
 800491c:	69fa      	ldr	r2, [r7, #28]
 800491e:	429a      	cmp	r2, r3
 8004920:	d305      	bcc.n	800492e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004928:	69fa      	ldr	r2, [r7, #28]
 800492a:	429a      	cmp	r2, r3
 800492c:	d903      	bls.n	8004936 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004934:	e0e8      	b.n	8004b08 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	2200      	movs	r2, #0
 800493a:	461c      	mov	r4, r3
 800493c:	4615      	mov	r5, r2
 800493e:	f04f 0200 	mov.w	r2, #0
 8004942:	f04f 0300 	mov.w	r3, #0
 8004946:	022b      	lsls	r3, r5, #8
 8004948:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800494c:	0222      	lsls	r2, r4, #8
 800494e:	68f9      	ldr	r1, [r7, #12]
 8004950:	6849      	ldr	r1, [r1, #4]
 8004952:	0849      	lsrs	r1, r1, #1
 8004954:	2000      	movs	r0, #0
 8004956:	4688      	mov	r8, r1
 8004958:	4681      	mov	r9, r0
 800495a:	eb12 0a08 	adds.w	sl, r2, r8
 800495e:	eb43 0b09 	adc.w	fp, r3, r9
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	603b      	str	r3, [r7, #0]
 800496a:	607a      	str	r2, [r7, #4]
 800496c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004970:	4650      	mov	r0, sl
 8004972:	4659      	mov	r1, fp
 8004974:	f7fb fc84 	bl	8000280 <__aeabi_uldivmod>
 8004978:	4602      	mov	r2, r0
 800497a:	460b      	mov	r3, r1
 800497c:	4613      	mov	r3, r2
 800497e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004986:	d308      	bcc.n	800499a <UART_SetConfig+0x3de>
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800498e:	d204      	bcs.n	800499a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	60da      	str	r2, [r3, #12]
 8004998:	e0b6      	b.n	8004b08 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049a0:	e0b2      	b.n	8004b08 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	69db      	ldr	r3, [r3, #28]
 80049a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049aa:	d15e      	bne.n	8004a6a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80049ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d828      	bhi.n	8004a06 <UART_SetConfig+0x44a>
 80049b4:	a201      	add	r2, pc, #4	@ (adr r2, 80049bc <UART_SetConfig+0x400>)
 80049b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ba:	bf00      	nop
 80049bc:	080049e1 	.word	0x080049e1
 80049c0:	080049e9 	.word	0x080049e9
 80049c4:	080049f1 	.word	0x080049f1
 80049c8:	08004a07 	.word	0x08004a07
 80049cc:	080049f7 	.word	0x080049f7
 80049d0:	08004a07 	.word	0x08004a07
 80049d4:	08004a07 	.word	0x08004a07
 80049d8:	08004a07 	.word	0x08004a07
 80049dc:	080049ff 	.word	0x080049ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049e0:	f7fe f876 	bl	8002ad0 <HAL_RCC_GetPCLK1Freq>
 80049e4:	61f8      	str	r0, [r7, #28]
        break;
 80049e6:	e014      	b.n	8004a12 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049e8:	f7fe f888 	bl	8002afc <HAL_RCC_GetPCLK2Freq>
 80049ec:	61f8      	str	r0, [r7, #28]
        break;
 80049ee:	e010      	b.n	8004a12 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049f0:	4b4d      	ldr	r3, [pc, #308]	@ (8004b28 <UART_SetConfig+0x56c>)
 80049f2:	61fb      	str	r3, [r7, #28]
        break;
 80049f4:	e00d      	b.n	8004a12 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049f6:	f7fd ffd3 	bl	80029a0 <HAL_RCC_GetSysClockFreq>
 80049fa:	61f8      	str	r0, [r7, #28]
        break;
 80049fc:	e009      	b.n	8004a12 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a02:	61fb      	str	r3, [r7, #28]
        break;
 8004a04:	e005      	b.n	8004a12 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a10:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d077      	beq.n	8004b08 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	005a      	lsls	r2, r3, #1
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	085b      	lsrs	r3, r3, #1
 8004a22:	441a      	add	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	2b0f      	cmp	r3, #15
 8004a32:	d916      	bls.n	8004a62 <UART_SetConfig+0x4a6>
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a3a:	d212      	bcs.n	8004a62 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	f023 030f 	bic.w	r3, r3, #15
 8004a44:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	085b      	lsrs	r3, r3, #1
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	f003 0307 	and.w	r3, r3, #7
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	8afb      	ldrh	r3, [r7, #22]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	8afa      	ldrh	r2, [r7, #22]
 8004a5e:	60da      	str	r2, [r3, #12]
 8004a60:	e052      	b.n	8004b08 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a68:	e04e      	b.n	8004b08 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a6a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a6e:	2b08      	cmp	r3, #8
 8004a70:	d827      	bhi.n	8004ac2 <UART_SetConfig+0x506>
 8004a72:	a201      	add	r2, pc, #4	@ (adr r2, 8004a78 <UART_SetConfig+0x4bc>)
 8004a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a78:	08004a9d 	.word	0x08004a9d
 8004a7c:	08004aa5 	.word	0x08004aa5
 8004a80:	08004aad 	.word	0x08004aad
 8004a84:	08004ac3 	.word	0x08004ac3
 8004a88:	08004ab3 	.word	0x08004ab3
 8004a8c:	08004ac3 	.word	0x08004ac3
 8004a90:	08004ac3 	.word	0x08004ac3
 8004a94:	08004ac3 	.word	0x08004ac3
 8004a98:	08004abb 	.word	0x08004abb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a9c:	f7fe f818 	bl	8002ad0 <HAL_RCC_GetPCLK1Freq>
 8004aa0:	61f8      	str	r0, [r7, #28]
        break;
 8004aa2:	e014      	b.n	8004ace <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004aa4:	f7fe f82a 	bl	8002afc <HAL_RCC_GetPCLK2Freq>
 8004aa8:	61f8      	str	r0, [r7, #28]
        break;
 8004aaa:	e010      	b.n	8004ace <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004aac:	4b1e      	ldr	r3, [pc, #120]	@ (8004b28 <UART_SetConfig+0x56c>)
 8004aae:	61fb      	str	r3, [r7, #28]
        break;
 8004ab0:	e00d      	b.n	8004ace <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ab2:	f7fd ff75 	bl	80029a0 <HAL_RCC_GetSysClockFreq>
 8004ab6:	61f8      	str	r0, [r7, #28]
        break;
 8004ab8:	e009      	b.n	8004ace <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004aba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004abe:	61fb      	str	r3, [r7, #28]
        break;
 8004ac0:	e005      	b.n	8004ace <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004acc:	bf00      	nop
    }

    if (pclk != 0U)
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d019      	beq.n	8004b08 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	085a      	lsrs	r2, r3, #1
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	441a      	add	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	2b0f      	cmp	r3, #15
 8004aec:	d909      	bls.n	8004b02 <UART_SetConfig+0x546>
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004af4:	d205      	bcs.n	8004b02 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	60da      	str	r2, [r3, #12]
 8004b00:	e002      	b.n	8004b08 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004b14:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3728      	adds	r7, #40	@ 0x28
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b22:	bf00      	nop
 8004b24:	40008000 	.word	0x40008000
 8004b28:	00f42400 	.word	0x00f42400

08004b2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00a      	beq.n	8004b56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00a      	beq.n	8004b78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	430a      	orrs	r2, r1
 8004b76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7c:	f003 0302 	and.w	r3, r3, #2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00a      	beq.n	8004b9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	430a      	orrs	r2, r1
 8004b98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9e:	f003 0304 	and.w	r3, r3, #4
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00a      	beq.n	8004bbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc0:	f003 0310 	and.w	r3, r3, #16
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00a      	beq.n	8004bde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be2:	f003 0320 	and.w	r3, r3, #32
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00a      	beq.n	8004c00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d01a      	beq.n	8004c42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c2a:	d10a      	bne.n	8004c42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00a      	beq.n	8004c64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	430a      	orrs	r2, r1
 8004c62:	605a      	str	r2, [r3, #4]
  }
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b098      	sub	sp, #96	@ 0x60
 8004c74:	af02      	add	r7, sp, #8
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c80:	f7fc fb92 	bl	80013a8 <HAL_GetTick>
 8004c84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0308 	and.w	r3, r3, #8
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d12e      	bne.n	8004cf2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f88c 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d021      	beq.n	8004cf2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb6:	e853 3f00 	ldrex	r3, [r3]
 8004cba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	461a      	mov	r2, r3
 8004cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ccc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cd4:	e841 2300 	strex	r3, r2, [r1]
 8004cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e6      	bne.n	8004cae <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e062      	b.n	8004db8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b04      	cmp	r3, #4
 8004cfe:	d149      	bne.n	8004d94 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 f856 	bl	8004dc0 <UART_WaitOnFlagUntilTimeout>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d03c      	beq.n	8004d94 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d22:	e853 3f00 	ldrex	r3, [r3]
 8004d26:	623b      	str	r3, [r7, #32]
   return(result);
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	461a      	mov	r2, r3
 8004d36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d38:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d40:	e841 2300 	strex	r3, r2, [r1]
 8004d44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1e6      	bne.n	8004d1a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	3308      	adds	r3, #8
 8004d52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	e853 3f00 	ldrex	r3, [r3]
 8004d5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f023 0301 	bic.w	r3, r3, #1
 8004d62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	3308      	adds	r3, #8
 8004d6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d6c:	61fa      	str	r2, [r7, #28]
 8004d6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d70:	69b9      	ldr	r1, [r7, #24]
 8004d72:	69fa      	ldr	r2, [r7, #28]
 8004d74:	e841 2300 	strex	r3, r2, [r1]
 8004d78:	617b      	str	r3, [r7, #20]
   return(result);
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1e5      	bne.n	8004d4c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e011      	b.n	8004db8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2220      	movs	r2, #32
 8004d98:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2220      	movs	r2, #32
 8004d9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3758      	adds	r7, #88	@ 0x58
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	603b      	str	r3, [r7, #0]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dd0:	e04f      	b.n	8004e72 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd8:	d04b      	beq.n	8004e72 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dda:	f7fc fae5 	bl	80013a8 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	69ba      	ldr	r2, [r7, #24]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d302      	bcc.n	8004df0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d101      	bne.n	8004df4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e04e      	b.n	8004e92 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d037      	beq.n	8004e72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	2b80      	cmp	r3, #128	@ 0x80
 8004e06:	d034      	beq.n	8004e72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	2b40      	cmp	r3, #64	@ 0x40
 8004e0c:	d031      	beq.n	8004e72 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	f003 0308 	and.w	r3, r3, #8
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	d110      	bne.n	8004e3e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2208      	movs	r2, #8
 8004e22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e24:	68f8      	ldr	r0, [r7, #12]
 8004e26:	f000 f8ff 	bl	8005028 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2208      	movs	r2, #8
 8004e2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e029      	b.n	8004e92 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	69db      	ldr	r3, [r3, #28]
 8004e44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e4c:	d111      	bne.n	8004e72 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 f8e5 	bl	8005028 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2220      	movs	r2, #32
 8004e62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e00f      	b.n	8004e92 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	69da      	ldr	r2, [r3, #28]
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	bf0c      	ite	eq
 8004e82:	2301      	moveq	r3, #1
 8004e84:	2300      	movne	r3, #0
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	461a      	mov	r2, r3
 8004e8a:	79fb      	ldrb	r3, [r7, #7]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d0a0      	beq.n	8004dd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
	...

08004e9c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b096      	sub	sp, #88	@ 0x58
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	68ba      	ldr	r2, [r7, #8]
 8004eae:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	88fa      	ldrh	r2, [r7, #6]
 8004eb4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2222      	movs	r2, #34	@ 0x22
 8004ec4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d028      	beq.n	8004f22 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ed4:	4a3e      	ldr	r2, [pc, #248]	@ (8004fd0 <UART_Start_Receive_DMA+0x134>)
 8004ed6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004edc:	4a3d      	ldr	r2, [pc, #244]	@ (8004fd4 <UART_Start_Receive_DMA+0x138>)
 8004ede:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee4:	4a3c      	ldr	r2, [pc, #240]	@ (8004fd8 <UART_Start_Receive_DMA+0x13c>)
 8004ee6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eec:	2200      	movs	r2, #0
 8004eee:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	3324      	adds	r3, #36	@ 0x24
 8004efa:	4619      	mov	r1, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f00:	461a      	mov	r2, r3
 8004f02:	88fb      	ldrh	r3, [r7, #6]
 8004f04:	f7fc fc4a 	bl	800179c <HAL_DMA_Start_IT>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d009      	beq.n	8004f22 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2210      	movs	r2, #16
 8004f12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2220      	movs	r2, #32
 8004f1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e051      	b.n	8004fc6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d018      	beq.n	8004f5c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f32:	e853 3f00 	ldrex	r3, [r3]
 8004f36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	461a      	mov	r2, r3
 8004f46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f4a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004f4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f50:	e841 2300 	strex	r3, r2, [r1]
 8004f54:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004f56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1e6      	bne.n	8004f2a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	3308      	adds	r3, #8
 8004f62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f66:	e853 3f00 	ldrex	r3, [r3]
 8004f6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6e:	f043 0301 	orr.w	r3, r3, #1
 8004f72:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	3308      	adds	r3, #8
 8004f7a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004f7c:	637a      	str	r2, [r7, #52]	@ 0x34
 8004f7e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f80:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f84:	e841 2300 	strex	r3, r2, [r1]
 8004f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d1e5      	bne.n	8004f5c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	3308      	adds	r3, #8
 8004f96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	e853 3f00 	ldrex	r3, [r3]
 8004f9e:	613b      	str	r3, [r7, #16]
   return(result);
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	3308      	adds	r3, #8
 8004fae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004fb0:	623a      	str	r2, [r7, #32]
 8004fb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb4:	69f9      	ldr	r1, [r7, #28]
 8004fb6:	6a3a      	ldr	r2, [r7, #32]
 8004fb8:	e841 2300 	strex	r3, r2, [r1]
 8004fbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1e5      	bne.n	8004f90 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3758      	adds	r7, #88	@ 0x58
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	080050f1 	.word	0x080050f1
 8004fd4:	08005243 	.word	0x08005243
 8004fd8:	080052b5 	.word	0x080052b5

08004fdc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b089      	sub	sp, #36	@ 0x24
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	e853 3f00 	ldrex	r3, [r3]
 8004ff0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004ff8:	61fb      	str	r3, [r7, #28]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	461a      	mov	r2, r3
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	61bb      	str	r3, [r7, #24]
 8005004:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005006:	6979      	ldr	r1, [r7, #20]
 8005008:	69ba      	ldr	r2, [r7, #24]
 800500a:	e841 2300 	strex	r3, r2, [r1]
 800500e:	613b      	str	r3, [r7, #16]
   return(result);
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1e6      	bne.n	8004fe4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2220      	movs	r2, #32
 800501a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800501c:	bf00      	nop
 800501e:	3724      	adds	r7, #36	@ 0x24
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005028:	b480      	push	{r7}
 800502a:	b095      	sub	sp, #84	@ 0x54
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005038:	e853 3f00 	ldrex	r3, [r3]
 800503c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800503e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005040:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005044:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	461a      	mov	r2, r3
 800504c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800504e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005050:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005052:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005054:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005056:	e841 2300 	strex	r3, r2, [r1]
 800505a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800505c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1e6      	bne.n	8005030 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	3308      	adds	r3, #8
 8005068:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506a:	6a3b      	ldr	r3, [r7, #32]
 800506c:	e853 3f00 	ldrex	r3, [r3]
 8005070:	61fb      	str	r3, [r7, #28]
   return(result);
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	f023 0301 	bic.w	r3, r3, #1
 8005078:	64bb      	str	r3, [r7, #72]	@ 0x48
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	3308      	adds	r3, #8
 8005080:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005082:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005084:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005086:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005088:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800508a:	e841 2300 	strex	r3, r2, [r1]
 800508e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1e5      	bne.n	8005062 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800509a:	2b01      	cmp	r3, #1
 800509c:	d118      	bne.n	80050d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	e853 3f00 	ldrex	r3, [r3]
 80050aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	f023 0310 	bic.w	r3, r3, #16
 80050b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	461a      	mov	r2, r3
 80050ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050bc:	61bb      	str	r3, [r7, #24]
 80050be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c0:	6979      	ldr	r1, [r7, #20]
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	e841 2300 	strex	r3, r2, [r1]
 80050c8:	613b      	str	r3, [r7, #16]
   return(result);
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1e6      	bne.n	800509e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80050e4:	bf00      	nop
 80050e6:	3754      	adds	r7, #84	@ 0x54
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b09c      	sub	sp, #112	@ 0x70
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0320 	and.w	r3, r3, #32
 8005108:	2b00      	cmp	r3, #0
 800510a:	d16d      	bne.n	80051e8 <UART_DMAReceiveCplt+0xf8>
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800510c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005112:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005114:	e853 3f00 	ldrex	r3, [r3]
 8005118:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800511a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800511c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005120:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	461a      	mov	r2, r3
 8005128:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800512a:	657b      	str	r3, [r7, #84]	@ 0x54
 800512c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005130:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005132:	e841 2300 	strex	r3, r2, [r1]
 8005136:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1e6      	bne.n	800510c <UART_DMAReceiveCplt+0x1c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800513e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	3308      	adds	r3, #8
 8005144:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005148:	e853 3f00 	ldrex	r3, [r3]
 800514c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005150:	f023 0301 	bic.w	r3, r3, #1
 8005154:	667b      	str	r3, [r7, #100]	@ 0x64
 8005156:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	3308      	adds	r3, #8
 800515c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800515e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005160:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005162:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005164:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005166:	e841 2300 	strex	r3, r2, [r1]
 800516a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800516c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1e5      	bne.n	800513e <UART_DMAReceiveCplt+0x4e>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005172:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3308      	adds	r3, #8
 8005178:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	e853 3f00 	ldrex	r3, [r3]
 8005180:	61fb      	str	r3, [r7, #28]
   return(result);
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005188:	663b      	str	r3, [r7, #96]	@ 0x60
 800518a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	3308      	adds	r3, #8
 8005190:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005192:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005194:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005198:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e5      	bne.n	8005172 <UART_DMAReceiveCplt+0x82>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80051a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051a8:	2220      	movs	r2, #32
 80051aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d118      	bne.n	80051e8 <UART_DMAReceiveCplt+0xf8>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	e853 3f00 	ldrex	r3, [r3]
 80051c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f023 0310 	bic.w	r3, r3, #16
 80051ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	461a      	mov	r2, r3
 80051d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051d4:	61bb      	str	r3, [r7, #24]
 80051d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d8:	6979      	ldr	r1, [r7, #20]
 80051da:	69ba      	ldr	r2, [r7, #24]
 80051dc:	e841 2300 	strex	r3, r2, [r1]
 80051e0:	613b      	str	r3, [r7, #16]
   return(result);
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1e6      	bne.n	80051b6 <UART_DMAReceiveCplt+0xc6>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051ea:	2200      	movs	r2, #0
 80051ec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d11e      	bne.n	8005234 <UART_DMAReceiveCplt+0x144>
  {
    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 8005200:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005202:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005206:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800520a:	429a      	cmp	r2, r3
 800520c:	d204      	bcs.n	8005218 <UART_DMAReceiveCplt+0x128>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800520e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005210:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8005214:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005218:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800521a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800521e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005220:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005224:	b29b      	uxth	r3, r3
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	b29b      	uxth	r3, r3
 800522a:	4619      	mov	r1, r3
 800522c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800522e:	f7fb facf 	bl	80007d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005232:	e002      	b.n	800523a <UART_DMAReceiveCplt+0x14a>
    HAL_UART_RxCpltCallback(huart);
 8005234:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005236:	f7ff f9ad 	bl	8004594 <HAL_UART_RxCpltCallback>
}
 800523a:	bf00      	nop
 800523c:	3770      	adds	r7, #112	@ 0x70
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b084      	sub	sp, #16
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800524e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2201      	movs	r2, #1
 8005254:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800525a:	2b01      	cmp	r3, #1
 800525c:	d123      	bne.n	80052a6 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005264:	085b      	lsrs	r3, r3, #1
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800527c:	897a      	ldrh	r2, [r7, #10]
 800527e:	429a      	cmp	r2, r3
 8005280:	d803      	bhi.n	800528a <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	897a      	ldrh	r2, [r7, #10]
 8005286:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005296:	b29b      	uxth	r3, r3
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	b29b      	uxth	r3, r3
 800529c:	4619      	mov	r1, r3
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f7fb fa96 	bl	80007d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80052a4:	e002      	b.n	80052ac <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f7ff f97e 	bl	80045a8 <HAL_UART_RxHalfCpltCallback>
}
 80052ac:	bf00      	nop
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052c6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052da:	2b80      	cmp	r3, #128	@ 0x80
 80052dc:	d105      	bne.n	80052ea <UART_DMAError+0x36>
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	2b21      	cmp	r3, #33	@ 0x21
 80052e2:	d102      	bne.n	80052ea <UART_DMAError+0x36>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 80052e4:	6978      	ldr	r0, [r7, #20]
 80052e6:	f7ff fe79 	bl	8004fdc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f4:	2b40      	cmp	r3, #64	@ 0x40
 80052f6:	d105      	bne.n	8005304 <UART_DMAError+0x50>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2b22      	cmp	r3, #34	@ 0x22
 80052fc:	d102      	bne.n	8005304 <UART_DMAError+0x50>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 80052fe:	6978      	ldr	r0, [r7, #20]
 8005300:	f7ff fe92 	bl	8005028 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800530a:	f043 0210 	orr.w	r2, r3, #16
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005314:	6978      	ldr	r0, [r7, #20]
 8005316:	f7fb fa91 	bl	800083c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800531a:	bf00      	nop
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b084      	sub	sp, #16
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f7fb fa83 	bl	800083c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005336:	bf00      	nop
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800533e:	b580      	push	{r7, lr}
 8005340:	b088      	sub	sp, #32
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	e853 3f00 	ldrex	r3, [r3]
 8005352:	60bb      	str	r3, [r7, #8]
   return(result);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800535a:	61fb      	str	r3, [r7, #28]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	461a      	mov	r2, r3
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	61bb      	str	r3, [r7, #24]
 8005366:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005368:	6979      	ldr	r1, [r7, #20]
 800536a:	69ba      	ldr	r2, [r7, #24]
 800536c:	e841 2300 	strex	r3, r2, [r1]
 8005370:	613b      	str	r3, [r7, #16]
   return(result);
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1e6      	bne.n	8005346 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2220      	movs	r2, #32
 800537c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f7ff f8fb 	bl	8004580 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800538a:	bf00      	nop
 800538c:	3720      	adds	r7, #32
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800539a:	bf00      	nop
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b08c      	sub	sp, #48	@ 0x30
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	4613      	mov	r3, r2
 80053b2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053ba:	2b20      	cmp	r3, #32
 80053bc:	d142      	bne.n	8005444 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d002      	beq.n	80053ca <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80053c4:	88fb      	ldrh	r3, [r7, #6]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d101      	bne.n	80053ce <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e03b      	b.n	8005446 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2201      	movs	r2, #1
 80053d2:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80053da:	88fb      	ldrh	r3, [r7, #6]
 80053dc:	461a      	mov	r2, r3
 80053de:	68b9      	ldr	r1, [r7, #8]
 80053e0:	68f8      	ldr	r0, [r7, #12]
 80053e2:	f7ff fd5b 	bl	8004e9c <UART_Start_Receive_DMA>
 80053e6:	4603      	mov	r3, r0
 80053e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80053ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d124      	bne.n	800543e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d11d      	bne.n	8005438 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2210      	movs	r2, #16
 8005402:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	e853 3f00 	ldrex	r3, [r3]
 8005410:	617b      	str	r3, [r7, #20]
   return(result);
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f043 0310 	orr.w	r3, r3, #16
 8005418:	62bb      	str	r3, [r7, #40]	@ 0x28
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005422:	627b      	str	r3, [r7, #36]	@ 0x24
 8005424:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005426:	6a39      	ldr	r1, [r7, #32]
 8005428:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800542a:	e841 2300 	strex	r3, r2, [r1]
 800542e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1e6      	bne.n	8005404 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8005436:	e002      	b.n	800543e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800543e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005442:	e000      	b.n	8005446 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005444:	2302      	movs	r3, #2
  }
}
 8005446:	4618      	mov	r0, r3
 8005448:	3730      	adds	r7, #48	@ 0x30
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
	...

08005450 <siprintf>:
 8005450:	b40e      	push	{r1, r2, r3}
 8005452:	b510      	push	{r4, lr}
 8005454:	b09d      	sub	sp, #116	@ 0x74
 8005456:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005458:	9002      	str	r0, [sp, #8]
 800545a:	9006      	str	r0, [sp, #24]
 800545c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005460:	480a      	ldr	r0, [pc, #40]	@ (800548c <siprintf+0x3c>)
 8005462:	9107      	str	r1, [sp, #28]
 8005464:	9104      	str	r1, [sp, #16]
 8005466:	490a      	ldr	r1, [pc, #40]	@ (8005490 <siprintf+0x40>)
 8005468:	f853 2b04 	ldr.w	r2, [r3], #4
 800546c:	9105      	str	r1, [sp, #20]
 800546e:	2400      	movs	r4, #0
 8005470:	a902      	add	r1, sp, #8
 8005472:	6800      	ldr	r0, [r0, #0]
 8005474:	9301      	str	r3, [sp, #4]
 8005476:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005478:	f000 f9aa 	bl	80057d0 <_svfiprintf_r>
 800547c:	9b02      	ldr	r3, [sp, #8]
 800547e:	701c      	strb	r4, [r3, #0]
 8005480:	b01d      	add	sp, #116	@ 0x74
 8005482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005486:	b003      	add	sp, #12
 8005488:	4770      	bx	lr
 800548a:	bf00      	nop
 800548c:	2000000c 	.word	0x2000000c
 8005490:	ffff0208 	.word	0xffff0208

08005494 <memset>:
 8005494:	4402      	add	r2, r0
 8005496:	4603      	mov	r3, r0
 8005498:	4293      	cmp	r3, r2
 800549a:	d100      	bne.n	800549e <memset+0xa>
 800549c:	4770      	bx	lr
 800549e:	f803 1b01 	strb.w	r1, [r3], #1
 80054a2:	e7f9      	b.n	8005498 <memset+0x4>

080054a4 <strstr>:
 80054a4:	780a      	ldrb	r2, [r1, #0]
 80054a6:	b570      	push	{r4, r5, r6, lr}
 80054a8:	b96a      	cbnz	r2, 80054c6 <strstr+0x22>
 80054aa:	bd70      	pop	{r4, r5, r6, pc}
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d109      	bne.n	80054c4 <strstr+0x20>
 80054b0:	460c      	mov	r4, r1
 80054b2:	4605      	mov	r5, r0
 80054b4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0f6      	beq.n	80054aa <strstr+0x6>
 80054bc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80054c0:	429e      	cmp	r6, r3
 80054c2:	d0f7      	beq.n	80054b4 <strstr+0x10>
 80054c4:	3001      	adds	r0, #1
 80054c6:	7803      	ldrb	r3, [r0, #0]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1ef      	bne.n	80054ac <strstr+0x8>
 80054cc:	4618      	mov	r0, r3
 80054ce:	e7ec      	b.n	80054aa <strstr+0x6>

080054d0 <__errno>:
 80054d0:	4b01      	ldr	r3, [pc, #4]	@ (80054d8 <__errno+0x8>)
 80054d2:	6818      	ldr	r0, [r3, #0]
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	2000000c 	.word	0x2000000c

080054dc <__libc_init_array>:
 80054dc:	b570      	push	{r4, r5, r6, lr}
 80054de:	4d0d      	ldr	r5, [pc, #52]	@ (8005514 <__libc_init_array+0x38>)
 80054e0:	4c0d      	ldr	r4, [pc, #52]	@ (8005518 <__libc_init_array+0x3c>)
 80054e2:	1b64      	subs	r4, r4, r5
 80054e4:	10a4      	asrs	r4, r4, #2
 80054e6:	2600      	movs	r6, #0
 80054e8:	42a6      	cmp	r6, r4
 80054ea:	d109      	bne.n	8005500 <__libc_init_array+0x24>
 80054ec:	4d0b      	ldr	r5, [pc, #44]	@ (800551c <__libc_init_array+0x40>)
 80054ee:	4c0c      	ldr	r4, [pc, #48]	@ (8005520 <__libc_init_array+0x44>)
 80054f0:	f000 fc64 	bl	8005dbc <_init>
 80054f4:	1b64      	subs	r4, r4, r5
 80054f6:	10a4      	asrs	r4, r4, #2
 80054f8:	2600      	movs	r6, #0
 80054fa:	42a6      	cmp	r6, r4
 80054fc:	d105      	bne.n	800550a <__libc_init_array+0x2e>
 80054fe:	bd70      	pop	{r4, r5, r6, pc}
 8005500:	f855 3b04 	ldr.w	r3, [r5], #4
 8005504:	4798      	blx	r3
 8005506:	3601      	adds	r6, #1
 8005508:	e7ee      	b.n	80054e8 <__libc_init_array+0xc>
 800550a:	f855 3b04 	ldr.w	r3, [r5], #4
 800550e:	4798      	blx	r3
 8005510:	3601      	adds	r6, #1
 8005512:	e7f2      	b.n	80054fa <__libc_init_array+0x1e>
 8005514:	080061f4 	.word	0x080061f4
 8005518:	080061f4 	.word	0x080061f4
 800551c:	080061f4 	.word	0x080061f4
 8005520:	080061f8 	.word	0x080061f8

08005524 <__retarget_lock_acquire_recursive>:
 8005524:	4770      	bx	lr

08005526 <__retarget_lock_release_recursive>:
 8005526:	4770      	bx	lr

08005528 <_free_r>:
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4605      	mov	r5, r0
 800552c:	2900      	cmp	r1, #0
 800552e:	d041      	beq.n	80055b4 <_free_r+0x8c>
 8005530:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005534:	1f0c      	subs	r4, r1, #4
 8005536:	2b00      	cmp	r3, #0
 8005538:	bfb8      	it	lt
 800553a:	18e4      	addlt	r4, r4, r3
 800553c:	f000 f8e0 	bl	8005700 <__malloc_lock>
 8005540:	4a1d      	ldr	r2, [pc, #116]	@ (80055b8 <_free_r+0x90>)
 8005542:	6813      	ldr	r3, [r2, #0]
 8005544:	b933      	cbnz	r3, 8005554 <_free_r+0x2c>
 8005546:	6063      	str	r3, [r4, #4]
 8005548:	6014      	str	r4, [r2, #0]
 800554a:	4628      	mov	r0, r5
 800554c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005550:	f000 b8dc 	b.w	800570c <__malloc_unlock>
 8005554:	42a3      	cmp	r3, r4
 8005556:	d908      	bls.n	800556a <_free_r+0x42>
 8005558:	6820      	ldr	r0, [r4, #0]
 800555a:	1821      	adds	r1, r4, r0
 800555c:	428b      	cmp	r3, r1
 800555e:	bf01      	itttt	eq
 8005560:	6819      	ldreq	r1, [r3, #0]
 8005562:	685b      	ldreq	r3, [r3, #4]
 8005564:	1809      	addeq	r1, r1, r0
 8005566:	6021      	streq	r1, [r4, #0]
 8005568:	e7ed      	b.n	8005546 <_free_r+0x1e>
 800556a:	461a      	mov	r2, r3
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	b10b      	cbz	r3, 8005574 <_free_r+0x4c>
 8005570:	42a3      	cmp	r3, r4
 8005572:	d9fa      	bls.n	800556a <_free_r+0x42>
 8005574:	6811      	ldr	r1, [r2, #0]
 8005576:	1850      	adds	r0, r2, r1
 8005578:	42a0      	cmp	r0, r4
 800557a:	d10b      	bne.n	8005594 <_free_r+0x6c>
 800557c:	6820      	ldr	r0, [r4, #0]
 800557e:	4401      	add	r1, r0
 8005580:	1850      	adds	r0, r2, r1
 8005582:	4283      	cmp	r3, r0
 8005584:	6011      	str	r1, [r2, #0]
 8005586:	d1e0      	bne.n	800554a <_free_r+0x22>
 8005588:	6818      	ldr	r0, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	6053      	str	r3, [r2, #4]
 800558e:	4408      	add	r0, r1
 8005590:	6010      	str	r0, [r2, #0]
 8005592:	e7da      	b.n	800554a <_free_r+0x22>
 8005594:	d902      	bls.n	800559c <_free_r+0x74>
 8005596:	230c      	movs	r3, #12
 8005598:	602b      	str	r3, [r5, #0]
 800559a:	e7d6      	b.n	800554a <_free_r+0x22>
 800559c:	6820      	ldr	r0, [r4, #0]
 800559e:	1821      	adds	r1, r4, r0
 80055a0:	428b      	cmp	r3, r1
 80055a2:	bf04      	itt	eq
 80055a4:	6819      	ldreq	r1, [r3, #0]
 80055a6:	685b      	ldreq	r3, [r3, #4]
 80055a8:	6063      	str	r3, [r4, #4]
 80055aa:	bf04      	itt	eq
 80055ac:	1809      	addeq	r1, r1, r0
 80055ae:	6021      	streq	r1, [r4, #0]
 80055b0:	6054      	str	r4, [r2, #4]
 80055b2:	e7ca      	b.n	800554a <_free_r+0x22>
 80055b4:	bd38      	pop	{r3, r4, r5, pc}
 80055b6:	bf00      	nop
 80055b8:	2000c654 	.word	0x2000c654

080055bc <sbrk_aligned>:
 80055bc:	b570      	push	{r4, r5, r6, lr}
 80055be:	4e0f      	ldr	r6, [pc, #60]	@ (80055fc <sbrk_aligned+0x40>)
 80055c0:	460c      	mov	r4, r1
 80055c2:	6831      	ldr	r1, [r6, #0]
 80055c4:	4605      	mov	r5, r0
 80055c6:	b911      	cbnz	r1, 80055ce <sbrk_aligned+0x12>
 80055c8:	f000 fba4 	bl	8005d14 <_sbrk_r>
 80055cc:	6030      	str	r0, [r6, #0]
 80055ce:	4621      	mov	r1, r4
 80055d0:	4628      	mov	r0, r5
 80055d2:	f000 fb9f 	bl	8005d14 <_sbrk_r>
 80055d6:	1c43      	adds	r3, r0, #1
 80055d8:	d103      	bne.n	80055e2 <sbrk_aligned+0x26>
 80055da:	f04f 34ff 	mov.w	r4, #4294967295
 80055de:	4620      	mov	r0, r4
 80055e0:	bd70      	pop	{r4, r5, r6, pc}
 80055e2:	1cc4      	adds	r4, r0, #3
 80055e4:	f024 0403 	bic.w	r4, r4, #3
 80055e8:	42a0      	cmp	r0, r4
 80055ea:	d0f8      	beq.n	80055de <sbrk_aligned+0x22>
 80055ec:	1a21      	subs	r1, r4, r0
 80055ee:	4628      	mov	r0, r5
 80055f0:	f000 fb90 	bl	8005d14 <_sbrk_r>
 80055f4:	3001      	adds	r0, #1
 80055f6:	d1f2      	bne.n	80055de <sbrk_aligned+0x22>
 80055f8:	e7ef      	b.n	80055da <sbrk_aligned+0x1e>
 80055fa:	bf00      	nop
 80055fc:	2000c650 	.word	0x2000c650

08005600 <_malloc_r>:
 8005600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005604:	1ccd      	adds	r5, r1, #3
 8005606:	f025 0503 	bic.w	r5, r5, #3
 800560a:	3508      	adds	r5, #8
 800560c:	2d0c      	cmp	r5, #12
 800560e:	bf38      	it	cc
 8005610:	250c      	movcc	r5, #12
 8005612:	2d00      	cmp	r5, #0
 8005614:	4606      	mov	r6, r0
 8005616:	db01      	blt.n	800561c <_malloc_r+0x1c>
 8005618:	42a9      	cmp	r1, r5
 800561a:	d904      	bls.n	8005626 <_malloc_r+0x26>
 800561c:	230c      	movs	r3, #12
 800561e:	6033      	str	r3, [r6, #0]
 8005620:	2000      	movs	r0, #0
 8005622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005626:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80056fc <_malloc_r+0xfc>
 800562a:	f000 f869 	bl	8005700 <__malloc_lock>
 800562e:	f8d8 3000 	ldr.w	r3, [r8]
 8005632:	461c      	mov	r4, r3
 8005634:	bb44      	cbnz	r4, 8005688 <_malloc_r+0x88>
 8005636:	4629      	mov	r1, r5
 8005638:	4630      	mov	r0, r6
 800563a:	f7ff ffbf 	bl	80055bc <sbrk_aligned>
 800563e:	1c43      	adds	r3, r0, #1
 8005640:	4604      	mov	r4, r0
 8005642:	d158      	bne.n	80056f6 <_malloc_r+0xf6>
 8005644:	f8d8 4000 	ldr.w	r4, [r8]
 8005648:	4627      	mov	r7, r4
 800564a:	2f00      	cmp	r7, #0
 800564c:	d143      	bne.n	80056d6 <_malloc_r+0xd6>
 800564e:	2c00      	cmp	r4, #0
 8005650:	d04b      	beq.n	80056ea <_malloc_r+0xea>
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	4639      	mov	r1, r7
 8005656:	4630      	mov	r0, r6
 8005658:	eb04 0903 	add.w	r9, r4, r3
 800565c:	f000 fb5a 	bl	8005d14 <_sbrk_r>
 8005660:	4581      	cmp	r9, r0
 8005662:	d142      	bne.n	80056ea <_malloc_r+0xea>
 8005664:	6821      	ldr	r1, [r4, #0]
 8005666:	1a6d      	subs	r5, r5, r1
 8005668:	4629      	mov	r1, r5
 800566a:	4630      	mov	r0, r6
 800566c:	f7ff ffa6 	bl	80055bc <sbrk_aligned>
 8005670:	3001      	adds	r0, #1
 8005672:	d03a      	beq.n	80056ea <_malloc_r+0xea>
 8005674:	6823      	ldr	r3, [r4, #0]
 8005676:	442b      	add	r3, r5
 8005678:	6023      	str	r3, [r4, #0]
 800567a:	f8d8 3000 	ldr.w	r3, [r8]
 800567e:	685a      	ldr	r2, [r3, #4]
 8005680:	bb62      	cbnz	r2, 80056dc <_malloc_r+0xdc>
 8005682:	f8c8 7000 	str.w	r7, [r8]
 8005686:	e00f      	b.n	80056a8 <_malloc_r+0xa8>
 8005688:	6822      	ldr	r2, [r4, #0]
 800568a:	1b52      	subs	r2, r2, r5
 800568c:	d420      	bmi.n	80056d0 <_malloc_r+0xd0>
 800568e:	2a0b      	cmp	r2, #11
 8005690:	d917      	bls.n	80056c2 <_malloc_r+0xc2>
 8005692:	1961      	adds	r1, r4, r5
 8005694:	42a3      	cmp	r3, r4
 8005696:	6025      	str	r5, [r4, #0]
 8005698:	bf18      	it	ne
 800569a:	6059      	strne	r1, [r3, #4]
 800569c:	6863      	ldr	r3, [r4, #4]
 800569e:	bf08      	it	eq
 80056a0:	f8c8 1000 	streq.w	r1, [r8]
 80056a4:	5162      	str	r2, [r4, r5]
 80056a6:	604b      	str	r3, [r1, #4]
 80056a8:	4630      	mov	r0, r6
 80056aa:	f000 f82f 	bl	800570c <__malloc_unlock>
 80056ae:	f104 000b 	add.w	r0, r4, #11
 80056b2:	1d23      	adds	r3, r4, #4
 80056b4:	f020 0007 	bic.w	r0, r0, #7
 80056b8:	1ac2      	subs	r2, r0, r3
 80056ba:	bf1c      	itt	ne
 80056bc:	1a1b      	subne	r3, r3, r0
 80056be:	50a3      	strne	r3, [r4, r2]
 80056c0:	e7af      	b.n	8005622 <_malloc_r+0x22>
 80056c2:	6862      	ldr	r2, [r4, #4]
 80056c4:	42a3      	cmp	r3, r4
 80056c6:	bf0c      	ite	eq
 80056c8:	f8c8 2000 	streq.w	r2, [r8]
 80056cc:	605a      	strne	r2, [r3, #4]
 80056ce:	e7eb      	b.n	80056a8 <_malloc_r+0xa8>
 80056d0:	4623      	mov	r3, r4
 80056d2:	6864      	ldr	r4, [r4, #4]
 80056d4:	e7ae      	b.n	8005634 <_malloc_r+0x34>
 80056d6:	463c      	mov	r4, r7
 80056d8:	687f      	ldr	r7, [r7, #4]
 80056da:	e7b6      	b.n	800564a <_malloc_r+0x4a>
 80056dc:	461a      	mov	r2, r3
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	42a3      	cmp	r3, r4
 80056e2:	d1fb      	bne.n	80056dc <_malloc_r+0xdc>
 80056e4:	2300      	movs	r3, #0
 80056e6:	6053      	str	r3, [r2, #4]
 80056e8:	e7de      	b.n	80056a8 <_malloc_r+0xa8>
 80056ea:	230c      	movs	r3, #12
 80056ec:	6033      	str	r3, [r6, #0]
 80056ee:	4630      	mov	r0, r6
 80056f0:	f000 f80c 	bl	800570c <__malloc_unlock>
 80056f4:	e794      	b.n	8005620 <_malloc_r+0x20>
 80056f6:	6005      	str	r5, [r0, #0]
 80056f8:	e7d6      	b.n	80056a8 <_malloc_r+0xa8>
 80056fa:	bf00      	nop
 80056fc:	2000c654 	.word	0x2000c654

08005700 <__malloc_lock>:
 8005700:	4801      	ldr	r0, [pc, #4]	@ (8005708 <__malloc_lock+0x8>)
 8005702:	f7ff bf0f 	b.w	8005524 <__retarget_lock_acquire_recursive>
 8005706:	bf00      	nop
 8005708:	2000c64c 	.word	0x2000c64c

0800570c <__malloc_unlock>:
 800570c:	4801      	ldr	r0, [pc, #4]	@ (8005714 <__malloc_unlock+0x8>)
 800570e:	f7ff bf0a 	b.w	8005526 <__retarget_lock_release_recursive>
 8005712:	bf00      	nop
 8005714:	2000c64c 	.word	0x2000c64c

08005718 <__ssputs_r>:
 8005718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800571c:	688e      	ldr	r6, [r1, #8]
 800571e:	461f      	mov	r7, r3
 8005720:	42be      	cmp	r6, r7
 8005722:	680b      	ldr	r3, [r1, #0]
 8005724:	4682      	mov	sl, r0
 8005726:	460c      	mov	r4, r1
 8005728:	4690      	mov	r8, r2
 800572a:	d82d      	bhi.n	8005788 <__ssputs_r+0x70>
 800572c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005730:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005734:	d026      	beq.n	8005784 <__ssputs_r+0x6c>
 8005736:	6965      	ldr	r5, [r4, #20]
 8005738:	6909      	ldr	r1, [r1, #16]
 800573a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800573e:	eba3 0901 	sub.w	r9, r3, r1
 8005742:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005746:	1c7b      	adds	r3, r7, #1
 8005748:	444b      	add	r3, r9
 800574a:	106d      	asrs	r5, r5, #1
 800574c:	429d      	cmp	r5, r3
 800574e:	bf38      	it	cc
 8005750:	461d      	movcc	r5, r3
 8005752:	0553      	lsls	r3, r2, #21
 8005754:	d527      	bpl.n	80057a6 <__ssputs_r+0x8e>
 8005756:	4629      	mov	r1, r5
 8005758:	f7ff ff52 	bl	8005600 <_malloc_r>
 800575c:	4606      	mov	r6, r0
 800575e:	b360      	cbz	r0, 80057ba <__ssputs_r+0xa2>
 8005760:	6921      	ldr	r1, [r4, #16]
 8005762:	464a      	mov	r2, r9
 8005764:	f000 fae6 	bl	8005d34 <memcpy>
 8005768:	89a3      	ldrh	r3, [r4, #12]
 800576a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800576e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005772:	81a3      	strh	r3, [r4, #12]
 8005774:	6126      	str	r6, [r4, #16]
 8005776:	6165      	str	r5, [r4, #20]
 8005778:	444e      	add	r6, r9
 800577a:	eba5 0509 	sub.w	r5, r5, r9
 800577e:	6026      	str	r6, [r4, #0]
 8005780:	60a5      	str	r5, [r4, #8]
 8005782:	463e      	mov	r6, r7
 8005784:	42be      	cmp	r6, r7
 8005786:	d900      	bls.n	800578a <__ssputs_r+0x72>
 8005788:	463e      	mov	r6, r7
 800578a:	6820      	ldr	r0, [r4, #0]
 800578c:	4632      	mov	r2, r6
 800578e:	4641      	mov	r1, r8
 8005790:	f000 faa6 	bl	8005ce0 <memmove>
 8005794:	68a3      	ldr	r3, [r4, #8]
 8005796:	1b9b      	subs	r3, r3, r6
 8005798:	60a3      	str	r3, [r4, #8]
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	4433      	add	r3, r6
 800579e:	6023      	str	r3, [r4, #0]
 80057a0:	2000      	movs	r0, #0
 80057a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057a6:	462a      	mov	r2, r5
 80057a8:	f000 fad2 	bl	8005d50 <_realloc_r>
 80057ac:	4606      	mov	r6, r0
 80057ae:	2800      	cmp	r0, #0
 80057b0:	d1e0      	bne.n	8005774 <__ssputs_r+0x5c>
 80057b2:	6921      	ldr	r1, [r4, #16]
 80057b4:	4650      	mov	r0, sl
 80057b6:	f7ff feb7 	bl	8005528 <_free_r>
 80057ba:	230c      	movs	r3, #12
 80057bc:	f8ca 3000 	str.w	r3, [sl]
 80057c0:	89a3      	ldrh	r3, [r4, #12]
 80057c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057c6:	81a3      	strh	r3, [r4, #12]
 80057c8:	f04f 30ff 	mov.w	r0, #4294967295
 80057cc:	e7e9      	b.n	80057a2 <__ssputs_r+0x8a>
	...

080057d0 <_svfiprintf_r>:
 80057d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d4:	4698      	mov	r8, r3
 80057d6:	898b      	ldrh	r3, [r1, #12]
 80057d8:	061b      	lsls	r3, r3, #24
 80057da:	b09d      	sub	sp, #116	@ 0x74
 80057dc:	4607      	mov	r7, r0
 80057de:	460d      	mov	r5, r1
 80057e0:	4614      	mov	r4, r2
 80057e2:	d510      	bpl.n	8005806 <_svfiprintf_r+0x36>
 80057e4:	690b      	ldr	r3, [r1, #16]
 80057e6:	b973      	cbnz	r3, 8005806 <_svfiprintf_r+0x36>
 80057e8:	2140      	movs	r1, #64	@ 0x40
 80057ea:	f7ff ff09 	bl	8005600 <_malloc_r>
 80057ee:	6028      	str	r0, [r5, #0]
 80057f0:	6128      	str	r0, [r5, #16]
 80057f2:	b930      	cbnz	r0, 8005802 <_svfiprintf_r+0x32>
 80057f4:	230c      	movs	r3, #12
 80057f6:	603b      	str	r3, [r7, #0]
 80057f8:	f04f 30ff 	mov.w	r0, #4294967295
 80057fc:	b01d      	add	sp, #116	@ 0x74
 80057fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005802:	2340      	movs	r3, #64	@ 0x40
 8005804:	616b      	str	r3, [r5, #20]
 8005806:	2300      	movs	r3, #0
 8005808:	9309      	str	r3, [sp, #36]	@ 0x24
 800580a:	2320      	movs	r3, #32
 800580c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005810:	f8cd 800c 	str.w	r8, [sp, #12]
 8005814:	2330      	movs	r3, #48	@ 0x30
 8005816:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80059b4 <_svfiprintf_r+0x1e4>
 800581a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800581e:	f04f 0901 	mov.w	r9, #1
 8005822:	4623      	mov	r3, r4
 8005824:	469a      	mov	sl, r3
 8005826:	f813 2b01 	ldrb.w	r2, [r3], #1
 800582a:	b10a      	cbz	r2, 8005830 <_svfiprintf_r+0x60>
 800582c:	2a25      	cmp	r2, #37	@ 0x25
 800582e:	d1f9      	bne.n	8005824 <_svfiprintf_r+0x54>
 8005830:	ebba 0b04 	subs.w	fp, sl, r4
 8005834:	d00b      	beq.n	800584e <_svfiprintf_r+0x7e>
 8005836:	465b      	mov	r3, fp
 8005838:	4622      	mov	r2, r4
 800583a:	4629      	mov	r1, r5
 800583c:	4638      	mov	r0, r7
 800583e:	f7ff ff6b 	bl	8005718 <__ssputs_r>
 8005842:	3001      	adds	r0, #1
 8005844:	f000 80a7 	beq.w	8005996 <_svfiprintf_r+0x1c6>
 8005848:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800584a:	445a      	add	r2, fp
 800584c:	9209      	str	r2, [sp, #36]	@ 0x24
 800584e:	f89a 3000 	ldrb.w	r3, [sl]
 8005852:	2b00      	cmp	r3, #0
 8005854:	f000 809f 	beq.w	8005996 <_svfiprintf_r+0x1c6>
 8005858:	2300      	movs	r3, #0
 800585a:	f04f 32ff 	mov.w	r2, #4294967295
 800585e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005862:	f10a 0a01 	add.w	sl, sl, #1
 8005866:	9304      	str	r3, [sp, #16]
 8005868:	9307      	str	r3, [sp, #28]
 800586a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800586e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005870:	4654      	mov	r4, sl
 8005872:	2205      	movs	r2, #5
 8005874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005878:	484e      	ldr	r0, [pc, #312]	@ (80059b4 <_svfiprintf_r+0x1e4>)
 800587a:	f7fa fcb1 	bl	80001e0 <memchr>
 800587e:	9a04      	ldr	r2, [sp, #16]
 8005880:	b9d8      	cbnz	r0, 80058ba <_svfiprintf_r+0xea>
 8005882:	06d0      	lsls	r0, r2, #27
 8005884:	bf44      	itt	mi
 8005886:	2320      	movmi	r3, #32
 8005888:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800588c:	0711      	lsls	r1, r2, #28
 800588e:	bf44      	itt	mi
 8005890:	232b      	movmi	r3, #43	@ 0x2b
 8005892:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005896:	f89a 3000 	ldrb.w	r3, [sl]
 800589a:	2b2a      	cmp	r3, #42	@ 0x2a
 800589c:	d015      	beq.n	80058ca <_svfiprintf_r+0xfa>
 800589e:	9a07      	ldr	r2, [sp, #28]
 80058a0:	4654      	mov	r4, sl
 80058a2:	2000      	movs	r0, #0
 80058a4:	f04f 0c0a 	mov.w	ip, #10
 80058a8:	4621      	mov	r1, r4
 80058aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058ae:	3b30      	subs	r3, #48	@ 0x30
 80058b0:	2b09      	cmp	r3, #9
 80058b2:	d94b      	bls.n	800594c <_svfiprintf_r+0x17c>
 80058b4:	b1b0      	cbz	r0, 80058e4 <_svfiprintf_r+0x114>
 80058b6:	9207      	str	r2, [sp, #28]
 80058b8:	e014      	b.n	80058e4 <_svfiprintf_r+0x114>
 80058ba:	eba0 0308 	sub.w	r3, r0, r8
 80058be:	fa09 f303 	lsl.w	r3, r9, r3
 80058c2:	4313      	orrs	r3, r2
 80058c4:	9304      	str	r3, [sp, #16]
 80058c6:	46a2      	mov	sl, r4
 80058c8:	e7d2      	b.n	8005870 <_svfiprintf_r+0xa0>
 80058ca:	9b03      	ldr	r3, [sp, #12]
 80058cc:	1d19      	adds	r1, r3, #4
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	9103      	str	r1, [sp, #12]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	bfbb      	ittet	lt
 80058d6:	425b      	neglt	r3, r3
 80058d8:	f042 0202 	orrlt.w	r2, r2, #2
 80058dc:	9307      	strge	r3, [sp, #28]
 80058de:	9307      	strlt	r3, [sp, #28]
 80058e0:	bfb8      	it	lt
 80058e2:	9204      	strlt	r2, [sp, #16]
 80058e4:	7823      	ldrb	r3, [r4, #0]
 80058e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80058e8:	d10a      	bne.n	8005900 <_svfiprintf_r+0x130>
 80058ea:	7863      	ldrb	r3, [r4, #1]
 80058ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80058ee:	d132      	bne.n	8005956 <_svfiprintf_r+0x186>
 80058f0:	9b03      	ldr	r3, [sp, #12]
 80058f2:	1d1a      	adds	r2, r3, #4
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	9203      	str	r2, [sp, #12]
 80058f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80058fc:	3402      	adds	r4, #2
 80058fe:	9305      	str	r3, [sp, #20]
 8005900:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80059c4 <_svfiprintf_r+0x1f4>
 8005904:	7821      	ldrb	r1, [r4, #0]
 8005906:	2203      	movs	r2, #3
 8005908:	4650      	mov	r0, sl
 800590a:	f7fa fc69 	bl	80001e0 <memchr>
 800590e:	b138      	cbz	r0, 8005920 <_svfiprintf_r+0x150>
 8005910:	9b04      	ldr	r3, [sp, #16]
 8005912:	eba0 000a 	sub.w	r0, r0, sl
 8005916:	2240      	movs	r2, #64	@ 0x40
 8005918:	4082      	lsls	r2, r0
 800591a:	4313      	orrs	r3, r2
 800591c:	3401      	adds	r4, #1
 800591e:	9304      	str	r3, [sp, #16]
 8005920:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005924:	4824      	ldr	r0, [pc, #144]	@ (80059b8 <_svfiprintf_r+0x1e8>)
 8005926:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800592a:	2206      	movs	r2, #6
 800592c:	f7fa fc58 	bl	80001e0 <memchr>
 8005930:	2800      	cmp	r0, #0
 8005932:	d036      	beq.n	80059a2 <_svfiprintf_r+0x1d2>
 8005934:	4b21      	ldr	r3, [pc, #132]	@ (80059bc <_svfiprintf_r+0x1ec>)
 8005936:	bb1b      	cbnz	r3, 8005980 <_svfiprintf_r+0x1b0>
 8005938:	9b03      	ldr	r3, [sp, #12]
 800593a:	3307      	adds	r3, #7
 800593c:	f023 0307 	bic.w	r3, r3, #7
 8005940:	3308      	adds	r3, #8
 8005942:	9303      	str	r3, [sp, #12]
 8005944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005946:	4433      	add	r3, r6
 8005948:	9309      	str	r3, [sp, #36]	@ 0x24
 800594a:	e76a      	b.n	8005822 <_svfiprintf_r+0x52>
 800594c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005950:	460c      	mov	r4, r1
 8005952:	2001      	movs	r0, #1
 8005954:	e7a8      	b.n	80058a8 <_svfiprintf_r+0xd8>
 8005956:	2300      	movs	r3, #0
 8005958:	3401      	adds	r4, #1
 800595a:	9305      	str	r3, [sp, #20]
 800595c:	4619      	mov	r1, r3
 800595e:	f04f 0c0a 	mov.w	ip, #10
 8005962:	4620      	mov	r0, r4
 8005964:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005968:	3a30      	subs	r2, #48	@ 0x30
 800596a:	2a09      	cmp	r2, #9
 800596c:	d903      	bls.n	8005976 <_svfiprintf_r+0x1a6>
 800596e:	2b00      	cmp	r3, #0
 8005970:	d0c6      	beq.n	8005900 <_svfiprintf_r+0x130>
 8005972:	9105      	str	r1, [sp, #20]
 8005974:	e7c4      	b.n	8005900 <_svfiprintf_r+0x130>
 8005976:	fb0c 2101 	mla	r1, ip, r1, r2
 800597a:	4604      	mov	r4, r0
 800597c:	2301      	movs	r3, #1
 800597e:	e7f0      	b.n	8005962 <_svfiprintf_r+0x192>
 8005980:	ab03      	add	r3, sp, #12
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	462a      	mov	r2, r5
 8005986:	4b0e      	ldr	r3, [pc, #56]	@ (80059c0 <_svfiprintf_r+0x1f0>)
 8005988:	a904      	add	r1, sp, #16
 800598a:	4638      	mov	r0, r7
 800598c:	f3af 8000 	nop.w
 8005990:	1c42      	adds	r2, r0, #1
 8005992:	4606      	mov	r6, r0
 8005994:	d1d6      	bne.n	8005944 <_svfiprintf_r+0x174>
 8005996:	89ab      	ldrh	r3, [r5, #12]
 8005998:	065b      	lsls	r3, r3, #25
 800599a:	f53f af2d 	bmi.w	80057f8 <_svfiprintf_r+0x28>
 800599e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059a0:	e72c      	b.n	80057fc <_svfiprintf_r+0x2c>
 80059a2:	ab03      	add	r3, sp, #12
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	462a      	mov	r2, r5
 80059a8:	4b05      	ldr	r3, [pc, #20]	@ (80059c0 <_svfiprintf_r+0x1f0>)
 80059aa:	a904      	add	r1, sp, #16
 80059ac:	4638      	mov	r0, r7
 80059ae:	f000 f879 	bl	8005aa4 <_printf_i>
 80059b2:	e7ed      	b.n	8005990 <_svfiprintf_r+0x1c0>
 80059b4:	080061b8 	.word	0x080061b8
 80059b8:	080061c2 	.word	0x080061c2
 80059bc:	00000000 	.word	0x00000000
 80059c0:	08005719 	.word	0x08005719
 80059c4:	080061be 	.word	0x080061be

080059c8 <_printf_common>:
 80059c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059cc:	4616      	mov	r6, r2
 80059ce:	4698      	mov	r8, r3
 80059d0:	688a      	ldr	r2, [r1, #8]
 80059d2:	690b      	ldr	r3, [r1, #16]
 80059d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059d8:	4293      	cmp	r3, r2
 80059da:	bfb8      	it	lt
 80059dc:	4613      	movlt	r3, r2
 80059de:	6033      	str	r3, [r6, #0]
 80059e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80059e4:	4607      	mov	r7, r0
 80059e6:	460c      	mov	r4, r1
 80059e8:	b10a      	cbz	r2, 80059ee <_printf_common+0x26>
 80059ea:	3301      	adds	r3, #1
 80059ec:	6033      	str	r3, [r6, #0]
 80059ee:	6823      	ldr	r3, [r4, #0]
 80059f0:	0699      	lsls	r1, r3, #26
 80059f2:	bf42      	ittt	mi
 80059f4:	6833      	ldrmi	r3, [r6, #0]
 80059f6:	3302      	addmi	r3, #2
 80059f8:	6033      	strmi	r3, [r6, #0]
 80059fa:	6825      	ldr	r5, [r4, #0]
 80059fc:	f015 0506 	ands.w	r5, r5, #6
 8005a00:	d106      	bne.n	8005a10 <_printf_common+0x48>
 8005a02:	f104 0a19 	add.w	sl, r4, #25
 8005a06:	68e3      	ldr	r3, [r4, #12]
 8005a08:	6832      	ldr	r2, [r6, #0]
 8005a0a:	1a9b      	subs	r3, r3, r2
 8005a0c:	42ab      	cmp	r3, r5
 8005a0e:	dc26      	bgt.n	8005a5e <_printf_common+0x96>
 8005a10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a14:	6822      	ldr	r2, [r4, #0]
 8005a16:	3b00      	subs	r3, #0
 8005a18:	bf18      	it	ne
 8005a1a:	2301      	movne	r3, #1
 8005a1c:	0692      	lsls	r2, r2, #26
 8005a1e:	d42b      	bmi.n	8005a78 <_printf_common+0xb0>
 8005a20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a24:	4641      	mov	r1, r8
 8005a26:	4638      	mov	r0, r7
 8005a28:	47c8      	blx	r9
 8005a2a:	3001      	adds	r0, #1
 8005a2c:	d01e      	beq.n	8005a6c <_printf_common+0xa4>
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	6922      	ldr	r2, [r4, #16]
 8005a32:	f003 0306 	and.w	r3, r3, #6
 8005a36:	2b04      	cmp	r3, #4
 8005a38:	bf02      	ittt	eq
 8005a3a:	68e5      	ldreq	r5, [r4, #12]
 8005a3c:	6833      	ldreq	r3, [r6, #0]
 8005a3e:	1aed      	subeq	r5, r5, r3
 8005a40:	68a3      	ldr	r3, [r4, #8]
 8005a42:	bf0c      	ite	eq
 8005a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a48:	2500      	movne	r5, #0
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	bfc4      	itt	gt
 8005a4e:	1a9b      	subgt	r3, r3, r2
 8005a50:	18ed      	addgt	r5, r5, r3
 8005a52:	2600      	movs	r6, #0
 8005a54:	341a      	adds	r4, #26
 8005a56:	42b5      	cmp	r5, r6
 8005a58:	d11a      	bne.n	8005a90 <_printf_common+0xc8>
 8005a5a:	2000      	movs	r0, #0
 8005a5c:	e008      	b.n	8005a70 <_printf_common+0xa8>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	4652      	mov	r2, sl
 8005a62:	4641      	mov	r1, r8
 8005a64:	4638      	mov	r0, r7
 8005a66:	47c8      	blx	r9
 8005a68:	3001      	adds	r0, #1
 8005a6a:	d103      	bne.n	8005a74 <_printf_common+0xac>
 8005a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a74:	3501      	adds	r5, #1
 8005a76:	e7c6      	b.n	8005a06 <_printf_common+0x3e>
 8005a78:	18e1      	adds	r1, r4, r3
 8005a7a:	1c5a      	adds	r2, r3, #1
 8005a7c:	2030      	movs	r0, #48	@ 0x30
 8005a7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a82:	4422      	add	r2, r4
 8005a84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a8c:	3302      	adds	r3, #2
 8005a8e:	e7c7      	b.n	8005a20 <_printf_common+0x58>
 8005a90:	2301      	movs	r3, #1
 8005a92:	4622      	mov	r2, r4
 8005a94:	4641      	mov	r1, r8
 8005a96:	4638      	mov	r0, r7
 8005a98:	47c8      	blx	r9
 8005a9a:	3001      	adds	r0, #1
 8005a9c:	d0e6      	beq.n	8005a6c <_printf_common+0xa4>
 8005a9e:	3601      	adds	r6, #1
 8005aa0:	e7d9      	b.n	8005a56 <_printf_common+0x8e>
	...

08005aa4 <_printf_i>:
 8005aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa8:	7e0f      	ldrb	r7, [r1, #24]
 8005aaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005aac:	2f78      	cmp	r7, #120	@ 0x78
 8005aae:	4691      	mov	r9, r2
 8005ab0:	4680      	mov	r8, r0
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	469a      	mov	sl, r3
 8005ab6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005aba:	d807      	bhi.n	8005acc <_printf_i+0x28>
 8005abc:	2f62      	cmp	r7, #98	@ 0x62
 8005abe:	d80a      	bhi.n	8005ad6 <_printf_i+0x32>
 8005ac0:	2f00      	cmp	r7, #0
 8005ac2:	f000 80d1 	beq.w	8005c68 <_printf_i+0x1c4>
 8005ac6:	2f58      	cmp	r7, #88	@ 0x58
 8005ac8:	f000 80b8 	beq.w	8005c3c <_printf_i+0x198>
 8005acc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ad0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ad4:	e03a      	b.n	8005b4c <_printf_i+0xa8>
 8005ad6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ada:	2b15      	cmp	r3, #21
 8005adc:	d8f6      	bhi.n	8005acc <_printf_i+0x28>
 8005ade:	a101      	add	r1, pc, #4	@ (adr r1, 8005ae4 <_printf_i+0x40>)
 8005ae0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ae4:	08005b3d 	.word	0x08005b3d
 8005ae8:	08005b51 	.word	0x08005b51
 8005aec:	08005acd 	.word	0x08005acd
 8005af0:	08005acd 	.word	0x08005acd
 8005af4:	08005acd 	.word	0x08005acd
 8005af8:	08005acd 	.word	0x08005acd
 8005afc:	08005b51 	.word	0x08005b51
 8005b00:	08005acd 	.word	0x08005acd
 8005b04:	08005acd 	.word	0x08005acd
 8005b08:	08005acd 	.word	0x08005acd
 8005b0c:	08005acd 	.word	0x08005acd
 8005b10:	08005c4f 	.word	0x08005c4f
 8005b14:	08005b7b 	.word	0x08005b7b
 8005b18:	08005c09 	.word	0x08005c09
 8005b1c:	08005acd 	.word	0x08005acd
 8005b20:	08005acd 	.word	0x08005acd
 8005b24:	08005c71 	.word	0x08005c71
 8005b28:	08005acd 	.word	0x08005acd
 8005b2c:	08005b7b 	.word	0x08005b7b
 8005b30:	08005acd 	.word	0x08005acd
 8005b34:	08005acd 	.word	0x08005acd
 8005b38:	08005c11 	.word	0x08005c11
 8005b3c:	6833      	ldr	r3, [r6, #0]
 8005b3e:	1d1a      	adds	r2, r3, #4
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6032      	str	r2, [r6, #0]
 8005b44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e09c      	b.n	8005c8a <_printf_i+0x1e6>
 8005b50:	6833      	ldr	r3, [r6, #0]
 8005b52:	6820      	ldr	r0, [r4, #0]
 8005b54:	1d19      	adds	r1, r3, #4
 8005b56:	6031      	str	r1, [r6, #0]
 8005b58:	0606      	lsls	r6, r0, #24
 8005b5a:	d501      	bpl.n	8005b60 <_printf_i+0xbc>
 8005b5c:	681d      	ldr	r5, [r3, #0]
 8005b5e:	e003      	b.n	8005b68 <_printf_i+0xc4>
 8005b60:	0645      	lsls	r5, r0, #25
 8005b62:	d5fb      	bpl.n	8005b5c <_printf_i+0xb8>
 8005b64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b68:	2d00      	cmp	r5, #0
 8005b6a:	da03      	bge.n	8005b74 <_printf_i+0xd0>
 8005b6c:	232d      	movs	r3, #45	@ 0x2d
 8005b6e:	426d      	negs	r5, r5
 8005b70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b74:	4858      	ldr	r0, [pc, #352]	@ (8005cd8 <_printf_i+0x234>)
 8005b76:	230a      	movs	r3, #10
 8005b78:	e011      	b.n	8005b9e <_printf_i+0xfa>
 8005b7a:	6821      	ldr	r1, [r4, #0]
 8005b7c:	6833      	ldr	r3, [r6, #0]
 8005b7e:	0608      	lsls	r0, r1, #24
 8005b80:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b84:	d402      	bmi.n	8005b8c <_printf_i+0xe8>
 8005b86:	0649      	lsls	r1, r1, #25
 8005b88:	bf48      	it	mi
 8005b8a:	b2ad      	uxthmi	r5, r5
 8005b8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b8e:	4852      	ldr	r0, [pc, #328]	@ (8005cd8 <_printf_i+0x234>)
 8005b90:	6033      	str	r3, [r6, #0]
 8005b92:	bf14      	ite	ne
 8005b94:	230a      	movne	r3, #10
 8005b96:	2308      	moveq	r3, #8
 8005b98:	2100      	movs	r1, #0
 8005b9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b9e:	6866      	ldr	r6, [r4, #4]
 8005ba0:	60a6      	str	r6, [r4, #8]
 8005ba2:	2e00      	cmp	r6, #0
 8005ba4:	db05      	blt.n	8005bb2 <_printf_i+0x10e>
 8005ba6:	6821      	ldr	r1, [r4, #0]
 8005ba8:	432e      	orrs	r6, r5
 8005baa:	f021 0104 	bic.w	r1, r1, #4
 8005bae:	6021      	str	r1, [r4, #0]
 8005bb0:	d04b      	beq.n	8005c4a <_printf_i+0x1a6>
 8005bb2:	4616      	mov	r6, r2
 8005bb4:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bb8:	fb03 5711 	mls	r7, r3, r1, r5
 8005bbc:	5dc7      	ldrb	r7, [r0, r7]
 8005bbe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005bc2:	462f      	mov	r7, r5
 8005bc4:	42bb      	cmp	r3, r7
 8005bc6:	460d      	mov	r5, r1
 8005bc8:	d9f4      	bls.n	8005bb4 <_printf_i+0x110>
 8005bca:	2b08      	cmp	r3, #8
 8005bcc:	d10b      	bne.n	8005be6 <_printf_i+0x142>
 8005bce:	6823      	ldr	r3, [r4, #0]
 8005bd0:	07df      	lsls	r7, r3, #31
 8005bd2:	d508      	bpl.n	8005be6 <_printf_i+0x142>
 8005bd4:	6923      	ldr	r3, [r4, #16]
 8005bd6:	6861      	ldr	r1, [r4, #4]
 8005bd8:	4299      	cmp	r1, r3
 8005bda:	bfde      	ittt	le
 8005bdc:	2330      	movle	r3, #48	@ 0x30
 8005bde:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005be2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005be6:	1b92      	subs	r2, r2, r6
 8005be8:	6122      	str	r2, [r4, #16]
 8005bea:	f8cd a000 	str.w	sl, [sp]
 8005bee:	464b      	mov	r3, r9
 8005bf0:	aa03      	add	r2, sp, #12
 8005bf2:	4621      	mov	r1, r4
 8005bf4:	4640      	mov	r0, r8
 8005bf6:	f7ff fee7 	bl	80059c8 <_printf_common>
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	d14a      	bne.n	8005c94 <_printf_i+0x1f0>
 8005bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8005c02:	b004      	add	sp, #16
 8005c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c08:	6823      	ldr	r3, [r4, #0]
 8005c0a:	f043 0320 	orr.w	r3, r3, #32
 8005c0e:	6023      	str	r3, [r4, #0]
 8005c10:	4832      	ldr	r0, [pc, #200]	@ (8005cdc <_printf_i+0x238>)
 8005c12:	2778      	movs	r7, #120	@ 0x78
 8005c14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c18:	6823      	ldr	r3, [r4, #0]
 8005c1a:	6831      	ldr	r1, [r6, #0]
 8005c1c:	061f      	lsls	r7, r3, #24
 8005c1e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c22:	d402      	bmi.n	8005c2a <_printf_i+0x186>
 8005c24:	065f      	lsls	r7, r3, #25
 8005c26:	bf48      	it	mi
 8005c28:	b2ad      	uxthmi	r5, r5
 8005c2a:	6031      	str	r1, [r6, #0]
 8005c2c:	07d9      	lsls	r1, r3, #31
 8005c2e:	bf44      	itt	mi
 8005c30:	f043 0320 	orrmi.w	r3, r3, #32
 8005c34:	6023      	strmi	r3, [r4, #0]
 8005c36:	b11d      	cbz	r5, 8005c40 <_printf_i+0x19c>
 8005c38:	2310      	movs	r3, #16
 8005c3a:	e7ad      	b.n	8005b98 <_printf_i+0xf4>
 8005c3c:	4826      	ldr	r0, [pc, #152]	@ (8005cd8 <_printf_i+0x234>)
 8005c3e:	e7e9      	b.n	8005c14 <_printf_i+0x170>
 8005c40:	6823      	ldr	r3, [r4, #0]
 8005c42:	f023 0320 	bic.w	r3, r3, #32
 8005c46:	6023      	str	r3, [r4, #0]
 8005c48:	e7f6      	b.n	8005c38 <_printf_i+0x194>
 8005c4a:	4616      	mov	r6, r2
 8005c4c:	e7bd      	b.n	8005bca <_printf_i+0x126>
 8005c4e:	6833      	ldr	r3, [r6, #0]
 8005c50:	6825      	ldr	r5, [r4, #0]
 8005c52:	6961      	ldr	r1, [r4, #20]
 8005c54:	1d18      	adds	r0, r3, #4
 8005c56:	6030      	str	r0, [r6, #0]
 8005c58:	062e      	lsls	r6, r5, #24
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	d501      	bpl.n	8005c62 <_printf_i+0x1be>
 8005c5e:	6019      	str	r1, [r3, #0]
 8005c60:	e002      	b.n	8005c68 <_printf_i+0x1c4>
 8005c62:	0668      	lsls	r0, r5, #25
 8005c64:	d5fb      	bpl.n	8005c5e <_printf_i+0x1ba>
 8005c66:	8019      	strh	r1, [r3, #0]
 8005c68:	2300      	movs	r3, #0
 8005c6a:	6123      	str	r3, [r4, #16]
 8005c6c:	4616      	mov	r6, r2
 8005c6e:	e7bc      	b.n	8005bea <_printf_i+0x146>
 8005c70:	6833      	ldr	r3, [r6, #0]
 8005c72:	1d1a      	adds	r2, r3, #4
 8005c74:	6032      	str	r2, [r6, #0]
 8005c76:	681e      	ldr	r6, [r3, #0]
 8005c78:	6862      	ldr	r2, [r4, #4]
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	4630      	mov	r0, r6
 8005c7e:	f7fa faaf 	bl	80001e0 <memchr>
 8005c82:	b108      	cbz	r0, 8005c88 <_printf_i+0x1e4>
 8005c84:	1b80      	subs	r0, r0, r6
 8005c86:	6060      	str	r0, [r4, #4]
 8005c88:	6863      	ldr	r3, [r4, #4]
 8005c8a:	6123      	str	r3, [r4, #16]
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c92:	e7aa      	b.n	8005bea <_printf_i+0x146>
 8005c94:	6923      	ldr	r3, [r4, #16]
 8005c96:	4632      	mov	r2, r6
 8005c98:	4649      	mov	r1, r9
 8005c9a:	4640      	mov	r0, r8
 8005c9c:	47d0      	blx	sl
 8005c9e:	3001      	adds	r0, #1
 8005ca0:	d0ad      	beq.n	8005bfe <_printf_i+0x15a>
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	079b      	lsls	r3, r3, #30
 8005ca6:	d413      	bmi.n	8005cd0 <_printf_i+0x22c>
 8005ca8:	68e0      	ldr	r0, [r4, #12]
 8005caa:	9b03      	ldr	r3, [sp, #12]
 8005cac:	4298      	cmp	r0, r3
 8005cae:	bfb8      	it	lt
 8005cb0:	4618      	movlt	r0, r3
 8005cb2:	e7a6      	b.n	8005c02 <_printf_i+0x15e>
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	4632      	mov	r2, r6
 8005cb8:	4649      	mov	r1, r9
 8005cba:	4640      	mov	r0, r8
 8005cbc:	47d0      	blx	sl
 8005cbe:	3001      	adds	r0, #1
 8005cc0:	d09d      	beq.n	8005bfe <_printf_i+0x15a>
 8005cc2:	3501      	adds	r5, #1
 8005cc4:	68e3      	ldr	r3, [r4, #12]
 8005cc6:	9903      	ldr	r1, [sp, #12]
 8005cc8:	1a5b      	subs	r3, r3, r1
 8005cca:	42ab      	cmp	r3, r5
 8005ccc:	dcf2      	bgt.n	8005cb4 <_printf_i+0x210>
 8005cce:	e7eb      	b.n	8005ca8 <_printf_i+0x204>
 8005cd0:	2500      	movs	r5, #0
 8005cd2:	f104 0619 	add.w	r6, r4, #25
 8005cd6:	e7f5      	b.n	8005cc4 <_printf_i+0x220>
 8005cd8:	080061c9 	.word	0x080061c9
 8005cdc:	080061da 	.word	0x080061da

08005ce0 <memmove>:
 8005ce0:	4288      	cmp	r0, r1
 8005ce2:	b510      	push	{r4, lr}
 8005ce4:	eb01 0402 	add.w	r4, r1, r2
 8005ce8:	d902      	bls.n	8005cf0 <memmove+0x10>
 8005cea:	4284      	cmp	r4, r0
 8005cec:	4623      	mov	r3, r4
 8005cee:	d807      	bhi.n	8005d00 <memmove+0x20>
 8005cf0:	1e43      	subs	r3, r0, #1
 8005cf2:	42a1      	cmp	r1, r4
 8005cf4:	d008      	beq.n	8005d08 <memmove+0x28>
 8005cf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005cfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005cfe:	e7f8      	b.n	8005cf2 <memmove+0x12>
 8005d00:	4402      	add	r2, r0
 8005d02:	4601      	mov	r1, r0
 8005d04:	428a      	cmp	r2, r1
 8005d06:	d100      	bne.n	8005d0a <memmove+0x2a>
 8005d08:	bd10      	pop	{r4, pc}
 8005d0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d12:	e7f7      	b.n	8005d04 <memmove+0x24>

08005d14 <_sbrk_r>:
 8005d14:	b538      	push	{r3, r4, r5, lr}
 8005d16:	4d06      	ldr	r5, [pc, #24]	@ (8005d30 <_sbrk_r+0x1c>)
 8005d18:	2300      	movs	r3, #0
 8005d1a:	4604      	mov	r4, r0
 8005d1c:	4608      	mov	r0, r1
 8005d1e:	602b      	str	r3, [r5, #0]
 8005d20:	f7fb fa60 	bl	80011e4 <_sbrk>
 8005d24:	1c43      	adds	r3, r0, #1
 8005d26:	d102      	bne.n	8005d2e <_sbrk_r+0x1a>
 8005d28:	682b      	ldr	r3, [r5, #0]
 8005d2a:	b103      	cbz	r3, 8005d2e <_sbrk_r+0x1a>
 8005d2c:	6023      	str	r3, [r4, #0]
 8005d2e:	bd38      	pop	{r3, r4, r5, pc}
 8005d30:	2000c648 	.word	0x2000c648

08005d34 <memcpy>:
 8005d34:	440a      	add	r2, r1
 8005d36:	4291      	cmp	r1, r2
 8005d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d3c:	d100      	bne.n	8005d40 <memcpy+0xc>
 8005d3e:	4770      	bx	lr
 8005d40:	b510      	push	{r4, lr}
 8005d42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d4a:	4291      	cmp	r1, r2
 8005d4c:	d1f9      	bne.n	8005d42 <memcpy+0xe>
 8005d4e:	bd10      	pop	{r4, pc}

08005d50 <_realloc_r>:
 8005d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d54:	4607      	mov	r7, r0
 8005d56:	4614      	mov	r4, r2
 8005d58:	460d      	mov	r5, r1
 8005d5a:	b921      	cbnz	r1, 8005d66 <_realloc_r+0x16>
 8005d5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d60:	4611      	mov	r1, r2
 8005d62:	f7ff bc4d 	b.w	8005600 <_malloc_r>
 8005d66:	b92a      	cbnz	r2, 8005d74 <_realloc_r+0x24>
 8005d68:	f7ff fbde 	bl	8005528 <_free_r>
 8005d6c:	4625      	mov	r5, r4
 8005d6e:	4628      	mov	r0, r5
 8005d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d74:	f000 f81a 	bl	8005dac <_malloc_usable_size_r>
 8005d78:	4284      	cmp	r4, r0
 8005d7a:	4606      	mov	r6, r0
 8005d7c:	d802      	bhi.n	8005d84 <_realloc_r+0x34>
 8005d7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005d82:	d8f4      	bhi.n	8005d6e <_realloc_r+0x1e>
 8005d84:	4621      	mov	r1, r4
 8005d86:	4638      	mov	r0, r7
 8005d88:	f7ff fc3a 	bl	8005600 <_malloc_r>
 8005d8c:	4680      	mov	r8, r0
 8005d8e:	b908      	cbnz	r0, 8005d94 <_realloc_r+0x44>
 8005d90:	4645      	mov	r5, r8
 8005d92:	e7ec      	b.n	8005d6e <_realloc_r+0x1e>
 8005d94:	42b4      	cmp	r4, r6
 8005d96:	4622      	mov	r2, r4
 8005d98:	4629      	mov	r1, r5
 8005d9a:	bf28      	it	cs
 8005d9c:	4632      	movcs	r2, r6
 8005d9e:	f7ff ffc9 	bl	8005d34 <memcpy>
 8005da2:	4629      	mov	r1, r5
 8005da4:	4638      	mov	r0, r7
 8005da6:	f7ff fbbf 	bl	8005528 <_free_r>
 8005daa:	e7f1      	b.n	8005d90 <_realloc_r+0x40>

08005dac <_malloc_usable_size_r>:
 8005dac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005db0:	1f18      	subs	r0, r3, #4
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	bfbc      	itt	lt
 8005db6:	580b      	ldrlt	r3, [r1, r0]
 8005db8:	18c0      	addlt	r0, r0, r3
 8005dba:	4770      	bx	lr

08005dbc <_init>:
 8005dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dbe:	bf00      	nop
 8005dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dc2:	bc08      	pop	{r3}
 8005dc4:	469e      	mov	lr, r3
 8005dc6:	4770      	bx	lr

08005dc8 <_fini>:
 8005dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dca:	bf00      	nop
 8005dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dce:	bc08      	pop	{r3}
 8005dd0:	469e      	mov	lr, r3
 8005dd2:	4770      	bx	lr
