# A-Reduced-RISC-V-CPU

Just an EE student having some fun following the EIE labs :) The aim is to design a single-cycle CPU that supports a limited number of RISC-V instructions ðŸ¤ 

