Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Jan 29 21:28:33 2016
| Host         : sang_linc running 64-bit Red Hat Enterprise Linux Client release 6.5 (Santiago)
| Command      : report_control_sets -verbose -file tdc_front_top_control_sets_placed.rpt
| Design       : tdc_front_top
| Device       : xc7vx485t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |  1186 |
| Minimum Number of register sites lost to control set restrictions |  4190 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4970 |         1438 |
| No           | No                    | Yes                    |            5136 |         2728 |
| No           | Yes                   | No                     |           24151 |         7909 |
| Yes          | No                    | No                     |            5845 |         1587 |
| Yes          | No                    | Yes                    |            2532 |          770 |
| Yes          | Yes                   | No                     |            4856 |         1939 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                               Clock Signal                                                                               |                                                                                                                                               Enable Signal                                                                                                                                               |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                          |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                       |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                           |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                              |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1__0_n_0                                          |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | front_TDC_1ch_ref_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                                    | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[47].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                       |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                       |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                          |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                       |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                       |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[46].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[55].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[13].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[9].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[22].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[58].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[2].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch_0_front_TDC_1ch_inst/rle_enc_inst_cs/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[57].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[56].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[45].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                              |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1__0_n_0                                          |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[30].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[54].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                            |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                       |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[53].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[9][0]                                                                                          | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_en_inst/rle_enc_tdc_en_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[41].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[19].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[17].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[20].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[19]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[18]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[17]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[16]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[14]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[12]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[11]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[10]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[20]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[21]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[8]_i_1_n_0                                                                                                                              |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[9]_i_1_n_0                                                                                                                              |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[3].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[18].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[31].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[32].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[33].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[52].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[34].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[51].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[35].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[36].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[37].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[50].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[4].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[38].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[39].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[40].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[11].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[49].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[48].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[44].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[43].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[42].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt[5]_i_1_n_0                                                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                        | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[9][0]                                                                                          | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[14].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[12].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[59].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[64].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[5].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[70].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep_n_0                                                                                                                                  |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[62].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[68].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[29].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[6].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[15].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                              |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2_n_0                                                                                                                               |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[28].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[26].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0_n_0                                                                                                                               |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[65].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[16].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[27].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[69].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[66].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[61].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[63].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                        |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[8].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[7].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[21].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[60].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[71].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                         |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[1].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                        | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                             |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[10].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[73].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[67].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                          |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[23].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[24].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[72].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | tdc_multi_ch[25].front_TDC_1ch_inst/rle_enc_inst_0/ch_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[0]                                                                                                                                                                       | clk_mmcme_main_9/ch_fifo_rst                                                                                                                                                                                                                                                      |                1 |              1 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                       |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                          |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                2 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0                                         |                2 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                       |                2 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0                                     |                1 |              2 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ch0_ctrl_inst/AR[0]                                                                                                                                                       |                2 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                2 |              2 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                       |                1 |              2 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                    |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                 |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                              |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0                                     |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0                                        |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0                                         |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0                                                        |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                 |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                        |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0                                                        |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0                                                        |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0                                                        |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                              |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                 |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                           |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                       |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                          |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0                                     |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                          |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                       |                1 |              2 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                |                1 |              2 |
|  clk_mmcme_main_8/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  clk_mmcme_main_1/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0                                        |                1 |              3 |
|  clk_mmcme_main_2/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0                                     |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                     |                2 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                        |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                           |                2 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__4_n_0                                                                                                                        | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                     |                2 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0                                         |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__10_n_0                                                                                                                       | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                     |                2 |              3 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                             |                1 |              3 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                             |                1 |              3 |
|  clk_mmcme_main_10/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_complete_r1_timing_reg                                                                                                                                                     |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][1]                                                                                                                                              |                3 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__3_n_0                                                                                                                        | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                     |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][1]                                                                                                                                              |                3 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0                                         |                1 |              3 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0                                     |                1 |              3 |
|  clk_mmcme_main_9/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  clk_mmcme_main_4/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0                                     |                2 |              3 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                              |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__6_n_0                                                                                                                        | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                     |                2 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                         |                2 |              3 |
|  clk_mmcme_main_5/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  clk_mmcme_main_7/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__2_n_0                                                                                                                        | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                     |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                       |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                        | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                     |                2 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                    |                1 |              3 |
|  clk_mmcme_main_3/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__5_n_0                                                                                                                        | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                     |                2 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                            | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                         |                1 |              3 |
|  clk_mmcme_main_0/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  clk_mmcme_main_6/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                1 |              3 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                     | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                           |                3 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/br_fifo_reset                                                                                                                                                                           |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__1_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_byte_cnt[3]_i_2_n_0                                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_109_in                                                                                                                     |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                    |                1 |              4 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/SR[0]                                                                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_any_bank_reg[0]                                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/early1_data_reg                                                                                                                                                                 |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                      |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3]_0[0]                                                                                                                                                            |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                     |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]                                                                                                                                  |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                     |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[47]                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[42]                                                                    |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3][0]                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[33]                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[30]                                                                    |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[29]                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[24]                                                                    |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[23]                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[18]                                                                    |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/data_buf_address_counter.data_buf_addr_cnt_r_reg[3][0]                                                                                                                                     | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__0_n_0                                                                       |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/run_r_reg[0]                                                                                                                                                                    |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                          | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                        |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/stg3_init_val_reg[0]_0                                                                                                                                                          |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                 |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                    |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out_r_reg[0]                                                                                                        |                3 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/regl_dqs_cnt[3]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__7_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/mux_by_4.data_count_reg[0][0]                                                                                                                                                        | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/mux_by_4.data_count_reg[0]_0[0]                                                                                                                                                      | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                                                                                 | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                 |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                  |                3 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_r[3]_i_1_n_0                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/run_r_reg[0]                                                                                                                                                                    |                3 |              4 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/E[0]                                                                                                                                                                                     | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                 |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0                                                                         |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                       |                3 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                                                                |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |              4 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                            | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                          | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                                                                          |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_0_in                                                                                                                           |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/po_setup_r_reg[0][0]                                                                                                                                                            |                4 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                             |                1 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                4 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0                                                                                                                                               |                2 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_1_n_0                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                                                                          |                3 |              4 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt[5]_i_1_n_0                                                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                     |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                  |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__8_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                4 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__8_n_0 |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[10]_i_1_n_0                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                  |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_reset_reg_reg[0]                                                                                                                                                        |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_reset_reg_reg[0]                                                                                                                                                        |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/fifo2ddr_0/inst/state[3]_i_2_n_0                                                                                                                                                                                                                                             | axi_system_inst/axi_system_i/fifo2ddr_0/inst/p_0_in                                                                                                                                                                                                                               |                4 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_2_n_0                                                                                                    | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                            |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__7_n_0 |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                      |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                      |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                      |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                      |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_wip_r_lcl_reg                                                                                                         |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                      |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                      |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                   |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__9_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__9_n_0 |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__3_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__3_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][4][4]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                    |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][5][4]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__1_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__1_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                          | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__2_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__2_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                    |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                  |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                  |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                  |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                  |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                  |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                   |                4 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__4_n_0                                                                                                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_2_n_0                                                                                                    | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_ns[0]                                                                                                                                                                     |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                  |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                     |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                   |                3 |              5 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.max_value_0[4]_i_1_n_0                                                                                                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              5 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.max_value_1[4]_i_1_n_0                                                                                                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              5 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_0[4]_i_1_n_0                                                                                                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              5 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_1[4]_i_1_n_0                                                                                                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__6_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_tap[4]_i_1_n_0                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__4_n_0                                                                                                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r[4]_i_1_n_0                                                                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_complete_r1_timing_reg                                                                                                                                                     |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                              |                2 |              5 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                |                2 |              5 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][2]                                                              |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                4 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/regfiles_lite_0/inst/regfiles_lite_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                            | axi_system_inst/axi_system_i/regfiles_lite_0/inst/regfiles_lite_v1_0_S00_AXI_inst/fifo_rst_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                3 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                4 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][6][4]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][7][4]_i_1_n_0                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                      |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__4_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__4_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__5_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                      |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__5_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                    | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                        |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                |                2 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__6_n_0                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                               |                1 |              5 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__4_n_0 |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__2_n_0 |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                          | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__6_n_0 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                              |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                  | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[5]_i_1_n_0                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                     |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__5_n_0 |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__3_n_0 |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                5 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_single_slot_odt.phy_tmp_odt_r_reg[0]                                                                                                                                        |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/fuzz2oneeighty_r_reg[5][0]                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                           |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                       |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                      |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_r[5]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/zero2fuzz_r_reg[5][0]                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[11]                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[17]                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[41]_0                                                                                          |                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[5]                                                                                             |                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][1]                                                                                                                                              |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][0]                                                                                                                                              |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][1]                                                                                                                                              |                5 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__0_n_0 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1_n_0    |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                               |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_2_n_0                                                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                              |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[6][0][0]                                                                                                                                                           |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__1_n_0 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/early1_data_reg                                                                                                                                                                 |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                               |                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1_n_0                                                  | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                           |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt[5]_i_1_n_0                                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                     |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/early1_data_reg                                                                                                                                                                 |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt[5]_i_1_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                     |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_2_n_0                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                               |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                              |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                              |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/early1_data_reg                                                                                                                                                                 |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                         |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[0][5][0]                                                                                                                                                           |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_complete_r1_timing_reg                                                                                                                                                     |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[10]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                    |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aw_fifo_reset                                                                                                                                                                           |                3 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                                          |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                         |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                   |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d2_reg[0][0] | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |                1 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                             |                4 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/all_is_idle_d1_reg                                                                                                                                                                                               | axi_system_inst/axi_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                               |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                        | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                2 |              6 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][1]                                                                                                                                              |                4 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[6]_1[0]                                                                                    |                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[6]_0[0]                                                                                     |                                                                                                                                                                                                                                                                                   |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                  | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |                4 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_rep__2_1                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[6][0]                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead[6]_i_1_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[16]                                                                                                                                                             |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[6][0]                                                                                   | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                           |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail[6]_i_1_n_0                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_hi_r_reg[0]                                                                                                                                                               |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/int_addr_reg[1][0]                                                                                                                                  | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[6]_i_1_n_0                                                                                                                                                        | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[6]_0[0]                                                                                    |                                                                                                                                                                                                                                                                                   |                3 |              7 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                           |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg_0[0]                                                                                                                                                              | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                      |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[6]_2[0]                                                                                    |                                                                                                                                                                                                                                                                                   |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/psen                                                                                                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                2 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                          | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                4 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |              7 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                        |                3 |              7 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8]_0[0]                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                 |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                    | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[7]_i_2_n_0                                                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                        |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | SPI_CLK_inst/shft_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                         | SPI_CLK_inst/data_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | SPI_CLK_inst/op_cycle_cnt_ld                                                                                                                                                                                                                                                                              | SPI_CLK_inst/op_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | DSI_inst/shft_reg[15]                                                                                                                                                                                                                                                                                     | DSI_inst/data_cnt[7]_i_1__0_n_0                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/SR[0]                                                                                           |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                    |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/gen_test_pulse_lite_0/inst/gen_test_pulse_lite_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                         | axi_system_inst/axi_system_i/gen_test_pulse_lite_0/inst/gen_test_pulse_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0                                                                                                     | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0                                                                             |                4 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                    |                1 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div2.early2_match_rise1_and_r_i_1_n_0                                                                         |                6 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                                                                            |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rd_addr_reg[0]                                                                                                                                                                  |                4 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                              |                5 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/sys_fifo_rst                                                                                                                                                                                                                                                      |                2 |              8 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][0]                                                              |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                   |                1 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                            | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][0]                                                              |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                |                6 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[9][0]                                                                                          | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0][0]                                                                  |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                        | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                              |                5 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                              |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                              |                4 |              8 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state[7]_i_1_n_0                                                                                                                                                                | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                4 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                              |                4 |              8 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                         |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | DSI_inst/op_cycle_cnt_ld                                                                                                                                                                                                                                                                                  | DSI_inst/op_cycle_cnt[7]_i_1__0_n_0                                                                                                                                                                                                                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_intr_gen.tx_ch0_data_reg[4]                                                                                                                                               | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/RD_PRI_REG.wr_starve_cnt_reg[8][0]                                                                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt_reg[2]_1[0]                                                                                                                  |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22]_0[0]                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                              |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bvalid_i_reg                                                                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                4 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                               | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                        |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_hi_r_reg[0]                                                                                                                                                               |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_complete_r1_timing_reg                                                                                                                                                     |                4 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.last_rr_hot_reg[1][0]                                                                                                     | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                4 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_complete_r1_timing_reg                                                                                                                                                     |                4 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                   |                5 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                           |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_complete_r1_timing_reg                                                                                                                                                     |                5 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__3_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                5 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r[4]_i_1_n_0                                                                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                6 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                        |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                 |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[5]                                                                                         |                6 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/po_setup_r_reg[0][0]                                                                                                                                                            |                4 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[9][0]                                                          |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][2]_i_1_n_0                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_complete_r1_timing_reg                                                                                                                                                     |                6 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                 | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                5 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                               |                6 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                           |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[40]_0[0]                                                                                                              |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty_r[9]_i_1_n_0                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_ns[0]                                                                                                                                                                     |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][0]                                                                                                                                         |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                  |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[0]_1[0]              | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                               |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/zero_r[9]_i_1_n_0                                                                                                     | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_ns[0]                                                                                                                                                                     |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot[9]_i_1_n_0                                                                                                                | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot[9]_i_1__0_n_0                                                                                                            | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                     | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                4 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_17_out                                                                                                                                                                 | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_26_out                                                                                                                                                                 | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                4 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_34_out                                                                                                                                                                 | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                4 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_8_out                                                                                                                                                                  | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]_0[0]          | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                               |                4 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                   |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                     | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                                                                          |                5 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                                                            |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                  |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[0]_1[0]              | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                               |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                              |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[0][0]                | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                              |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                  |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                              |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_8_out                                                                                                                                                                 | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sm_r_reg[1]                                                                                                                                                                     |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re6_out                                                                                                                                                                                              | axi_system_inst/axi_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                      |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                              |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                              |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/sync_reset_flop_reg[7]                                                                                        |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]_0[0]          | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                               |                3 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                   |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                                                            |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__4_n_0                                                                                                                               |                6 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_17_out                                                                                                                                                                | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_26_out                                                                                                                                                                | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                5 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_34_out                                                                                                                                                                | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                2 |             10 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                                          | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                                    | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                              |                2 |             11 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/awready_d2                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             11 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                      | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |                3 |             11 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                              |                4 |             11 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[11]_i_1_n_0                                                                                                                              | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                7 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                                                                |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_1_n_0                                                                                                 |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1_n_0                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                      |                5 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/br_fifo_reset                                                                                                                                                                           |                4 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[16]                                                                                                                                                             |                7 |             12 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_0                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                4 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_1_n_0                                                                                                 |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                               |                5 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                6 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                5 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                             |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                            |                2 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                6 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_1_n_0                                                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sm_r_reg[1]                                                                                                                                                                     |                4 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                                                | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/early1_data_reg                                                                                                                                                                 |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                5 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                                                                  |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                             |                2 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               12 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                            |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                5 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                               |                2 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                                          | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                                  | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                     |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gpr1.dout_i_reg[7]_0                                                            |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gpr1.dout_i_reg[7]                                                              |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                   | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |                2 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__1_n_0                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                4 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__0_n_0                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |             12 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                               |                7 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                               |                7 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                               |                7 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                               |                8 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                               |                9 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                   | axi_system_inst/axi_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                              |                5 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                               |                5 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                           |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                         |                6 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                               |                7 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                               |                7 |             13 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int                                                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                 |                4 |             14 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_state[13]_i_1_n_0                                                                                                  | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[16]                                                                                                                                                             |                8 |             14 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/tap_ns                                                                                                      | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/run_r_reg[0]                                                                                                                                                                    |                3 |             14 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_2_reg[0]                                                                                      |                5 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                                          |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                  |                5 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | DSI_inst/shft_reg[15]                                                                                                                                                                                                                                                                                     | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |                4 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/regfiles_lite_0/inst/regfiles_lite_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                            | axi_system_inst/axi_system_i/regfiles_lite_0/inst/regfiles_lite_v1_0_S00_AXI_inst/fifo_rst_i_1_n_0                                                                                                                                                                                |                8 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                                          |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                     |                5 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_0                                                                                                                                                                  |                4 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |             15 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/write_data_control.wb_wr_data_addr_r_reg[2]                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                             |                3 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                   | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                5 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                    |                3 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                             |                3 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | high_speed_trans_inst/tp_gen_inst/op_cycle_cnt[0]_i_2__0_n_0                                                                                                                                                                                                                                              | high_speed_trans_inst/tp_gen_inst/op_cycle_cnt[0]_i_1__1_n_0                                                                                                                                                                                                                      |                4 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                    |                4 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/early1_data_reg                                                                                                                                                                 |                8 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | ps_con_inst/ps_data_cnt[0]_i_2_n_0                                                                                                                                                                                                                                                                        | ps_con_inst/ps_data_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                |                4 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                   |                3 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                               |                4 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                   |                2 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                 |                7 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                                                   |                3 |             16 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[7][0]                                                             | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][2]                                                              |                3 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                            |                5 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                            |                5 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                    | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |                4 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[6]_i_1_n_0                                                                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                4 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                               |                2 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                    | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |                4 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                               |                2 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_cntr_r[16]_i_1_n_0                                                                                     | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[16]                                                                                                                                                             |                4 |             17 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_hi_r_reg[0]                                                                                                                                                               |                8 |             17 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_cntr_r[16]_i_1_n_0                                                                                     | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_hi_r_reg[0]                                                                                                                                                               |                5 |             18 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aw_fifo_reset                                                                                                                                                                           |                5 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                   |                5 |             18 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0[17]_i_1_n_0                                                                                                                    | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                9 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                                                           |                3 |             18 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1[17]_i_1_n_0                                                                                                                    | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |                9 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                  |                3 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                  |                5 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                  |                4 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                               | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                   |                4 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]                                                       | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |                5 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                                                           |                5 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                            | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                |                3 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                  |                5 |             18 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[8][0]                                                          | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                |                4 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                 |                5 |             18 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                                  |                5 |             20 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                              |                5 |             20 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/E[0]                                                                                                                                                                                                             | axi_system_inst/axi_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                              |                3 |             23 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                              | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |                8 |             23 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                                           |               11 |             23 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[33]_i_1_n_0                                                                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |               12 |             23 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                           |                4 |             24 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                |                5 |             24 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                        |                4 |             24 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                      |                9 |             24 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wl_dqs_tap_count_r_reg[0][3][2][1]                                                                                                                                              |                9 |             25 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                                                  | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                          |               10 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                            |               10 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                6 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                6 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                6 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                                                   |                4 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                             | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |               15 |             26 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                6 |             27 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                8 |             27 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             27 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                6 |             27 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                6 |             27 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                5 |             27 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                         |                5 |             27 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                     | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |                5 |             27 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                         |                6 |             27 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sm_r_reg[1]                                                                                                                                                                     |               10 |             28 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |               10 |             28 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/run_r_reg[0]                                                                                                                                                                    |               10 |             28 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                     |               15 |             28 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                            | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                       |                5 |             28 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                9 |             29 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                9 |             29 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               10 |             29 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                8 |             29 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1_n_0                                                                                                         |                6 |             29 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               21 |             29 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                5 |             30 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                 |                6 |             30 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                7 |             30 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             30 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                8 |             30 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             30 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                9 |             30 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                6 |             31 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                6 |             31 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                7 |             31 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             31 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               24 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/fifo2ddr_0/inst/nr_of_writes[31]_i_1_n_0                                                                                                                                                                                                                                     | axi_system_inst/axi_system_i/fifo2ddr_0/inst/p_0_in                                                                                                                                                                                                                               |                7 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi4lite_gp_0/inst/axi4lite_gp_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                | axi_system_inst/axi_system_i/axi4lite_gp_0/inst/axi4lite_gp_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                              |               23 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                                              |                7 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/gen_test_pulse_lite_0/inst/gen_test_pulse_lite_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                | axi_system_inst/axi_system_i/gen_test_pulse_lite_0/inst/gen_test_pulse_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |               32 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/regfiles_lite_0/inst/regfiles_lite_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                            | axi_system_inst/axi_system_i/regfiles_lite_0/inst/regfiles_lite_v1_0_S00_AXI_inst/fifo_rst_i_1_n_0                                                                                                                                                                                |               18 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                       | axi_system_inst/axi_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                           |               10 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                  |                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  |                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wrcal_pat_resume_r_reg                                                                                                                                                          |               18 |             32 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | SPI_CLK_inst/shft_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |               13 |             32 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/mux_by_4.data_count_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             34 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             34 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             34 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             34 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                            | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |               16 |             34 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg15_out                                                                                                                                              | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                     |               12 |             34 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             34 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[0]_0                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                            |               10 |             35 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |               14 |             35 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axlen_cnt_reg[0]_1[0]                                                                                                                               | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |               11 |             35 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |               20 |             36 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                       | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |               33 |             37 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                                                |                                                                                                                                                                                                                                                                                   |               11 |             37 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[37][0]                                                                        |                                                                                                                                                                                                                                                                                   |                8 |             37 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             37 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[40][0]                                                         |                                                                                                                                                                                                                                                                                   |                5 |             37 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[31]_1[0]                                                                                    | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                             |               32 |             37 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__5_n_0                                                                                                                               |               13 |             37 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/po_setup_r_reg[0][0]                                                                                                                                                            |               19 |             37 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                                              |                                                                                                                                                                                                                                                                                   |               10 |             38 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                              | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][1]                                                                                                                                         |               13 |             38 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_23                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_18                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_22                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_24                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_21                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_20                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_2                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_25                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_19                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_26                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_26                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_33                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_32                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_31                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_30                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_3                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_29                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_28                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_27                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_34                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_25                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_24                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_23                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_22                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_21                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_20                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_2                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_19                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_4                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_5                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_6                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_7                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_8                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_9                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_17                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_0                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_16                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_15                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_14                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_13                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_12                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_11                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_10                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_6                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_28                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_29                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_3                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_30                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_31                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_32                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_33                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_34                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_35                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_36                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_37                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_38                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_39                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_4                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_5                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_27                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_7                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_8                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_9                                                                                                                                                                                                                                         |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]                                                                                                                                                                                                                                          |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_0                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_1                                                                                                                                                                                                                                        |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_10                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_11                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_12                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_13                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_14                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_15                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_16                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_17                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[38]_18                                                                                                                                                                                                                                       |               10 |             39 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/integer_counter_reg[0]_1                                                                                                                                                                                                                                         |               10 |             39 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/mux_by_4.data_count_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                5 |             39 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                6 |             39 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b_pipe/SR[0]                                                                                                                                                    |               19 |             40 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[6].final_val_reg[6][4][0]                                                                                                                                         |               16 |             40 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                               |               11 |             40 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                |               12 |             40 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                               |               12 |             40 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                9 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               12 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |               11 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[40][0]                                                      | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                |               12 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               10 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                9 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               12 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[40]_2[0]                                                                                                              |                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[40]_3[0]                                                                                                              |                                                                                                                                                                                                                                                                                   |                7 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[40]_4[0]                                                                                                              |                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[40]_5[0]                                                                                                              |                                                                                                                                                                                                                                                                                   |               11 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                8 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[40][0]                                                                                                                |                                                                                                                                                                                                                                                                                   |                6 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[42]_0[0]                                                                       |                                                                                                                                                                                                                                                                                   |                6 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[40][0]                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[40][0]                                                                        |                                                                                                                                                                                                                                                                                   |               17 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                               | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |               15 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                   | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |               12 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[41]_0[0]                                                                       |                                                                                                                                                                                                                                                                                   |                7 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                9 |             41 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                         |                                                                                                                                                                                                                                                                                   |                8 |             42 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[42][0]                                                          |                                                                                                                                                                                                                                                                                   |                7 |             42 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                         |               29 |             43 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_single_slot_odt.phy_tmp_odt_r_reg[0]                                                                                                                                        |               28 |             44 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                            | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                |                9 |             44 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                       | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                           |               10 |             44 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_calc_error_reg_reg_1                                                                                                                                                                        | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                           |               13 |             44 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_zq_r_lcl_reg[0]                                                                                                                                       |               21 |             44 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AID_q_reg[6][0]                                                                                                                                |                                                                                                                                                                                                                                                                                   |               16 |             46 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AID_q_reg[6][0]                                                                                                                                |                                                                                                                                                                                                                                                                                   |               16 |             46 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_cntr_dup_reg[0][0]                                                                                        | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22][0]                                                                  |               14 |             46 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi4lite_gp_0/inst/axi4lite_gp_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                         | axi_system_inst/axi_system_i/axi4lite_gp_0/inst/axi4lite_gp_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                              |               22 |             47 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arready_d2                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               15 |             47 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                           |               13 |             49 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[49][0]                                                     | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                               |               10 |             50 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/gen_test_pulse_lite_0/inst/gen_test_pulse_lite_v1_0_S00_AXI_inst/axi_awaddr[5]_i_1_n_0                                                                                                                                                                                       | axi_system_inst/axi_system_i/gen_test_pulse_lite_0/inst/gen_test_pulse_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |               23 |             50 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[49][0]                                                     | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                               |               12 |             50 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/oclkdelay_center_calib_start_r_reg[0]                                                                                                                                           |               16 |             50 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                           |               15 |             50 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[63]                                                                                                                                                   |               14 |             50 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/INFERRED_GEN.cnt_i_reg[0]_0[0]                                                                                                                                              |               20 |             53 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[68][0]                                                          |                                                                                                                                                                                                                                                                                   |               10 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                         |                                                                                                                                                                                                                                                                                   |               12 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                   |                7 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[68][0]                                                         |                                                                                                                                                                                                                                                                                   |               14 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                        |                                                                                                                                                                                                                                                                                   |               12 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                |               10 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                               |               10 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1_n_0                                                                                                                 | axi_system_inst/axi_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_0_in                                                                                                                           |               14 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                               |               11 |             56 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][1]                                                              |               11 |             56 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                           |                9 |             56 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                        |                9 |             56 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[62][0]                                                                        |                                                                                                                                                                                                                                                                                   |                8 |             57 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[62]                                                                               |                                                                                                                                                                                                                                                                                   |               11 |             57 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/p_0_in                                                                                                            |                                                                                                                                                                                                                                                                                   |               14 |             57 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                    | axi_system_inst/axi_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                       |               16 |             57 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[68]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                   |               16 |             57 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[68]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                   |               14 |             57 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__5_n_0                                                                                                                               |               23 |             61 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                |               14 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |               21 |             63 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                |               10 |             63 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                         |               12 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[67][0]                                                                         |                                                                                                                                                                                                                                                                                   |               18 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[67]                                                                                |                                                                                                                                                                                                                                                                                   |               12 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                         |               13 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[67]_i_1__0_n_0                                                                         |                                                                                                                                                                                                                                                                                   |               18 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                                                                   |               16 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[67]                                                                               |                                                                                                                                                                                                                                                                                   |               12 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/p_0_in                                                                                                            |                                                                                                                                                                                                                                                                                   |               13 |             63 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               19 |             64 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               18 |             64 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                   |               23 |             64 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                   |                8 |             64 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |               11 |             64 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_4/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                         |               16 |             66 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                         |               18 |             66 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                         |               19 |             66 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_3/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                         |               19 |             66 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_protocol_converter_5/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                         |               16 |             66 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                                                                   |               14 |             68 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[68][0]                                                                         |                                                                                                                                                                                                                                                                                   |               10 |             68 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[68]                                                                                |                                                                                                                                                                                                                                                                                   |               12 |             68 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[68]_i_1__0_n_0                                                                         |                                                                                                                                                                                                                                                                                   |               14 |             68 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[68]                                                                               |                                                                                                                                                                                                                                                                                   |               12 |             68 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/p_0_in                                                                                                            |                                                                                                                                                                                                                                                                                   |               16 |             68 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | high_speed_trans_inst/sel_cnt[6]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               34 |             68 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | high_speed_trans_inst/read_ready_que[75]_i_1_n_0                                                                                                                                                                                                                                                          | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |               36 |             75 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/rd_en_r[75]_i_1_n_0                                                                                                                                                                                                                                         |               73 |             76 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                              |               35 |             76 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__4_n_0                                                                                                                               |               31 |             78 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                                   |               10 |             80 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                                   |               10 |             80 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                                   |               10 |             80 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                                   |               10 |             80 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__7_n_0                                                                                                                               |               39 |             94 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/m01_couplers/m01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep_n_0                                                                                                                                  |               44 |             97 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2_n_0                                                                                                                               |               47 |             97 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0_n_0                                                                                                                               |               43 |             97 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__3_n_0                                                                                                                               |               45 |             98 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1_n_0                                                                                                                               |               46 |             98 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__6_n_0                                                                                                                               |               26 |             98 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_14_out                                                                                                                                                                               | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                       |               49 |            116 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                            |               52 |            121 |
|  clk_mmcme_main_6/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en6_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               34 |            128 |
|  clk_mmcme_main_0/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en0_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               45 |            128 |
|  clk_mmcme_main_9/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en9_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               30 |            128 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               56 |            128 |
|  clk_mmcme_main_8/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en8_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               32 |            128 |
|  clk_mmcme_main_7/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en7_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               31 |            128 |
|  clk_mmcme_main_1/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en1_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               46 |            128 |
|  clk_mmcme_main_10/CLK_OUT1                                                                                                                                              | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en10_mux                                                                                                                                                                                      | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               45 |            128 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en11_mux                                                                                                                                                                                      | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               35 |            128 |
|  clk_mmcme_main_5/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en5_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               27 |            128 |
|  clk_mmcme_main_2/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en2_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               40 |            128 |
|  clk_mmcme_main_3/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en3_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               46 |            128 |
|  clk_mmcme_main_4/CLK_OUT1                                                                                                                                               | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/capture_en4_mux                                                                                                                                                                                       | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |               32 |            128 |
|  axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/deskew_enable_gen.grp_count_reg[2]_rep__0                                                                                                          |               60 |            135 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel                                                                                                                                                                                    | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0]_rep__5[1]                                                                                                                                                         |               58 |            148 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              | tdc_en_inst/rle_enc_tdc_en_inst_0/tdc_en_start_arry[75]_i_2_n_0                                                                                                                                                                                                                                           | clk_mmcme_main_9/tdc_en_start_reg                                                                                                                                                                                                                                                 |               94 |            149 |
|  clk_mmcme_main_9/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  clk_mmcme_main_0/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  clk_mmcme_main_1/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  clk_mmcme_main_8/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  clk_mmcme_main_7/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              153 |            154 |
|  clk_mmcme_main_10/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  clk_mmcme_main_6/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              153 |            154 |
|  clk_mmcme_main_5/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  clk_mmcme_main_4/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  clk_mmcme_main_3/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  clk_mmcme_main_2/CLK_OUT1                                                                                                                                               |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |              154 |            154 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0]_rep__5[0]                                                                                                                                                         |               29 |            160 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | high_speed_trans_inst/system_big_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                       |               26 |            160 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_2to1_wrcal_first.phy_wrdata_reg[255]_0[0]                                                                                                 | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/SS[0]                                                                                        |              120 |            256 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               84 |            256 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                 |              160 |            258 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                       |                                                                                                                                                                                                                                                                                   |               96 |            265 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/storage_data2_reg[265][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               76 |            265 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               35 |            280 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               91 |            288 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_we                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               43 |            344 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/axi4lite_gp_0/inst/axi4lite_gp_v1_0_S00_AXI_inst/axi_awaddr[8]_rep_i_1_n_0                                                                                                                                                                                                   | axi_system_inst/axi_system_i/axi4lite_gp_0/inst/axi4lite_gp_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                              |              236 |            390 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         | axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |              129 |            514 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/gen_test_pulse_lite_0/inst/gen_test_pulse_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |              207 |            535 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/regfiles_lite_0/inst/regfiles_lite_v1_0_S00_AXI_inst/fifo_rst_i_1_n_0                                                                                                                                                                                |              375 |           1170 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/tdc_calib_capture_lite_0/inst/tdc_calib_capture_lite_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                        |              396 |           1571 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           | axi_system_inst/axi_system_i/axi4lite_gp_0/inst/axi4lite_gp_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                              |             1558 |           3207 |
|  axi_system_inst/axi_system_i/mig_7series_0/u_axi_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                                         |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |             1399 |           4881 |
|  clk_mmcme_main_11/CLK_OUT1                                                                                                                                              |                                                                                                                                                                                                                                                                                                           | clk_mmcme_main_9/SR[0]                                                                                                                                                                                                                                                            |             3919 |          13685 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


