{COMPONENT C:\USERS\ALEX\DESKTOP\MOLDPC\PLD\VGA_DECODE.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Wed Jul 03 01:49:24 2024 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P IO_CSB {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A4 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P RWB {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P CLK {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P VISIBLEB {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P HSYNC {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P OE_RAMB {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P CPU_ALLO {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P WE_DATAB {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P OE_DATAB {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P OE_VGAB {Pt "I/O"}{Lq 0}{Ploc 360 100}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 150}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}

   {Sd A 2 3 4 5 6 7 12 16 17 18 19}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 140 330 0}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "IO_CSB" 140 120}
   {T "A4" 140 100}
   {T "RWB" 140 80}
   {T "CLK" 140 60}
   {T "VISIBLEB" 140 40}
   {T "HSYNC" 140 20}
   [Tj "RC"]
   {T "OE_RAMB" 320 20}
   {T "CPU_ALLO" 320 40}
   {T "WE_DATAB" 320 60}
   {T "OE_DATAB" 320 80}
   {T "OE_VGAB" 320 100}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G16V8MA" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\USERS\ALEX\DESKTOP\MOLDPC\PLD\VGA_DECODE 230 140}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N IO_CSB
   }
   {N A4
   }
   {N RWB
   }
   {N CLK
   }
   {N VISIBLEB
   }
   {N HSYNC
   }
   {N OE_RAMB
   }
   {N CPU_ALLO
   }
   {N WE_DATAB
   }
   {N OE_DATAB
   }
   {N OE_VGAB
   }
  }

  {SUBCOMP
  }
 }
}
