library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity incr is
    port (
        clk : in std_logic;
        reset : in std_logic;
        f : out unsigned(5 downto 0)
    );
end entity incr;

architecture Behavioral of incr is
    signal accumulator : unsigned(5 downto 0) := (others => '0');
begin
    process (clk, reset)
    begin
        if reset = '1' then
            accumulator <= (others => '0');
        elsif rising_edge(clk) then
            accumulator <= accumulator + 1;
        end if;
    end process;

    f <= accumulator;
end architecture Behavioral;