`default_nettype none
module clock_gate_low(
    input wire clk,
    input wire en,
    output wire clk_gated
);
//reg q_L;
// Infer latch
// should use integrated clock gate from std cel library

/*
always_latch begin
    if(~clk) begin
        q_L = en;
    end
end
*/

//assign clk_gated = clk & q_L;

sky130_fd_sc_hd__dlclkp_2 clk_gate(.GCLK(clk_gated),.GATE(en),.CLK(clk));

endmodule
`default_nettype wire
