// Seed: 338819263
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4#(
        .id_12(-1),
        .id_13(1)
    ),
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10
);
  wire id_14;
  parameter id_15 = (-1);
  wire id_16, id_17;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    input uwire id_7
);
  id_9(
      1
  );
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_4,
      id_1,
      id_7,
      id_1,
      id_7,
      id_2,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
