#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fbc69709b80 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fbc6971d160 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fbc69738bf0_0 .var "a", 0 0;
v0x7fbc69738c80_0 .var "b", 0 0;
v0x7fbc69738d10_0 .var/i "mismatch_count", 31 0;
v0x7fbc69738da0_0 .net "out_and", 0 0, L_0x7fbc697392b0;  1 drivers
v0x7fbc69738e30_0 .net "out_anotb", 0 0, L_0x7fbc6a004530;  1 drivers
v0x7fbc69738f00_0 .net "out_nand", 0 0, L_0x7fbc6a004640;  1 drivers
v0x7fbc69738fb0_0 .net "out_nor", 0 0, L_0x7fbc6a0047d0;  1 drivers
v0x7fbc69739060_0 .net "out_or", 0 0, L_0x7fbc6a004310;  1 drivers
v0x7fbc69739110_0 .net "out_xnor", 0 0, L_0x7fbc6a004910;  1 drivers
v0x7fbc69739220_0 .net "out_xor", 0 0, L_0x7fbc6a0043e0;  1 drivers
S_0x7fbc69709cf0 .scope module, "UUT" "top_module" 2 22, 3 1 0, S_0x7fbc69709b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_and";
    .port_info 3 /OUTPUT 1 "out_or";
    .port_info 4 /OUTPUT 1 "out_xor";
    .port_info 5 /OUTPUT 1 "out_nand";
    .port_info 6 /OUTPUT 1 "out_nor";
    .port_info 7 /OUTPUT 1 "out_xnor";
    .port_info 8 /OUTPUT 1 "out_anotb";
L_0x7fbc697392b0 .functor AND 1, v0x7fbc69738bf0_0, v0x7fbc69738c80_0, C4<1>, C4<1>;
L_0x7fbc6a004310 .functor OR 1, v0x7fbc69738bf0_0, v0x7fbc69738c80_0, C4<0>, C4<0>;
L_0x7fbc6a0043e0 .functor XOR 1, v0x7fbc69738bf0_0, v0x7fbc69738c80_0, C4<0>, C4<0>;
L_0x7fbc6a0045d0 .functor AND 1, v0x7fbc69738bf0_0, v0x7fbc69738c80_0, C4<1>, C4<1>;
L_0x7fbc6a004640 .functor NOT 1, L_0x7fbc6a0045d0, C4<0>, C4<0>, C4<0>;
L_0x7fbc6a004760 .functor OR 1, v0x7fbc69738bf0_0, v0x7fbc69738c80_0, C4<0>, C4<0>;
L_0x7fbc6a0047d0 .functor NOT 1, L_0x7fbc6a004760, C4<0>, C4<0>, C4<0>;
L_0x7fbc6a004910 .functor XNOR 1, v0x7fbc69738bf0_0, v0x7fbc69738c80_0, C4<0>, C4<0>;
L_0x7fbc6a0049c0 .functor NOT 1, v0x7fbc69738c80_0, C4<0>, C4<0>, C4<0>;
L_0x7fbc6a004530 .functor AND 1, v0x7fbc69738bf0_0, L_0x7fbc6a0049c0, C4<1>, C4<1>;
v0x7fbc6971e170_0 .net *"_ivl_10", 0 0, L_0x7fbc6a004760;  1 drivers
v0x7fbc69738380_0 .net *"_ivl_16", 0 0, L_0x7fbc6a0049c0;  1 drivers
v0x7fbc69738420_0 .net *"_ivl_6", 0 0, L_0x7fbc6a0045d0;  1 drivers
v0x7fbc697384d0_0 .net "a", 0 0, v0x7fbc69738bf0_0;  1 drivers
v0x7fbc69738570_0 .net "b", 0 0, v0x7fbc69738c80_0;  1 drivers
v0x7fbc69738650_0 .net "out_and", 0 0, L_0x7fbc697392b0;  alias, 1 drivers
v0x7fbc697386f0_0 .net "out_anotb", 0 0, L_0x7fbc6a004530;  alias, 1 drivers
v0x7fbc69738790_0 .net "out_nand", 0 0, L_0x7fbc6a004640;  alias, 1 drivers
v0x7fbc69738830_0 .net "out_nor", 0 0, L_0x7fbc6a0047d0;  alias, 1 drivers
v0x7fbc69738940_0 .net "out_or", 0 0, L_0x7fbc6a004310;  alias, 1 drivers
v0x7fbc697389d0_0 .net "out_xnor", 0 0, L_0x7fbc6a004910;  alias, 1 drivers
v0x7fbc69738a70_0 .net "out_xor", 0 0, L_0x7fbc6a0043e0;  alias, 1 drivers
    .scope S_0x7fbc69709b80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738c80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbc69738da0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.7, 6;
    %load/vec4 v0x7fbc69739060_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.6, 13;
    %load/vec4 v0x7fbc69739220_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.5, 12;
    %load/vec4 v0x7fbc69738f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.4, 11;
    %load/vec4 v0x7fbc69738fb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0x7fbc69739110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x7fbc69738e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 31 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b, %b, %b, %b, %b, %b, %b], Reference = [%b, %b, %b, %b, %b, %b, %b]", 1'b0, 1'b0, v0x7fbc69738da0_0, v0x7fbc69739060_0, v0x7fbc69739220_0, v0x7fbc69738f00_0, v0x7fbc69738fb0_0, v0x7fbc69739110_0, v0x7fbc69738e30_0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7fbc69738d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 36 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738c80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbc69738da0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.15, 6;
    %load/vec4 v0x7fbc69739060_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.15;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.14, 13;
    %load/vec4 v0x7fbc69739220_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.14;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.13, 12;
    %load/vec4 v0x7fbc69738f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.13;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.12, 11;
    %load/vec4 v0x7fbc69738fb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.11, 10;
    %load/vec4 v0x7fbc69739110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0x7fbc69738e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.10;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 43 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b, %b, %b, %b, %b, %b, %b], Reference = [%b, %b, %b, %b, %b, %b, %b]", 1'b0, 1'b0, v0x7fbc69738da0_0, v0x7fbc69739060_0, v0x7fbc69739220_0, v0x7fbc69738f00_0, v0x7fbc69738fb0_0, v0x7fbc69739110_0, v0x7fbc69738e30_0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7fbc69738d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 48 "$display", "Test 1 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738c80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbc69738da0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.23, 6;
    %load/vec4 v0x7fbc69739060_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.23;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.22, 13;
    %load/vec4 v0x7fbc69739220_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.22;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.21, 12;
    %load/vec4 v0x7fbc69738f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.21;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.20, 11;
    %load/vec4 v0x7fbc69738fb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.20;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.19, 10;
    %load/vec4 v0x7fbc69739110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v0x7fbc69738e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.18;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 55 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b, %b, %b, %b, %b, %b, %b], Reference = [%b, %b, %b, %b, %b, %b, %b]", 1'b0, 1'b0, v0x7fbc69738da0_0, v0x7fbc69739060_0, v0x7fbc69739220_0, v0x7fbc69738f00_0, v0x7fbc69738fb0_0, v0x7fbc69739110_0, v0x7fbc69738e30_0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7fbc69738d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 60 "$display", "Test 2 passed!" {0 0 0};
T_0.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbc69738c80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbc69738da0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.31, 6;
    %load/vec4 v0x7fbc69739060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.31;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.30, 13;
    %load/vec4 v0x7fbc69739220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.30;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.29, 12;
    %load/vec4 v0x7fbc69738f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.29;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.28, 11;
    %load/vec4 v0x7fbc69738fb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.28;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.27, 10;
    %load/vec4 v0x7fbc69739110_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.27;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.26, 9;
    %load/vec4 v0x7fbc69738e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %vpi_call 2 67 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b, %b, %b, %b, %b, %b, %b], Reference = [%b, %b, %b, %b, %b, %b, %b]", 1'b0, 1'b1, v0x7fbc69738da0_0, v0x7fbc69739060_0, v0x7fbc69739220_0, v0x7fbc69738f00_0, v0x7fbc69738fb0_0, v0x7fbc69739110_0, v0x7fbc69738e30_0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbc69738d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %jmp T_0.25;
T_0.24 ;
    %vpi_call 2 72 "$display", "Test 3 passed!" {0 0 0};
T_0.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbc69738c80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbc69738da0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.39, 6;
    %load/vec4 v0x7fbc69739060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.39;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.38, 13;
    %load/vec4 v0x7fbc69739220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.38;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.37, 12;
    %load/vec4 v0x7fbc69738f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.37;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.36, 11;
    %load/vec4 v0x7fbc69738fb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.36;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.35, 10;
    %load/vec4 v0x7fbc69739110_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.34, 9;
    %load/vec4 v0x7fbc69738e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.34;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.32, 8;
    %vpi_call 2 79 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b, %b, %b, %b, %b, %b, %b], Reference = [%b, %b, %b, %b, %b, %b, %b]", 1'b0, 1'b1, v0x7fbc69738da0_0, v0x7fbc69739060_0, v0x7fbc69739220_0, v0x7fbc69738f00_0, v0x7fbc69738fb0_0, v0x7fbc69739110_0, v0x7fbc69738e30_0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbc69738d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %jmp T_0.33;
T_0.32 ;
    %vpi_call 2 84 "$display", "Test 4 passed!" {0 0 0};
T_0.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbc69738bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738c80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbc69738da0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.47, 6;
    %load/vec4 v0x7fbc69739060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.47;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.46, 13;
    %load/vec4 v0x7fbc69739220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.46;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.45, 12;
    %load/vec4 v0x7fbc69738f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.45;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.44, 11;
    %load/vec4 v0x7fbc69738fb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.44;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.43, 10;
    %load/vec4 v0x7fbc69739110_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.43;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.42, 9;
    %load/vec4 v0x7fbc69738e30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %vpi_call 2 91 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b, %b, %b, %b, %b, %b, %b], Reference = [%b, %b, %b, %b, %b, %b, %b]", 1'b1, 1'b0, v0x7fbc69738da0_0, v0x7fbc69739060_0, v0x7fbc69739220_0, v0x7fbc69738f00_0, v0x7fbc69738fb0_0, v0x7fbc69739110_0, v0x7fbc69738e30_0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbc69738d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %jmp T_0.41;
T_0.40 ;
    %vpi_call 2 96 "$display", "Test 5 passed!" {0 0 0};
T_0.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbc69738bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc69738c80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbc69738da0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.55, 6;
    %load/vec4 v0x7fbc69739060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.55;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.54, 13;
    %load/vec4 v0x7fbc69739220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.54;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.53, 12;
    %load/vec4 v0x7fbc69738f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.53;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.52, 11;
    %load/vec4 v0x7fbc69738fb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.52;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.51, 10;
    %load/vec4 v0x7fbc69739110_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.51;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.50, 9;
    %load/vec4 v0x7fbc69738e30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.50;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.48, 8;
    %vpi_call 2 103 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b, %b, %b, %b, %b, %b, %b], Reference = [%b, %b, %b, %b, %b, %b, %b]", 1'b1, 1'b0, v0x7fbc69738da0_0, v0x7fbc69739060_0, v0x7fbc69739220_0, v0x7fbc69738f00_0, v0x7fbc69738fb0_0, v0x7fbc69739110_0, v0x7fbc69738e30_0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbc69738d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %jmp T_0.49;
T_0.48 ;
    %vpi_call 2 108 "$display", "Test 6 passed!" {0 0 0};
T_0.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbc69738bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbc69738c80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbc69738da0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.63, 6;
    %load/vec4 v0x7fbc69739060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.63;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.62, 13;
    %load/vec4 v0x7fbc69739220_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.62;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.61, 12;
    %load/vec4 v0x7fbc69738f00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.61;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.60, 11;
    %load/vec4 v0x7fbc69738fb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.60;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.59, 10;
    %load/vec4 v0x7fbc69739110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.59;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.58, 9;
    %load/vec4 v0x7fbc69738e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.58;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.56, 8;
    %vpi_call 2 115 "$display", "Mismatch at index 7: Inputs = [%b, %b], Generated = [%b, %b, %b, %b, %b, %b, %b], Reference = [%b, %b, %b, %b, %b, %b, %b]", 1'b1, 1'b1, v0x7fbc69738da0_0, v0x7fbc69739060_0, v0x7fbc69739220_0, v0x7fbc69738f00_0, v0x7fbc69738fb0_0, v0x7fbc69739110_0, v0x7fbc69738e30_0, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7fbc69738d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbc69738d10_0, 0, 32;
    %jmp T_0.57;
T_0.56 ;
    %vpi_call 2 120 "$display", "Test 7 passed!" {0 0 0};
T_0.57 ;
    %load/vec4 v0x7fbc69738d10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 2 124 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.65;
T_0.64 ;
    %vpi_call 2 126 "$display", "%0d mismatches out of %0d total tests.", v0x7fbc69738d10_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.65 ;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Gates_0_tb.v";
    "Self-consistency/modules/Gates.v";
