<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Control register for lane 0"><meta name="keywords" content="rust, rustlang, rust-lang, interp1_ctrl_lane0"><title>rp2040_pac::sio::interp1_ctrl_lane0 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script defer src="../../../main.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module interp1_ctrl_lane0</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#structs">Structs</a></li></ul></div></section></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../rp2040_pac/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">sio</a>::<wbr><a class="mod" href="#">interp1_ctrl_lane0</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane0.rs.html#1-545">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Control register for lane 0</p>
</div></details><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.ADD_RAW_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::ADD_RAW_R struct">ADD_RAW_R</a></div><div class="item-right docblock-short"><p>Field <code>ADD_RAW</code> reader - If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.ADD_RAW_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::ADD_RAW_W struct">ADD_RAW_W</a></div><div class="item-right docblock-short"><p>Field <code>ADD_RAW</code> writer - If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CLAMP_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::CLAMP_R struct">CLAMP_R</a></div><div class="item-right docblock-short"><p>Field <code>CLAMP</code> reader - Only present on INTERP1 on each core. If CLAMP mode is enabled:</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CLAMP_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::CLAMP_W struct">CLAMP_W</a></div><div class="item-right docblock-short"><p>Field <code>CLAMP</code> writer - Only present on INTERP1 on each core. If CLAMP mode is enabled:</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CROSS_INPUT_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::CROSS_INPUT_R struct">CROSS_INPUT_R</a></div><div class="item-right docblock-short"><p>Field <code>CROSS_INPUT</code> reader - If 1, feed the opposite lane’s accumulator into this lane’s shift + mask hardware.<br />
Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CROSS_INPUT_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::CROSS_INPUT_W struct">CROSS_INPUT_W</a></div><div class="item-right docblock-short"><p>Field <code>CROSS_INPUT</code> writer - If 1, feed the opposite lane’s accumulator into this lane’s shift + mask hardware.<br />
Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CROSS_RESULT_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::CROSS_RESULT_R struct">CROSS_RESULT_R</a></div><div class="item-right docblock-short"><p>Field <code>CROSS_RESULT</code> reader - If 1, feed the opposite lane’s result into this lane’s accumulator on POP.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CROSS_RESULT_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::CROSS_RESULT_W struct">CROSS_RESULT_W</a></div><div class="item-right docblock-short"><p>Field <code>CROSS_RESULT</code> writer - If 1, feed the opposite lane’s result into this lane’s accumulator on POP.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.FORCE_MSB_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::FORCE_MSB_R struct">FORCE_MSB_R</a></div><div class="item-right docblock-short"><p>Field <code>FORCE_MSB</code> reader - ORed into bits 29:28 of the lane result presented to the processor on the bus.<br />
No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence<br />
of pointers into flash or SRAM.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.FORCE_MSB_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::FORCE_MSB_W struct">FORCE_MSB_W</a></div><div class="item-right docblock-short"><p>Field <code>FORCE_MSB</code> writer - ORed into bits 29:28 of the lane result presented to the processor on the bus.<br />
No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence<br />
of pointers into flash or SRAM.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.INTERP1_CTRL_LANE0_SPEC.html" title="rp2040_pac::sio::interp1_ctrl_lane0::INTERP1_CTRL_LANE0_SPEC struct">INTERP1_CTRL_LANE0_SPEC</a></div><div class="item-right docblock-short"><p>Control register for lane 0</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MASK_LSB_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::MASK_LSB_R struct">MASK_LSB_R</a></div><div class="item-right docblock-short"><p>Field <code>MASK_LSB</code> reader - The least-significant bit allowed to pass by the mask (inclusive)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MASK_LSB_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::MASK_LSB_W struct">MASK_LSB_W</a></div><div class="item-right docblock-short"><p>Field <code>MASK_LSB</code> writer - The least-significant bit allowed to pass by the mask (inclusive)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MASK_MSB_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::MASK_MSB_R struct">MASK_MSB_R</a></div><div class="item-right docblock-short"><p>Field <code>MASK_MSB</code> reader - The most-significant bit allowed to pass by the mask (inclusive)<br />
Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MASK_MSB_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::MASK_MSB_W struct">MASK_MSB_W</a></div><div class="item-right docblock-short"><p>Field <code>MASK_MSB</code> writer - The most-significant bit allowed to pass by the mask (inclusive)<br />
Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.OVERF0_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::OVERF0_R struct">OVERF0_R</a></div><div class="item-right docblock-short"><p>Field <code>OVERF0</code> reader - Indicates if any masked-off MSBs in ACCUM0 are set.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.OVERF1_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::OVERF1_R struct">OVERF1_R</a></div><div class="item-right docblock-short"><p>Field <code>OVERF1</code> reader - Indicates if any masked-off MSBs in ACCUM1 are set.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.OVERF_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::OVERF_R struct">OVERF_R</a></div><div class="item-right docblock-short"><p>Field <code>OVERF</code> reader - Set if either OVERF0 or OVERF1 is set.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::R struct">R</a></div><div class="item-right docblock-short"><p>Register <code>INTERP1_CTRL_LANE0</code> reader</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SHIFT_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::SHIFT_R struct">SHIFT_R</a></div><div class="item-right docblock-short"><p>Field <code>SHIFT</code> reader - Logical right-shift applied to accumulator before masking</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SHIFT_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::SHIFT_W struct">SHIFT_W</a></div><div class="item-right docblock-short"><p>Field <code>SHIFT</code> writer - Logical right-shift applied to accumulator before masking</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SIGNED_R.html" title="rp2040_pac::sio::interp1_ctrl_lane0::SIGNED_R struct">SIGNED_R</a></div><div class="item-right docblock-short"><p>Field <code>SIGNED</code> reader - If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits<br />
before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SIGNED_W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::SIGNED_W struct">SIGNED_W</a></div><div class="item-right docblock-short"><p>Field <code>SIGNED</code> writer - If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits<br />
before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.W.html" title="rp2040_pac::sio::interp1_ctrl_lane0::W struct">W</a></div><div class="item-right docblock-short"><p>Register <code>INTERP1_CTRL_LANE0</code> writer</p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>