#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Sat May 13 00:51:45 2017
# Process ID: 16180
# Current directory: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/bd_4831_kernel_0_0_synth_1
# Command line: vivado.exe -log bd_4831_kernel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_4831_kernel_0_0.tcl
# Log file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/bd_4831_kernel_0_0_synth_1/bd_4831_kernel_0_0.vds
# Journal file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/bd_4831_kernel_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source bd_4831_kernel_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 344.078 ; gain = 134.707
INFO: [Synth 8-638] synthesizing module 'bd_4831_kernel_0_0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_4/synth/bd_4831_kernel_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'addone' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone.v:12]
INFO: [Synth 8-638] synthesizing module 'addone_control_s_axi' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_control_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'addone_control_s_axi' (1#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_control_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_throttl' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_throttl' (2#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_throttl__parameterized0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_throttl__parameterized0' (2#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_write' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo' (3#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized0' (3#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_buffer' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_buffer' (4#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized1' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized1' (4#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized2' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized2' (4#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_write' (5#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_read' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized3' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized3' (5#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_buffer__parameterized0' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_buffer__parameterized0' (5#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_reg_slice' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_reg_slice' (6#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized4' [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized4' (6#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_read' (7#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi' (8#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone_gmem_m_axi.v:10]
INFO: [Synth 8-256] done synthesizing module 'addone' (9#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ipshared/ac72/hdl/verilog/addone.v:12]
INFO: [Synth 8-256] done synthesizing module 'bd_4831_kernel_0_0' (10#1) [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_4/synth/bd_4831_kernel_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 478.270 ; gain = 268.898
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 478.270 ; gain = 268.898
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 847.957 ; gain = 8.160
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 847.957 ; gain = 638.586
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|addone_gmem_m_axi_buffer | mem_reg    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|addone_gmem_m_axi_buffer | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 847.957 ; gain = 638.586
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 847.957 ; gain = 638.586

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   101|
|2     |LUT1     |   230|
|3     |LUT2     |   151|
|4     |LUT3     |  1017|
|5     |LUT4     |   630|
|6     |LUT5     |   630|
|7     |LUT6     |   232|
|8     |MUXF7    |   496|
|9     |MUXF8    |   248|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     8|
|12    |SRL16E   |     2|
|13    |SRLC32E  |   992|
|14    |FDRE     |  5143|
|15    |FDSE     |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 847.957 ; gain = 638.586
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 851.719 ; gain = 579.602
