Analysis & Synthesis report for DE10_Replica1
Mon Feb 23 13:09:01 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|uart_state
 10. State Machine - |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|uart_state
 11. State Machine - |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: pll_clock:mclk|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: hexto7seg:h0
 20. Parameter Settings for User Entity Instance: hexto7seg:h1
 21. Parameter Settings for User Entity Instance: hexto7seg:h2
 22. Parameter Settings for User Entity Instance: hexto7seg:h3
 23. Parameter Settings for User Entity Instance: hexto7seg:h4
 24. Parameter Settings for User Entity Instance: hexto7seg:h5
 25. Parameter Settings for User Entity Instance: Replica1_CORE:ap1
 26. Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia
 27. Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia|uart_send:send
 28. Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv
 29. Parameter Settings for User Entity Instance: sram_sdram_bridge:bridge
 30. Parameter Settings for User Entity Instance: sdram_controller:sdram
 31. altpll Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "sdram_controller:sdram"
 33. Port Connectivity Checks: "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk"
 34. Port Connectivity Checks: "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu"
 35. Port Connectivity Checks: "Replica1_CORE:ap1"
 36. Port Connectivity Checks: "frac_clk_div:sclk"
 37. Port Connectivity Checks: "frac_clk_div:cclk"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 23 13:09:00 2026           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; DE10_Replica1                                   ;
; Top-level Entity Name              ; DE10_Replica1                                   ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 1,382                                           ;
;     Total combinational functions  ; 1,281                                           ;
;     Dedicated logic registers      ; 414                                             ;
; Total registers                    ; 414                                             ;
; Total pins                         ; 185                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; DE10_Replica1      ; DE10_Replica1      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 24                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+--------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library ;
+--------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; ../../rtl/sdram/sram_sdram_bridge.vhd      ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd       ;         ;
; ../../rtl/sdram/sdram_controller.vhd       ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd        ;         ;
; ../../rtl/cpu/mx65.vhd                     ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd                      ;         ;
; ../../rtl/cpu/CPU_MX65.vhd                 ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd                  ;         ;
; ../../rtl/cpu/cpu_clock_gen.vhd            ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd             ;         ;
; ../../rtl/utils/frac_clk_div.vhd           ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd            ;         ;
; ../../rtl/utils/hexto7seg.vhd              ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/hexto7seg.vhd               ;         ;
; ../../rtl/peripherals/pia/pia_uart.vhd     ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd      ;         ;
; ../../rtl/rom/WOZMON65.vhd                 ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd                  ;         ;
; ../../rtl/core/Replica1_CORE.vhd           ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd            ;         ;
; ../../rtl/peripherals/pia/uart_send.vhd    ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd     ;         ;
; ../../rtl/peripherals/pia/uart_receive.vhd ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd  ;         ;
; DE10_Replica1.vhd                          ; yes             ; User VHDL File               ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd     ;         ;
; pll_clock.vhd                              ; yes             ; User Wizard-Generated File   ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/pll_clock.vhd         ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf                                           ;         ;
; aglobal241.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                       ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc                                      ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;         ;
; db/pll_clock_altpll.v                      ; yes             ; Auto-Generated Megafunction  ; //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/db/pll_clock_altpll.v ;         ;
+--------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,382                                                                                   ;
;                                             ;                                                                                         ;
; Total combinational functions               ; 1281                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                         ;
;     -- 4 input functions                    ; 740                                                                                     ;
;     -- 3 input functions                    ; 309                                                                                     ;
;     -- <=2 input functions                  ; 232                                                                                     ;
;                                             ;                                                                                         ;
; Logic elements by mode                      ;                                                                                         ;
;     -- normal mode                          ; 1149                                                                                    ;
;     -- arithmetic mode                      ; 132                                                                                     ;
;                                             ;                                                                                         ;
; Total registers                             ; 414                                                                                     ;
;     -- Dedicated logic registers            ; 414                                                                                     ;
;     -- I/O registers                        ; 0                                                                                       ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 185                                                                                     ;
;                                             ;                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 1                                                                                       ;
;     -- PLLs                                 ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 183                                                                                     ;
; Total fan-out                               ; 6164                                                                                    ;
; Average fan-out                             ; 2.88                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                   ; Entity Name       ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-------------------+--------------+
; |DE10_Replica1                             ; 1281 (54)           ; 414 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |DE10_Replica1                                                                        ; DE10_Replica1     ; work         ;
;    |Replica1_CORE:ap1|                     ; 808 (25)            ; 236 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1                                                      ; Replica1_CORE     ; work         ;
;       |CPU_MX65:\gen_cpu0:c2:cpu|          ; 452 (0)             ; 122 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu                            ; CPU_MX65          ; work         ;
;          |cpu_clock_gen:clk|               ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk          ; cpu_clock_gen     ; work         ;
;          |mx65:mx65_inst|                  ; 450 (450)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst             ; mx65              ; work         ;
;       |WOZMON65:\woz65:rom|                ; 205 (205)           ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|WOZMON65:\woz65:rom                                  ; WOZMON65          ; work         ;
;       |pia_uart:pia|                       ; 126 (46)            ; 106 (60)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia                                         ; pia_uart          ; work         ;
;          |uart_receive:recv|               ; 52 (52)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv                       ; uart_receive      ; work         ;
;          |uart_send:send|                  ; 28 (28)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send                          ; uart_send         ; work         ;
;    |frac_clk_div:cclk|                     ; 59 (59)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|frac_clk_div:cclk                                                      ; frac_clk_div      ; work         ;
;    |frac_clk_div:sclk|                     ; 37 (37)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|frac_clk_div:sclk                                                      ; frac_clk_div      ; work         ;
;    |hexto7seg:h0|                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h0                                                           ; hexto7seg         ; work         ;
;    |hexto7seg:h1|                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h1                                                           ; hexto7seg         ; work         ;
;    |hexto7seg:h2|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h2                                                           ; hexto7seg         ; work         ;
;    |hexto7seg:h3|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h3                                                           ; hexto7seg         ; work         ;
;    |hexto7seg:h4|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h4                                                           ; hexto7seg         ; work         ;
;    |hexto7seg:h5|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h5                                                           ; hexto7seg         ; work         ;
;    |pll_clock:mclk|                        ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|pll_clock:mclk                                                         ; pll_clock         ; work         ;
;       |altpll:altpll_component|            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|pll_clock:mclk|altpll:altpll_component                                 ; altpll            ; work         ;
;          |pll_clock_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated ; pll_clock_altpll  ; work         ;
;    |sdram_controller:sdram|                ; 229 (229)           ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|sdram_controller:sdram                                                 ; sdram_controller  ; work         ;
;    |sram_sdram_bridge:bridge|              ; 38 (38)             ; 62 (62)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|sram_sdram_bridge:bridge                                               ; sram_sdram_bridge ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |DE10_Replica1|pll_clock:mclk ; pll_clock.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|uart_state                                                   ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+----------------------+
; Name                   ; uart_state.UART_STROBE ; uart_state.UART_STOP ; uart_state.UART_DATA ; uart_state.UART_START ; uart_state.UART_IDLE ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+----------------------+
; uart_state.UART_IDLE   ; 0                      ; 0                    ; 0                    ; 0                     ; 0                    ;
; uart_state.UART_START  ; 0                      ; 0                    ; 0                    ; 1                     ; 1                    ;
; uart_state.UART_DATA   ; 0                      ; 0                    ; 1                    ; 0                     ; 1                    ;
; uart_state.UART_STOP   ; 0                      ; 1                    ; 0                    ; 0                     ; 1                    ;
; uart_state.UART_STROBE ; 1                      ; 0                    ; 0                    ; 0                     ; 1                    ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|uart_state                            ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+
; Name                  ; uart_state.UART_STOP ; uart_state.UART_DATA ; uart_state.UART_START ; uart_state.UART_IDLE ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+
; uart_state.UART_IDLE  ; 0                    ; 0                    ; 0                     ; 0                    ;
; uart_state.UART_START ; 0                    ; 0                    ; 1                     ; 1                    ;
; uart_state.UART_DATA  ; 0                    ; 1                    ; 0                     ; 1                    ;
; uart_state.UART_STOP  ; 1                    ; 0                    ; 0                     ; 1                    ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------+------------+------------+------------+------------+------------+---------------+-----------------+------------+-----------+------------+-----------------+------------+------------+-----------------+--------------+-------------+------------+------------+------------+-------------------------+-----------------+-----------+------------+--------------------+------------+-----------------+-----------------+------------+-----------------+----------+----------+
; Name                    ; state.TMOD ; state.TFIX ; state.RTS5 ; state.BRK6 ; state.BRK5 ; state.IZX4 ; state.JMPIND4 ; state.RTS4_RTI5 ; state.IZY3 ; state.BR3 ; state.RTI3 ; state.RTS3_RTI4 ; state.PLP3 ; state.PLA3 ; state.BRK3_JSR4 ; state.TWRITE ; state.TREAD ; state.ABY2 ; state.ABX2 ; state.ZPY2 ; state.IZY2_IZX3_JMPIND3 ; state.IZX2_ZPX2 ; state.BR2 ; state.ABS2 ; state.JMPABS2_JSR5 ; state.JSR2 ; state.PLX2_RTX2 ; state.PHP2_BRK4 ; state.PHA2 ; state.BRK2_JSR3 ; state.T1 ; state.T0 ;
+-------------------------+------------+------------+------------+------------+------------+------------+---------------+-----------------+------------+-----------+------------+-----------------+------------+------------+-----------------+--------------+-------------+------------+------------+------------+-------------------------+-----------------+-----------+------------+--------------------+------------+-----------------+-----------------+------------+-----------------+----------+----------+
; state.T0                ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 0        ;
; state.T1                ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 1        ; 1        ;
; state.BRK2_JSR3         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 1               ; 0        ; 1        ;
; state.PHA2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 1          ; 0               ; 0        ; 1        ;
; state.PHP2_BRK4         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 1               ; 0          ; 0               ; 0        ; 1        ;
; state.PLX2_RTX2         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 1               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.JSR2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 1          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.JMPABS2_JSR5      ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 1                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.ABS2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 1          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BR2               ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 1         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.IZX2_ZPX2         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 1               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.IZY2_IZX3_JMPIND3 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 1                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.ZPY2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 1          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.ABX2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 1          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.ABY2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 1          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.TREAD             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 1           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.TWRITE            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 1            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BRK3_JSR4         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 1               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.PLA3              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 1          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.PLP3              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 1          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.RTS3_RTI4         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 1               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.RTI3              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 1          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BR3               ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 1         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.IZY3              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 1          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.RTS4_RTI5         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 1               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.JMPIND4           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.IZX4              ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BRK5              ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BRK6              ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.RTS5              ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.TFIX              ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.TMOD              ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
+-------------------------+------------+------------+------------+------------+------------+------------+---------------+-----------------+------------+-----------+------------+-----------------+------------+------------+-----------------+--------------+-------------+------------+------------+------------+-------------------------+-----------------+-----------+------------+--------------------+------------+-----------------+-----------------+------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; sdram_controller:sdram|addr_row_latched[0]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[0]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_row_latched[1]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[1]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_row_latched[2]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[2]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_row_latched[3]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[3]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_row_latched[4]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[4]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[5]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[6]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[7]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[8]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|addr_col_latched[9]          ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|byte_en_latched[0]           ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|byte_en_latched[1]           ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|wr_n_latched                 ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|refresh_postponed_next       ; sdram_controller:sdram|Mux140 ; yes                    ;
; sdram_controller:sdram|din_latched[0]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[1]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[2]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[3]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[4]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[5]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[6]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[7]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[8]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[9]               ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[10]              ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[11]              ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[12]              ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[13]              ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[14]              ; sdram_controller:sdram|Mux2   ; yes                    ;
; sdram_controller:sdram|din_latched[15]              ; sdram_controller:sdram|Mux2   ; yes                    ;
; Number of user-specified and inferred latches = 35  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+---------------------------------------------------------------------+----------------------------------------+
; Register name                                                       ; Reason for Removal                     ;
+---------------------------------------------------------------------+----------------------------------------+
; sdram_controller:sdram|sdram_cs_n                                   ; Stuck at GND due to stuck port data_in ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|nmi_mask ; Lost fanout                            ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|b        ; Stuck at VCC due to stuck port data_in ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|nmi_reg  ; Stuck at GND due to stuck port data_in ;
; frac_clk_div:sclk|accum[0]                                          ; Stuck at GND due to stuck port data_in ;
; sdram_controller:sdram|sdram_addr[11,12]                            ; Stuck at GND due to stuck port data_in ;
; sdram_controller:sdram|sdram_ba[0,1]                                ; Stuck at GND due to stuck port data_in ;
; Replica1_CORE:ap1|pia_uart:pia|tx_data[7]                           ; Stuck at GND due to stuck port data_in ;
; Replica1_CORE:ap1|pia_uart:pia|uart_send:send|byte[7]               ; Stuck at GND due to stuck port data_in ;
; sdram_controller:sdram|active_row[5..12]                            ; Stuck at GND due to stuck port data_in ;
; sdram_controller:sdram|active_bank[0,1]                             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 21                              ;                                        ;
+---------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+-------------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                ;
+-------------------------------------------+---------------------------+-------------------------------------------------------+
; Replica1_CORE:ap1|pia_uart:pia|tx_data[7] ; Stuck at GND              ; Replica1_CORE:ap1|pia_uart:pia|uart_send:send|byte[7] ;
;                                           ; due to stuck port data_in ;                                                       ;
+-------------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 414   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 224   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 298   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[5]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[4]    ; 3       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[6]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[7]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|reset_reg ; 11      ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|i         ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[1]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[2]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[3]    ; 2       ;
; Replica1_CORE:ap1|pia_uart:pia|rx_strobe_sync[2]                     ; 2       ;
; Replica1_CORE:ap1|pia_uart:pia|rx_strobe_prev                        ; 1       ;
; Replica1_CORE:ap1|pia_uart:pia|tx_strobe_n                           ; 5       ;
; Replica1_CORE:ap1|pia_uart:pia|rx_strobe_sync[1]                     ; 1       ;
; Replica1_CORE:ap1|pia_uart:pia|rx_strobe_sync[0]                     ; 1       ;
; Total number of inverted registers = 15                              ;         ;
+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|cra[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|crb[5]                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram|active_row[4]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[7]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|dl[1]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|tx_data[0]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|ddra[7]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|ddrb[5]                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_Replica1|frac_clk_div:cclk|counter[5]                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_Replica1|sram_sdram_bridge:bridge|refresh_counter[7]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[6]         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram|dout[1]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pcl[7]         ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram|refresh_count[0]                                   ;
; 18:1               ; 9 bits    ; 108 LEs       ; 18 LEs               ; 90 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram|sdram_addr[8]                                      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram|sdram_dqm[0]                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|clocks[2]                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|data_out[4]                                ;
; 18:1               ; 5 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram|seq_count[13]                                      ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram|seq_count[10]                                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram|seq_count[3]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[2]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|cpu_divider[5]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|alu_b[0]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|bitno                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|bitno                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|control.clcsec ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|cpu_divider[6]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|alu_out[5]     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector50     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector31     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector35     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|data_bus[5]                                             ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|sdram_controller:sdram|Mux97                                              ;
; 1:1                ; 34 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|sdram_controller:sdram|Mux114                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|Selector11                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|Selector8                   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|Selector15               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|Selector13               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clock:mclk|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------+
; Parameter Name                ; Value                       ; Type                  ;
+-------------------------------+-----------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped               ;
; PLL_TYPE                      ; AUTO                        ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clock ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped               ;
; SCAN_CHAIN                    ; LONG                        ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped               ;
; LOCK_HIGH                     ; 1                           ; Untyped               ;
; LOCK_LOW                      ; 1                           ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped               ;
; SKIP_VCO                      ; OFF                         ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped               ;
; BANDWIDTH                     ; 0                           ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped               ;
; DOWN_SPREAD                   ; 0                           ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 12                          ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 12                          ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK1_DIVIDE_BY                ; 5                           ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 5                           ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped               ;
; DPA_DIVIDER                   ; 0                           ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped               ;
; VCO_MIN                       ; 0                           ; Untyped               ;
; VCO_MAX                       ; 0                           ; Untyped               ;
; VCO_CENTER                    ; 0                           ; Untyped               ;
; PFD_MIN                       ; 0                           ; Untyped               ;
; PFD_MAX                       ; 0                           ; Untyped               ;
; M_INITIAL                     ; 0                           ; Untyped               ;
; M                             ; 0                           ; Untyped               ;
; N                             ; 1                           ; Untyped               ;
; M2                            ; 1                           ; Untyped               ;
; N2                            ; 1                           ; Untyped               ;
; SS                            ; 1                           ; Untyped               ;
; C0_HIGH                       ; 0                           ; Untyped               ;
; C1_HIGH                       ; 0                           ; Untyped               ;
; C2_HIGH                       ; 0                           ; Untyped               ;
; C3_HIGH                       ; 0                           ; Untyped               ;
; C4_HIGH                       ; 0                           ; Untyped               ;
; C5_HIGH                       ; 0                           ; Untyped               ;
; C6_HIGH                       ; 0                           ; Untyped               ;
; C7_HIGH                       ; 0                           ; Untyped               ;
; C8_HIGH                       ; 0                           ; Untyped               ;
; C9_HIGH                       ; 0                           ; Untyped               ;
; C0_LOW                        ; 0                           ; Untyped               ;
; C1_LOW                        ; 0                           ; Untyped               ;
; C2_LOW                        ; 0                           ; Untyped               ;
; C3_LOW                        ; 0                           ; Untyped               ;
; C4_LOW                        ; 0                           ; Untyped               ;
; C5_LOW                        ; 0                           ; Untyped               ;
; C6_LOW                        ; 0                           ; Untyped               ;
; C7_LOW                        ; 0                           ; Untyped               ;
; C8_LOW                        ; 0                           ; Untyped               ;
; C9_LOW                        ; 0                           ; Untyped               ;
; C0_INITIAL                    ; 0                           ; Untyped               ;
; C1_INITIAL                    ; 0                           ; Untyped               ;
; C2_INITIAL                    ; 0                           ; Untyped               ;
; C3_INITIAL                    ; 0                           ; Untyped               ;
; C4_INITIAL                    ; 0                           ; Untyped               ;
; C5_INITIAL                    ; 0                           ; Untyped               ;
; C6_INITIAL                    ; 0                           ; Untyped               ;
; C7_INITIAL                    ; 0                           ; Untyped               ;
; C8_INITIAL                    ; 0                           ; Untyped               ;
; C9_INITIAL                    ; 0                           ; Untyped               ;
; C0_MODE                       ; BYPASS                      ; Untyped               ;
; C1_MODE                       ; BYPASS                      ; Untyped               ;
; C2_MODE                       ; BYPASS                      ; Untyped               ;
; C3_MODE                       ; BYPASS                      ; Untyped               ;
; C4_MODE                       ; BYPASS                      ; Untyped               ;
; C5_MODE                       ; BYPASS                      ; Untyped               ;
; C6_MODE                       ; BYPASS                      ; Untyped               ;
; C7_MODE                       ; BYPASS                      ; Untyped               ;
; C8_MODE                       ; BYPASS                      ; Untyped               ;
; C9_MODE                       ; BYPASS                      ; Untyped               ;
; C0_PH                         ; 0                           ; Untyped               ;
; C1_PH                         ; 0                           ; Untyped               ;
; C2_PH                         ; 0                           ; Untyped               ;
; C3_PH                         ; 0                           ; Untyped               ;
; C4_PH                         ; 0                           ; Untyped               ;
; C5_PH                         ; 0                           ; Untyped               ;
; C6_PH                         ; 0                           ; Untyped               ;
; C7_PH                         ; 0                           ; Untyped               ;
; C8_PH                         ; 0                           ; Untyped               ;
; C9_PH                         ; 0                           ; Untyped               ;
; L0_HIGH                       ; 1                           ; Untyped               ;
; L1_HIGH                       ; 1                           ; Untyped               ;
; G0_HIGH                       ; 1                           ; Untyped               ;
; G1_HIGH                       ; 1                           ; Untyped               ;
; G2_HIGH                       ; 1                           ; Untyped               ;
; G3_HIGH                       ; 1                           ; Untyped               ;
; E0_HIGH                       ; 1                           ; Untyped               ;
; E1_HIGH                       ; 1                           ; Untyped               ;
; E2_HIGH                       ; 1                           ; Untyped               ;
; E3_HIGH                       ; 1                           ; Untyped               ;
; L0_LOW                        ; 1                           ; Untyped               ;
; L1_LOW                        ; 1                           ; Untyped               ;
; G0_LOW                        ; 1                           ; Untyped               ;
; G1_LOW                        ; 1                           ; Untyped               ;
; G2_LOW                        ; 1                           ; Untyped               ;
; G3_LOW                        ; 1                           ; Untyped               ;
; E0_LOW                        ; 1                           ; Untyped               ;
; E1_LOW                        ; 1                           ; Untyped               ;
; E2_LOW                        ; 1                           ; Untyped               ;
; E3_LOW                        ; 1                           ; Untyped               ;
; L0_INITIAL                    ; 1                           ; Untyped               ;
; L1_INITIAL                    ; 1                           ; Untyped               ;
; G0_INITIAL                    ; 1                           ; Untyped               ;
; G1_INITIAL                    ; 1                           ; Untyped               ;
; G2_INITIAL                    ; 1                           ; Untyped               ;
; G3_INITIAL                    ; 1                           ; Untyped               ;
; E0_INITIAL                    ; 1                           ; Untyped               ;
; E1_INITIAL                    ; 1                           ; Untyped               ;
; E2_INITIAL                    ; 1                           ; Untyped               ;
; E3_INITIAL                    ; 1                           ; Untyped               ;
; L0_MODE                       ; BYPASS                      ; Untyped               ;
; L1_MODE                       ; BYPASS                      ; Untyped               ;
; G0_MODE                       ; BYPASS                      ; Untyped               ;
; G1_MODE                       ; BYPASS                      ; Untyped               ;
; G2_MODE                       ; BYPASS                      ; Untyped               ;
; G3_MODE                       ; BYPASS                      ; Untyped               ;
; E0_MODE                       ; BYPASS                      ; Untyped               ;
; E1_MODE                       ; BYPASS                      ; Untyped               ;
; E2_MODE                       ; BYPASS                      ; Untyped               ;
; E3_MODE                       ; BYPASS                      ; Untyped               ;
; L0_PH                         ; 0                           ; Untyped               ;
; L1_PH                         ; 0                           ; Untyped               ;
; G0_PH                         ; 0                           ; Untyped               ;
; G1_PH                         ; 0                           ; Untyped               ;
; G2_PH                         ; 0                           ; Untyped               ;
; G3_PH                         ; 0                           ; Untyped               ;
; E0_PH                         ; 0                           ; Untyped               ;
; E1_PH                         ; 0                           ; Untyped               ;
; E2_PH                         ; 0                           ; Untyped               ;
; E3_PH                         ; 0                           ; Untyped               ;
; M_PH                          ; 0                           ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped               ;
; CLK0_COUNTER                  ; G0                          ; Untyped               ;
; CLK1_COUNTER                  ; G0                          ; Untyped               ;
; CLK2_COUNTER                  ; G0                          ; Untyped               ;
; CLK3_COUNTER                  ; G0                          ; Untyped               ;
; CLK4_COUNTER                  ; G0                          ; Untyped               ;
; CLK5_COUNTER                  ; G0                          ; Untyped               ;
; CLK6_COUNTER                  ; E0                          ; Untyped               ;
; CLK7_COUNTER                  ; E1                          ; Untyped               ;
; CLK8_COUNTER                  ; E2                          ; Untyped               ;
; CLK9_COUNTER                  ; E3                          ; Untyped               ;
; L0_TIME_DELAY                 ; 0                           ; Untyped               ;
; L1_TIME_DELAY                 ; 0                           ; Untyped               ;
; G0_TIME_DELAY                 ; 0                           ; Untyped               ;
; G1_TIME_DELAY                 ; 0                           ; Untyped               ;
; G2_TIME_DELAY                 ; 0                           ; Untyped               ;
; G3_TIME_DELAY                 ; 0                           ; Untyped               ;
; E0_TIME_DELAY                 ; 0                           ; Untyped               ;
; E1_TIME_DELAY                 ; 0                           ; Untyped               ;
; E2_TIME_DELAY                 ; 0                           ; Untyped               ;
; E3_TIME_DELAY                 ; 0                           ; Untyped               ;
; M_TIME_DELAY                  ; 0                           ; Untyped               ;
; N_TIME_DELAY                  ; 0                           ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped               ;
; ENABLE0_COUNTER               ; L0                          ; Untyped               ;
; ENABLE1_COUNTER               ; L0                          ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped               ;
; LOOP_FILTER_C                 ; 5                           ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped               ;
; VCO_POST_SCALE                ; 0                           ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped               ;
; M_TEST_SOURCE                 ; 5                           ; Untyped               ;
; C0_TEST_SOURCE                ; 5                           ; Untyped               ;
; C1_TEST_SOURCE                ; 5                           ; Untyped               ;
; C2_TEST_SOURCE                ; 5                           ; Untyped               ;
; C3_TEST_SOURCE                ; 5                           ; Untyped               ;
; C4_TEST_SOURCE                ; 5                           ; Untyped               ;
; C5_TEST_SOURCE                ; 5                           ; Untyped               ;
; C6_TEST_SOURCE                ; 5                           ; Untyped               ;
; C7_TEST_SOURCE                ; 5                           ; Untyped               ;
; C8_TEST_SOURCE                ; 5                           ; Untyped               ;
; C9_TEST_SOURCE                ; 5                           ; Untyped               ;
; CBXI_PARAMETER                ; pll_clock_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped               ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hexto7seg:h0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; segments       ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hexto7seg:h1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; segments       ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hexto7seg:h2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; segments       ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hexto7seg:h3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; segments       ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hexto7seg:h4 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; segments       ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hexto7seg:h5 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; segments       ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replica1_CORE:ap1 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; cpu_type       ; 6502     ; String                             ;
; cpu_core       ; MX65     ; String                             ;
; rom            ; WOZMON65 ; String                             ;
; ram_size_kb    ; 48       ; Signed Integer                     ;
; baud_rate      ; 115200   ; Signed Integer                     ;
; has_aci        ; false    ; Enumerated                         ;
; has_mspi       ; false    ; Enumerated                         ;
; has_timer      ; false    ; Enumerated                         ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia ;
+----------------+---------+--------------------------------------------------+
; Parameter Name ; Value   ; Type                                             ;
+----------------+---------+--------------------------------------------------+
; clk_freq_hz    ; 1843200 ; Signed Integer                                   ;
; baud_rate      ; 115200  ; Signed Integer                                   ;
; bits           ; 8       ; Signed Integer                                   ;
+----------------+---------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia|uart_send:send ;
+----------------+---------+-----------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                            ;
+----------------+---------+-----------------------------------------------------------------+
; clk_freq_hz    ; 1843200 ; Signed Integer                                                  ;
; baud_rate      ; 115200  ; Signed Integer                                                  ;
; bits           ; 8       ; Signed Integer                                                  ;
+----------------+---------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv ;
+----------------+---------+--------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                               ;
+----------------+---------+--------------------------------------------------------------------+
; clk_freq_hz    ; 1843200 ; Signed Integer                                                     ;
; baud_rate      ; 115200  ; Signed Integer                                                     ;
; bits           ; 8       ; Signed Integer                                                     ;
+----------------+---------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_sdram_bridge:bridge ;
+------------------+------------------+---------------------------------+
; Parameter Name   ; Value            ; Type                            ;
+------------------+------------------+---------------------------------+
; addr_bits        ; 16               ; Signed Integer                  ;
; sdram_mhz        ; 120              ; Signed Integer                  ;
; generate_refresh ; true             ; Enumerated                      ;
; use_cache        ; true             ; Enumerated                      ;
; cache_size_bytes ; 1024             ; Signed Integer                  ;
; line_size_bytes  ; 16               ; Signed Integer                  ;
; ram_block_type   ; M9K, no_rw_check ; String                          ;
+------------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram ;
+--------------------+-------+----------------------------------------+
; Parameter Name     ; Value ; Type                                   ;
+--------------------+-------+----------------------------------------+
; freq_mhz           ; 120   ; Signed Integer                         ;
; row_bits           ; 13    ; Signed Integer                         ;
; col_bits           ; 10    ; Signed Integer                         ;
; trp_ns             ; 20    ; Signed Integer                         ;
; trcd_ns            ; 20    ; Signed Integer                         ;
; trfc_ns            ; 70    ; Signed Integer                         ;
; cas_latency        ; 2     ; Signed Integer                         ;
; use_auto_precharge ; false ; Enumerated                             ;
; use_auto_refresh   ; false ; Enumerated                             ;
+--------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll_clock:mclk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; addr[24..15] ; Input ; Info     ; Stuck at GND     ;
+--------------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk"                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; stretch ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu"                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nmi_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Replica1_CORE:ap1"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ext_tram_cs_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "frac_clk_div:sclk"    ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; divider[4..3]  ; Input ; Info     ; Stuck at VCC ;
; divider[13..9] ; Input ; Info     ; Stuck at GND ;
; divider[7..5]  ; Input ; Info     ; Stuck at GND ;
; divider[15]    ; Input ; Info     ; Stuck at GND ;
; divider[14]    ; Input ; Info     ; Stuck at VCC ;
; divider[8]     ; Input ; Info     ; Stuck at VCC ;
; divider[2]     ; Input ; Info     ; Stuck at GND ;
; divider[1]     ; Input ; Info     ; Stuck at VCC ;
; divider[0]     ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "frac_clk_div:cclk"     ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; divider[15..13] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_ff         ; 414                         ;
;     CLR               ; 10                          ;
;     CLR SLD           ; 17                          ;
;     ENA               ; 98                          ;
;     ENA CLR           ; 162                         ;
;     ENA CLR SLD       ; 35                          ;
;     ENA SCLR          ; 3                           ;
;     SCLR              ; 22                          ;
;     SLD               ; 6                           ;
;     plain             ; 61                          ;
; cycloneiii_io_obuf    ; 87                          ;
; cycloneiii_lcell_comb ; 1290                        ;
;     arith             ; 132                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 38                          ;
;     normal            ; 1158                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 271                         ;
;         4 data inputs ; 740                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 17.50                       ;
; Average LUT depth     ; 6.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Feb 23 13:08:51 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sram_sdram_bridge.vhd
    Info (12022): Found design unit 1: sram_sdram_bridge-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd Line: 121
    Info (12023): Found entity 1: sram_sdram_bridge File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd Line: 78
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 213
    Info (12023): Found entity 1: sdram_controller File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 171
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/mx65.vhd
    Info (12022): Found design unit 1: mx65-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 28
    Info (12023): Found entity 1: mx65 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_mx65.vhd
    Info (12022): Found design unit 1: CPU_MX65-MX65_impl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd Line: 42
    Info (12023): Found entity 1: CPU_MX65 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_clock_gen.vhd
    Info (12022): Found design unit 1: cpu_clock_gen-Behavioral File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd Line: 16
    Info (12023): Found entity 1: cpu_clock_gen File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/frac_clk_div.vhd
    Info (12022): Found design unit 1: frac_clk_div-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd Line: 14
    Info (12023): Found entity 1: frac_clk_div File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/hexto7seg.vhd
    Info (12022): Found design unit 1: hexto7seg-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/hexto7seg.vhd Line: 13
    Info (12023): Found entity 1: hexto7seg File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/hexto7seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd Line: 86
    Info (12023): Found entity 1: cpu68 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu65xx.vhd
    Info (12022): Found design unit 1: cpu65xx-fast File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd Line: 70
    Info (12023): Found entity 1: cpu65xx File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/pia_uart.vhd
    Info (12022): Found design unit 1: pia_uart-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd Line: 33
    Info (12023): Found entity 1: pia_uart File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/aci/aci.vhd
    Info (12022): Found design unit 1: aci-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd Line: 17
    Info (12023): Found entity 1: aci File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_8k.vhd
    Info (12022): Found design unit 1: ram_8k-SYN File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/ram_8k.vhd Line: 55
    Info (12023): Found entity 1: ram_8k File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/ram_8k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6800.vhd
    Info (12022): Found design unit 1: CPU_6800-MC6800_impl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd Line: 43
    Info (12023): Found entity 1: CPU_6800 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_65xx.vhd
    Info (12022): Found design unit 1: CPU_65XX-CPU65XX_impl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd Line: 43
    Info (12023): Found entity 1: CPU_65XX File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ram_de10.vhd
    Info (12022): Found design unit 1: RAM_DE10-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/RAM_DE10.vhd Line: 19
    Info (12023): Found entity 1: RAM_DE10 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/RAM_DE10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon68.vhd
    Info (12022): Found design unit 1: WOZMON68-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd Line: 14
    Info (12023): Found entity 1: WOZMON68 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon65.vhd
    Info (12022): Found design unit 1: WOZMON65-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd Line: 14
    Info (12023): Found entity 1: WOZMON65 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozaci.vhd
    Info (12022): Found design unit 1: WOZACI-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd Line: 14
    Info (12023): Found entity 1: WOZACI File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/basic.vhd
    Info (12022): Found design unit 1: BASIC-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd Line: 14
    Info (12023): Found entity 1: BASIC File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/core/replica1_core.vhd
    Info (12022): Found design unit 1: Replica1_CORE-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 41
    Info (12023): Found entity 1: Replica1_CORE File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/fractional_clock_divider.vhd
    Info (12022): Found design unit 1: fractional_clock_divider-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd Line: 18
    Info (12023): Found entity 1: fractional_clock_divider File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd Line: 14
    Info (12023): Found entity 1: clock_divider File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/prog_clock_divider.vhd
    Info (12022): Found design unit 1: prog_clock_divider-Behavioral File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd Line: 15
    Info (12023): Found entity 1: prog_clock_divider File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/nor_gate.vhd
    Info (12022): Found design unit 1: nor_gate-Behavioral File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd Line: 12
    Info (12023): Found entity 1: nor_gate File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/spi-master.vhd
    Info (12022): Found design unit 1: spi_master-behavioral File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd Line: 25
    Info (12023): Found entity 1: spi_master File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/nand3_gate.vhd
    Info (12022): Found design unit 1: nand3_gate-Behavioral File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nand3_gate.vhd Line: 13
    Info (12023): Found entity 1: nand3_gate File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nand3_gate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/mspi/mspi-iface.vhd
    Info (12022): Found design unit 1: mspi_iface-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd Line: 22
    Info (12023): Found entity 1: mspi_iface File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/timer/simple_timer.vhd
    Info (12022): Found design unit 1: simple_timer-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd Line: 18
    Info (12023): Found entity 1: simple_timer File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_send.vhd
    Info (12022): Found design unit 1: uart_send-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd Line: 21
    Info (12023): Found entity 1: uart_send File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_receive.vhd
    Info (12022): Found design unit 1: uart_receive-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd Line: 20
    Info (12023): Found entity 1: uart_receive File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file de10_replica1.vhd
    Info (12022): Found design unit 1: DE10_Replica1-top File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 62
    Info (12023): Found entity 1: DE10_Replica1 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon69.vhd
    Info (12022): Found design unit 1: WOZMON69-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd Line: 14
    Info (12023): Found entity 1: WOZMON69 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu09.vhd
    Info (12022): Found design unit 1: cpu09-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd Line: 213
    Info (12023): Found entity 1: cpu09 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd Line: 196
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6809.vhd
    Info (12022): Found design unit 1: CPU_6809-MC6809_impl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd Line: 43
    Info (12023): Found entity 1: CPU_6809 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/mon6809.vhd
    Info (12022): Found design unit 1: MON6809-rtl File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd Line: 14
    Info (12023): Found entity 1: MON6809 File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pll_clock.vhd
    Info (12022): Found design unit 1: pll_clock-SYN File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/pll_clock.vhd Line: 55
    Info (12023): Found entity 1: pll_clock File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/pll_clock.vhd Line: 43
Info (12127): Elaborating entity "DE10_Replica1" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE10_Replica1.vhd(258): used implicit default value for signal "tram_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 258
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(269): object "tram_cs_n" assigned a value but never read File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 269
Info (12128): Elaborating entity "pll_clock" for hierarchy "pll_clock:mclk" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 327
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clock:mclk|altpll:altpll_component" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/pll_clock.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "pll_clock:mclk|altpll:altpll_component" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/pll_clock.vhd Line: 149
Info (12133): Instantiated megafunction "pll_clock:mclk|altpll:altpll_component" with the following parameter: File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/pll_clock.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clock_altpll.v
    Info (12023): Found entity 1: pll_clock_altpll File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/db/pll_clock_altpll.v Line: 31
Info (12128): Elaborating entity "pll_clock_altpll" for hierarchy "pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "frac_clk_div" for hierarchy "frac_clk_div:cclk" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 333
Info (12128): Elaborating entity "hexto7seg" for hierarchy "hexto7seg:h0" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 350
Info (12128): Elaborating entity "Replica1_CORE" for hierarchy "Replica1_CORE:ap1" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 369
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(36): used implicit default value for signal "tape_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(360): used implicit default value for signal "mspi_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 360
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(361): used implicit default value for signal "aci_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 361
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(362): used implicit default value for signal "timer_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 362
Warning (10540): VHDL Signal Declaration warning at Replica1_CORE.vhd(366): used explicit default value for signal "nmi_n" because signal was never assigned a value File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 366
Warning (10540): VHDL Signal Declaration warning at Replica1_CORE.vhd(367): used explicit default value for signal "irq_n" because signal was never assigned a value File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 367
Warning (10540): VHDL Signal Declaration warning at Replica1_CORE.vhd(368): used explicit default value for signal "so_n" because signal was never assigned a value File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 368
Warning (10036): Verilog HDL or VHDL warning at Replica1_CORE.vhd(378): object "sync" assigned a value but never read File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 378
Warning (10873): Using initial value X (don't care) for net "spi_cs" at Replica1_CORE.vhd(32) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 32
Warning (10873): Using initial value X (don't care) for net "spi_sck" at Replica1_CORE.vhd(33) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "spi_mosi" at Replica1_CORE.vhd(34) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 34
Info (12128): Elaborating entity "CPU_MX65" for hierarchy "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 445
Info (12128): Elaborating entity "cpu_clock_gen" for hierarchy "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd Line: 85
Info (12128): Elaborating entity "mx65" for hierarchy "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd Line: 99
Info (12128): Elaborating entity "WOZMON65" for hierarchy "Replica1_CORE:ap1|WOZMON65:\woz65:rom" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 520
Info (12128): Elaborating entity "pia_uart" for hierarchy "Replica1_CORE:ap1|pia_uart:pia" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd Line: 566
Info (12128): Elaborating entity "uart_send" for hierarchy "Replica1_CORE:ap1|pia_uart:pia|uart_send:send" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd Line: 85
Info (12128): Elaborating entity "uart_receive" for hierarchy "Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd Line: 94
Info (12128): Elaborating entity "sram_sdram_bridge" for hierarchy "sram_sdram_bridge:bridge" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 399
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:sdram" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 430
Warning (10541): VHDL Signal Declaration warning at sdram_controller.vhd(197): used implicit default value for signal "refresh_active" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 197
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable "refresh_postponed_next", which holds its previous value in one or more paths through the process File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable "addr_bank_latched", which holds its previous value in one or more paths through the process File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable "addr_row_latched", which holds its previous value in one or more paths through the process File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable "addr_col_latched", which holds its previous value in one or more paths through the process File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable "byte_en_latched", which holds its previous value in one or more paths through the process File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable "wr_n_latched", which holds its previous value in one or more paths through the process File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable "din_latched", which holds its previous value in one or more paths through the process File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[0]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[1]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[2]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[3]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[4]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[5]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[6]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[7]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[8]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[9]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[10]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[11]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[12]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[13]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[14]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "din_latched[15]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "wr_n_latched" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "byte_en_latched[0]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "byte_en_latched[1]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[0]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[1]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[2]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[3]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[4]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[5]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[6]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[7]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[8]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_col_latched[9]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[0]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[1]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[2]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[3]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[4]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[5]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[6]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[7]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[8]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[9]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[10]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[11]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_row_latched[12]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_bank_latched[0]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "addr_bank_latched[1]" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Info (10041): Inferred latch for "refresh_postponed_next" at sdram_controller.vhd(417) File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 417
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer frac_clk_div:sclk|clk_out File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd Line: 10
    Warning (19017): Found clock multiplexer frac_clk_div:cclk|clk_out File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd Line: 10
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cpu_divider[8] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 296
    Warning (19017): Found clock multiplexer cpu_divider[9] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 296
    Warning (19017): Found clock multiplexer cpu_divider[10] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 296
    Warning (19017): Found clock multiplexer cpu_divider[11] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 296
    Warning (19017): Found clock multiplexer cpu_divider[12] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 296
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "Replica1_CORE:ap1|WOZMON65:\woz65:rom|rom" is uninferred because MIF is not supported for the selected family File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd Line: 17
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[1]" and its non-tri-state driver. File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 56
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 58
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[3]" is fed by GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13033): The pin "ARDUINO_IO[4]" is fed by GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13033): The pin "ARDUINO_IO[11]" is fed by GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13033): The pin "ARDUINO_IO[13]" is fed by GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
Warning (13012): Latch sdram_controller:sdram|refresh_postponed_next has unsafe behavior File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 305
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_controller:sdram|state[0] File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd Line: 352
Info (13000): Registers with preset signals will power-up high File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd Line: 684
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[1]~synth" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 55
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 18
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 18
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 19
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 19
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 23
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 32
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 33
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 34
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 35
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 39
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "LEDR[4]" driven by bidirectional pin "ARDUINO_IO[0]" cannot be tri-stated File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 39
Warning (14632): Output pin "LEDR[6]" driven by bidirectional pin "ARDUINO_IO[2]" cannot be tri-stated File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 39
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Replica1_CORE:ap1|pia_uart:pia|tx_strobe_n will power up to High File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd Line: 66
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "frac_clk_div:sclk|clk_out" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd Line: 10
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 14
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[1]" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[4]" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 50
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: //wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/DE10-Lite/DE10_Replica1.vhd Line: 50
Info (21057): Implemented 1616 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 1430 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings
    Info: Peak virtual memory: 4970 megabytes
    Info: Processing ended: Mon Feb 23 13:09:01 2026
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


