// Seed: 4026419953
program module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_4;
  assign id_4 = -1;
  always @(posedge id_2 or id_2) #1;
  assign id_4 = id_3;
endprogram
module module_1 #(
    parameter id_3 = 32'd1,
    parameter id_8 = 32'd38
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  input wire id_9;
  inout wire _id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_9
  );
  assign modCall_1.id_4 = 0;
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7[-1'b0-id_3] = $unsigned(22);
  ;
endmodule
