$date
	Sun Oct 23 05:07:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#686167
b1011 !
1"
#686170
b1011 &
b1011 %
1$
#686171
0"
#686174
b100010 &
b100010 %
#686178
b10001 &
b10001 %
#686182
b110100 &
b110100 %
#686186
b11010 &
b11010 %
#686190
b1101 &
b1101 %
#686194
b101000 &
b101000 %
#686198
b10100 &
b10100 %
#686202
b1010 &
b1010 %
#686206
b101 &
b101 %
#686210
b10000 &
b10000 %
#686214
b1000 &
b1000 %
#686218
b100 &
b100 %
#686222
b10 &
b10 %
#686226
b1 &
b1 %
1#
#686230
b0 &
0#
b0 %
0$
#1716662
b101 &
b101 %
1$
b101 !
1"
#1716663
0"
#1716666
b10000 &
b10000 %
#1716670
b1000 &
b1000 %
#1716674
b100 &
b100 %
#1716678
b10 &
b10 %
#1716682
b1 &
b1 %
1#
#1716686
b0 &
0#
b0 %
0$
#2714080
b10111 !
1"
#2714082
b10111 &
b10111 %
1$
#2714083
0"
#2714086
b1000110 &
b1000110 %
#2714090
b100011 &
b100011 %
#2714094
b1101010 &
b1101010 %
#2714098
b110101 &
b110101 %
#2714102
b10100000 &
b10100000 %
#2714106
b1010000 &
b1010000 %
#2714110
b101000 &
b101000 %
#2714114
b10100 &
b10100 %
#2714118
b1010 &
b1010 %
#2714122
b101 &
b101 %
#2714126
b10000 &
b10000 %
#2714130
b1000 &
b1000 %
#2714134
b100 &
b100 %
#2714138
b10 &
b10 %
#2714142
b1 &
1#
b1 %
#2714146
b0 &
b0 %
0#
0$
#4500012
