// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/17/2023 22:24:24"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projeto1 (
	CLOCK_50,
	FPGA_RESET_N,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	FPGA_RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|incrementa_PC|Add0~22 ;
wire \CPU|incrementa_PC|Add0~33_sumout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \CPU|incrementa_PC|Add0~34 ;
wire \CPU|incrementa_PC|Add0~25_sumout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \ROM1|memROM~28_combout ;
wire \ROM1|memROM~29_combout ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \ROM1|memROM~31_combout ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \ROM1|memROM~30_combout ;
wire \ROM1|memROM~32_combout ;
wire \ROM1|memROM~41_combout ;
wire \ROM1|memROM~43_combout ;
wire \ROM1|memROM~42_combout ;
wire \ROM1|memROM~40_combout ;
wire \ROM1|memROM~44_combout ;
wire \CPU|Dec_Instruction|sinais_controle[11]~7_combout ;
wire \ROM1|memROM~10_combout ;
wire \ROM1|memROM~11_combout ;
wire \ROM1|memROM~13_combout ;
wire \ROM1|memROM~12_combout ;
wire \ROM1|memROM~14_combout ;
wire \ROM1|memROM~15_combout ;
wire \CPU|Mux_Prox_PC|saida_MUX[5]~6_combout ;
wire \ROM1|memROM~23_combout ;
wire \ROM1|memROM~24_combout ;
wire \ROM1|memROM~25_combout ;
wire \ROM1|memROM~22_combout ;
wire \ROM1|memROM~26_combout ;
wire \ROM1|memROM~27_combout ;
wire \CPU|incrementa_PC|Add0~9_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[0]~2_combout ;
wire \CPU|incrementa_PC|Add0~10 ;
wire \CPU|incrementa_PC|Add0~13_sumout ;
wire \ROM1|memROM~19_combout ;
wire \ROM1|memROM~17_combout ;
wire \ROM1|memROM~16_combout ;
wire \ROM1|memROM~18_combout ;
wire \ROM1|memROM~20_combout ;
wire \ROM1|memROM~21_combout ;
wire \CPU|Mux_Prox_PC|saida_MUX[1]~3_combout ;
wire \ROM1|memROM~56_combout ;
wire \ROM1|memROM~57_combout ;
wire \ROM1|memROM~58_combout ;
wire \ROM1|memROM~55_combout ;
wire \ROM1|memROM~59_combout ;
wire \ROM1|memROM~84_combout ;
wire \CPU|incrementa_PC|Add0~26 ;
wire \CPU|incrementa_PC|Add0~29_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[6]~7_combout ;
wire \ROM1|memROM~72_combout ;
wire \ROM1|memROM~73_combout ;
wire \ROM1|memROM~74_combout ;
wire \ROM1|memROM~71_combout ;
wire \ROM1|memROM~85_combout ;
wire \CPU|Mux_Prox_PC|saida_MUX[4]~8_combout ;
wire \ROM1|memROM~34_combout ;
wire \ROM1|memROM~36_combout ;
wire \ROM1|memROM~37_combout ;
wire \ROM1|memROM~35_combout ;
wire \ROM1|memROM~38_combout ;
wire \ROM1|memROM~81_combout ;
wire \ROM1|memROM~82_combout ;
wire \ROM1|memROM~33_combout ;
wire \CPU|Dec_Instruction|sinais_controle~1_combout ;
wire \CPU|Dec_Instruction|Equal12~2_combout ;
wire \CPU|Dec_Instruction|sinais_controle~2_combout ;
wire \CPU|Dec_Instruction|sinais_controle[4]~6_combout ;
wire \CPU|Dec_Instruction|sinais_controle[1]~0_combout ;
wire \ROM1|memROM~60_combout ;
wire \ROM1|memROM~61_combout ;
wire \ROM1|memROM~63_combout ;
wire \ROM1|memROM~62_combout ;
wire \ROM1|memROM~64_combout ;
wire \DECODER1|enableSWVector~0_combout ;
wire \ROM1|memROM~68_combout ;
wire \ROM1|memROM~67_combout ;
wire \ROM1|memROM~65_combout ;
wire \ROM1|memROM~66_combout ;
wire \ROM1|memROM~69_combout ;
wire \DECODER1|enableSWVector~2_combout ;
wire \DECODER1|enableSWVector~3_combout ;
wire \SW[6]~input_o ;
wire \CPU|Dec_Instruction|Equal12~0_combout ;
wire \ROM1|memROM~75_combout ;
wire \ROM1|memROM~77_combout ;
wire \ROM1|memROM~78_combout ;
wire \ROM1|memROM~76_combout ;
wire \ROM1|memROM~79_combout ;
wire \ROM1|memROM~80_combout ;
wire \ROM1|memROM~70_combout ;
wire \CPU|Bloco_Reg|REG2|DOUT[6]~feeder_combout ;
wire \CPU|ULA|saida[6]~12_combout ;
wire \CPU|ULA|saida[6]~13_combout ;
wire \CPU|Dec_Instruction|sinais_controle[4]~3_combout ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~2_combout ;
wire \ROM1|memROM~4_combout ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~9_combout ;
wire \ROM1|memROM~93_combout ;
wire \ROM1|memROM~8_combout ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~89_combout ;
wire \CPU|Dec_Instruction|sinais_controle[5]~4_combout ;
wire \CPU|Bloco_Reg|enableReg2~0_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[6]~feeder_combout ;
wire \CPU|Bloco_Reg|enableReg2~1_combout ;
wire \CPU|Bloco_Reg|REG3|DOUT[6]~feeder_combout ;
wire \CPU|Bloco_Reg|enableReg2~2_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[6]~feeder_combout ;
wire \CPU|Bloco_Reg|enableReg0~combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ;
wire \RAM1|ram~469feeder_combout ;
wire \CPU|Dec_Instruction|Equal12~3_combout ;
wire \DECODER1|enableLed9~1_combout ;
wire \RAM1|process_0~0_combout ;
wire \RAM1|ram~779_combout ;
wire \RAM1|ram~780_combout ;
wire \RAM1|ram~469_q ;
wire \RAM1|ram~717_combout ;
wire \RAM1|ram~718_combout ;
wire \RAM1|ram~245_q ;
wire \RAM1|ram~715_combout ;
wire \RAM1|ram~716_combout ;
wire \RAM1|ram~213_q ;
wire \RAM1|ram~781_combout ;
wire \RAM1|ram~782_combout ;
wire \RAM1|ram~501_q ;
wire \RAM1|ram~665_combout ;
wire \RAM1|ram~699_combout ;
wire \RAM1|ram~700_combout ;
wire \RAM1|ram~149_q ;
wire \RAM1|ram~701_combout ;
wire \RAM1|ram~702_combout ;
wire \RAM1|ram~181_q ;
wire \RAM1|ram~775_combout ;
wire \RAM1|ram~776_combout ;
wire \RAM1|ram~405_q ;
wire \RAM1|ram~777_combout ;
wire \RAM1|ram~778_combout ;
wire \RAM1|ram~437_q ;
wire \RAM1|ram~663_combout ;
wire \RAM1|ram~261feeder_combout ;
wire \RAM1|ram~755_combout ;
wire \RAM1|ram~756_combout ;
wire \RAM1|ram~261_q ;
wire \RAM1|ram~229feeder_combout ;
wire \RAM1|ram~747_combout ;
wire \RAM1|ram~748_combout ;
wire \RAM1|ram~229_q ;
wire \RAM1|ram~485feeder_combout ;
wire \RAM1|ram~811_combout ;
wire \RAM1|ram~812_combout ;
wire \RAM1|ram~485_q ;
wire \RAM1|ram~819_combout ;
wire \RAM1|ram~820_combout ;
wire \RAM1|ram~517_q ;
wire \RAM1|ram~666_combout ;
wire \RAM1|ram~731_combout ;
wire \RAM1|ram~732_combout ;
wire \RAM1|ram~165_q ;
wire \RAM1|ram~795_combout ;
wire \RAM1|ram~796_combout ;
wire \RAM1|ram~421_q ;
wire \RAM1|ram~739_combout ;
wire \RAM1|ram~740_combout ;
wire \RAM1|ram~197_q ;
wire \RAM1|ram~803_combout ;
wire \RAM1|ram~804_combout ;
wire \RAM1|ram~453_q ;
wire \RAM1|ram~664_combout ;
wire \RAM1|ram~667_combout ;
wire \RAM1|ram~117feeder_combout ;
wire \RAM1|ram~713_combout ;
wire \RAM1|ram~714_combout ;
wire \RAM1|ram~117_q ;
wire \RAM1|ram~373feeder_combout ;
wire \RAM1|ram~765_combout ;
wire \RAM1|ram~766_combout ;
wire \RAM1|ram~373_q ;
wire \RAM1|ram~751_combout ;
wire \RAM1|ram~752_combout ;
wire \RAM1|ram~133_q ;
wire \RAM1|ram~389feeder_combout ;
wire \RAM1|ram~815_combout ;
wire \RAM1|ram~816_combout ;
wire \RAM1|ram~389_q ;
wire \RAM1|ram~656_combout ;
wire \RAM1|ram~743_combout ;
wire \RAM1|ram~744_combout ;
wire \RAM1|ram~101_q ;
wire \RAM1|ram~763_combout ;
wire \RAM1|ram~764_combout ;
wire \RAM1|ram~341_q ;
wire \RAM1|ram~711_combout ;
wire \RAM1|ram~712_combout ;
wire \RAM1|ram~85_q ;
wire \RAM1|ram~807_combout ;
wire \RAM1|ram~808_combout ;
wire \RAM1|ram~357_q ;
wire \RAM1|ram~655_combout ;
wire \RAM1|ram~735_combout ;
wire \RAM1|ram~736_combout ;
wire \RAM1|ram~69_q ;
wire \RAM1|ram~697_combout ;
wire \RAM1|ram~698_combout ;
wire \RAM1|ram~53_q ;
wire \RAM1|ram~761_combout ;
wire \RAM1|ram~762_combout ;
wire \RAM1|ram~309_q ;
wire \RAM1|ram~799_combout ;
wire \RAM1|ram~800_combout ;
wire \RAM1|ram~325_q ;
wire \RAM1|ram~654_combout ;
wire \RAM1|ram~695_combout ;
wire \RAM1|ram~696_combout ;
wire \RAM1|ram~21_q ;
wire \RAM1|ram~293feeder_combout ;
wire \RAM1|ram~791_combout ;
wire \RAM1|ram~792_combout ;
wire \RAM1|ram~293_q ;
wire \RAM1|ram~727_combout ;
wire \RAM1|ram~728_combout ;
wire \RAM1|ram~37_q ;
wire \RAM1|ram~759_combout ;
wire \RAM1|ram~760_combout ;
wire \RAM1|ram~277_q ;
wire \RAM1|ram~653_combout ;
wire \RAM1|ram~657_combout ;
wire \RAM1|ram~703_combout ;
wire \RAM1|ram~704_combout ;
wire \RAM1|ram~29_q ;
wire \RAM1|ram~719_combout ;
wire \RAM1|ram~720_combout ;
wire \RAM1|ram~93_q ;
wire \RAM1|ram~767_combout ;
wire \RAM1|ram~768_combout ;
wire \RAM1|ram~285_q ;
wire \RAM1|ram~771_combout ;
wire \RAM1|ram~772_combout ;
wire \RAM1|ram~349_q ;
wire \RAM1|ram~658_combout ;
wire \RAM1|ram~753_combout ;
wire \RAM1|ram~754_combout ;
wire \RAM1|ram~141_q ;
wire \RAM1|ram~817_combout ;
wire \RAM1|ram~818_combout ;
wire \RAM1|ram~397_q ;
wire \RAM1|ram~801_combout ;
wire \RAM1|ram~802_combout ;
wire \RAM1|ram~333_q ;
wire \RAM1|ram~737_combout ;
wire \RAM1|ram~738_combout ;
wire \RAM1|ram~77_q ;
wire \RAM1|ram~661_combout ;
wire \RAM1|ram~773_combout ;
wire \RAM1|ram~774_combout ;
wire \RAM1|ram~381_q ;
wire \RAM1|ram~769_combout ;
wire \RAM1|ram~770_combout ;
wire \RAM1|ram~317_q ;
wire \RAM1|ram~705_combout ;
wire \RAM1|ram~706_combout ;
wire \RAM1|ram~61_q ;
wire \RAM1|ram~721_combout ;
wire \RAM1|ram~722_combout ;
wire \RAM1|ram~125_q ;
wire \RAM1|ram~659_combout ;
wire \RAM1|ram~729_combout ;
wire \RAM1|ram~730_combout ;
wire \RAM1|ram~45_q ;
wire \RAM1|ram~301feeder_combout ;
wire \RAM1|ram~793_combout ;
wire \RAM1|ram~794_combout ;
wire \RAM1|ram~301_q ;
wire \RAM1|ram~745_combout ;
wire \RAM1|ram~746_combout ;
wire \RAM1|ram~109_q ;
wire \RAM1|ram~809_combout ;
wire \RAM1|ram~810_combout ;
wire \RAM1|ram~365_q ;
wire \RAM1|ram~660_combout ;
wire \RAM1|ram~662_combout ;
wire \RAM1|ram~785_combout ;
wire \RAM1|ram~786_combout ;
wire \RAM1|ram~445_q ;
wire \RAM1|ram~741_combout ;
wire \RAM1|ram~742_combout ;
wire \RAM1|ram~205_q ;
wire \RAM1|ram~805_combout ;
wire \RAM1|ram~806_combout ;
wire \RAM1|ram~461_q ;
wire \RAM1|ram~709_combout ;
wire \RAM1|ram~710_combout ;
wire \RAM1|ram~189_q ;
wire \RAM1|ram~669_combout ;
wire \RAM1|ram~787_combout ;
wire \RAM1|ram~788_combout ;
wire \RAM1|ram~477_q ;
wire \RAM1|ram~237feeder_combout ;
wire \RAM1|ram~749_combout ;
wire \RAM1|ram~750_combout ;
wire \RAM1|ram~237_q ;
wire \RAM1|ram~493feeder_combout ;
wire \RAM1|ram~813_combout ;
wire \RAM1|ram~814_combout ;
wire \RAM1|ram~493_q ;
wire \RAM1|ram~723_combout ;
wire \RAM1|ram~724_combout ;
wire \RAM1|ram~221_q ;
wire \RAM1|ram~670_combout ;
wire \RAM1|ram~733_combout ;
wire \RAM1|ram~734_combout ;
wire \RAM1|ram~173_q ;
wire \RAM1|ram~413feeder_combout ;
wire \RAM1|ram~783_combout ;
wire \RAM1|ram~784_combout ;
wire \RAM1|ram~413_q ;
wire \RAM1|ram~157feeder_combout ;
wire \RAM1|ram~707_combout ;
wire \RAM1|ram~708_combout ;
wire \RAM1|ram~157_q ;
wire \RAM1|ram~797_combout ;
wire \RAM1|ram~798_combout ;
wire \RAM1|ram~429_q ;
wire \RAM1|ram~668_combout ;
wire \RAM1|ram~789_combout ;
wire \RAM1|ram~790_combout ;
wire \RAM1|ram~509_q ;
wire \RAM1|ram~821_combout ;
wire \RAM1|ram~822_combout ;
wire \RAM1|ram~525_q ;
wire \RAM1|ram~253feeder_combout ;
wire \RAM1|ram~725_combout ;
wire \RAM1|ram~726_combout ;
wire \RAM1|ram~253_q ;
wire \RAM1|ram~757_combout ;
wire \RAM1|ram~758_combout ;
wire \RAM1|ram~269_q ;
wire \RAM1|ram~671_combout ;
wire \RAM1|ram~672_combout ;
wire \RAM1|ram~673_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \Data_In[0]~1_combout ;
wire \Data_In[0]~0_combout ;
wire \RAM1|ram~319feeder_combout ;
wire \RAM1|ram~319_q ;
wire \RAM1|ram~447_q ;
wire \RAM1|ram~327_q ;
wire \RAM1|ram~455_q ;
wire \RAM1|ram~543_combout ;
wire \RAM1|ram~479_q ;
wire \RAM1|ram~351_q ;
wire \RAM1|ram~359_q ;
wire \RAM1|ram~487_q ;
wire \RAM1|ram~544_combout ;
wire \RAM1|ram~391_q ;
wire \RAM1|ram~383_q ;
wire \RAM1|ram~519feeder_combout ;
wire \RAM1|ram~519_q ;
wire \RAM1|ram~511_q ;
wire \RAM1|ram~545_combout ;
wire \RAM1|ram~295_q ;
wire \RAM1|ram~415_q ;
wire \RAM1|ram~287feeder_combout ;
wire \RAM1|ram~287_q ;
wire \RAM1|ram~423_q ;
wire \RAM1|ram~542_combout ;
wire \RAM1|ram~546_combout ;
wire \RAM1|ram~471_q ;
wire \RAM1|ram~439_q ;
wire \RAM1|ram~407feeder_combout ;
wire \RAM1|ram~407_q ;
wire \RAM1|ram~503_q ;
wire \RAM1|ram~540_combout ;
wire \RAM1|ram~335feeder_combout ;
wire \RAM1|ram~335_q ;
wire \RAM1|ram~303feeder_combout ;
wire \RAM1|ram~303_q ;
wire \RAM1|ram~271_q ;
wire \RAM1|ram~367_q ;
wire \RAM1|ram~537_combout ;
wire \RAM1|ram~311_q ;
wire \RAM1|ram~343_q ;
wire \RAM1|ram~279_q ;
wire \RAM1|ram~375_q ;
wire \RAM1|ram~538_combout ;
wire \RAM1|ram~463_q ;
wire \RAM1|ram~431_q ;
wire \RAM1|ram~399_q ;
wire \RAM1|ram~495_q ;
wire \RAM1|ram~539_combout ;
wire \RAM1|ram~541_combout ;
wire \RAM1|ram~175_q ;
wire \RAM1|ram~15_q ;
wire \RAM1|ram~143_q ;
wire \RAM1|ram~47_q ;
wire \RAM1|ram~527_combout ;
wire \RAM1|ram~111feeder_combout ;
wire \RAM1|ram~111_q ;
wire \RAM1|ram~207_q ;
wire \RAM1|ram~79feeder_combout ;
wire \RAM1|ram~79_q ;
wire \RAM1|ram~239_q ;
wire \RAM1|ram~529_combout ;
wire \RAM1|ram~87_q ;
wire \RAM1|ram~119_q ;
wire \RAM1|ram~215_q ;
wire \RAM1|ram~247_q ;
wire \RAM1|ram~530_combout ;
wire \RAM1|ram~23_q ;
wire \RAM1|ram~151_q ;
wire \RAM1|ram~183_q ;
wire \RAM1|ram~55_q ;
wire \RAM1|ram~528_combout ;
wire \RAM1|ram~531_combout ;
wire \RAM1|ram~191_q ;
wire \RAM1|ram~63_q ;
wire \RAM1|ram~199_q ;
wire \RAM1|ram~71_q ;
wire \RAM1|ram~533_combout ;
wire \RAM1|ram~167_q ;
wire \RAM1|ram~39_q ;
wire \RAM1|ram~31_q ;
wire \RAM1|ram~159_q ;
wire \RAM1|ram~532_combout ;
wire \RAM1|ram~95_q ;
wire \RAM1|ram~223_q ;
wire \RAM1|ram~103feeder_combout ;
wire \RAM1|ram~103_q ;
wire \RAM1|ram~231_q ;
wire \RAM1|ram~534_combout ;
wire \RAM1|ram~135_q ;
wire \RAM1|ram~255_q ;
wire \RAM1|ram~263_q ;
wire \RAM1|ram~127_q ;
wire \RAM1|ram~535_combout ;
wire \RAM1|ram~536_combout ;
wire \RAM1|ram~547_combout ;
wire \DECODER1|enableSWVector~1_combout ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \Data_In[0]~5_combout ;
wire \FPGA_RESET_N~input_o ;
wire \Data_In[0]~2_combout ;
wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[1]~input_o ;
wire \detectorKey1|saidaQ~0_combout ;
wire \detectorKey1|saidaQ~q ;
wire \detectorKey1|saida~combout ;
wire \FlipFlop_Key1|DOUT~feeder_combout ;
wire \DECODER1|clearReadKey0~0_combout ;
wire \DECODER1|clearReadKey0~1_combout ;
wire \DECODER1|enableLed9~0_combout ;
wire \DECODER1|clearReadKey1~combout ;
wire \FlipFlop_Key1|DOUT~q ;
wire \KEY[0]~input_o ;
wire \detectorKey0|saidaQ~0_combout ;
wire \detectorKey0|saidaQ~q ;
wire \detectorKey0|saida~combout ;
wire \FlipFlop_Key0|DOUT~feeder_combout ;
wire \DECODER1|clearReadKey0~combout ;
wire \FlipFlop_Key0|DOUT~q ;
wire \Data_In[0]~7_combout ;
wire \Data_In[0]~8_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ;
wire \CPU|ULA|Add0~34_cout ;
wire \CPU|ULA|Add0~2 ;
wire \CPU|ULA|Add0~5_sumout ;
wire \CPU|Bloco_Reg|REG3|DOUT[1]~feeder_combout ;
wire \CPU|ULA|saida[1]~2_combout ;
wire \CPU|ULA|saida[1]~3_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[1]~feeder_combout ;
wire \CPU|Bloco_Reg|REG2|DOUT[1]~feeder_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ;
wire \RAM1|ram~400_q ;
wire \RAM1|ram~272feeder_combout ;
wire \RAM1|ram~272_q ;
wire \RAM1|ram~288_q ;
wire \RAM1|ram~416_q ;
wire \RAM1|ram~553_combout ;
wire \RAM1|ram~344_q ;
wire \RAM1|ram~488_q ;
wire \RAM1|ram~360_q ;
wire \RAM1|ram~472_q ;
wire \RAM1|ram~556_combout ;
wire \RAM1|ram~352_q ;
wire \RAM1|ram~464_q ;
wire \RAM1|ram~336_q ;
wire \RAM1|ram~480_q ;
wire \RAM1|ram~555_combout ;
wire \RAM1|ram~408feeder_combout ;
wire \RAM1|ram~408_q ;
wire \RAM1|ram~280_q ;
wire \RAM1|ram~296_q ;
wire \RAM1|ram~424_q ;
wire \RAM1|ram~554_combout ;
wire \RAM1|ram~557_combout ;
wire \RAM1|ram~64_q ;
wire \RAM1|ram~48_q ;
wire \RAM1|ram~56_q ;
wire \RAM1|ram~72_q ;
wire \RAM1|ram~558_combout ;
wire \RAM1|ram~240_q ;
wire \RAM1|ram~256feeder_combout ;
wire \RAM1|ram~256_q ;
wire \RAM1|ram~248_q ;
wire \RAM1|ram~264_q ;
wire \RAM1|ram~561_combout ;
wire \RAM1|ram~112feeder_combout ;
wire \RAM1|ram~112_q ;
wire \RAM1|ram~136_q ;
wire \RAM1|ram~128_q ;
wire \RAM1|ram~120_q ;
wire \RAM1|ram~560_combout ;
wire \RAM1|ram~192_q ;
wire \RAM1|ram~184_q ;
wire \RAM1|ram~176feeder_combout ;
wire \RAM1|ram~176_q ;
wire \RAM1|ram~200_q ;
wire \RAM1|ram~559_combout ;
wire \RAM1|ram~562_combout ;
wire \RAM1|ram~16_q ;
wire \RAM1|ram~96_q ;
wire \RAM1|ram~80feeder_combout ;
wire \RAM1|ram~80_q ;
wire \RAM1|ram~32_q ;
wire \RAM1|ram~548_combout ;
wire \RAM1|ram~24_q ;
wire \RAM1|ram~88_q ;
wire \RAM1|ram~40_q ;
wire \RAM1|ram~104_q ;
wire \RAM1|ram~549_combout ;
wire \RAM1|ram~216_q ;
wire \RAM1|ram~168_q ;
wire \RAM1|ram~152feeder_combout ;
wire \RAM1|ram~152_q ;
wire \RAM1|ram~232_q ;
wire \RAM1|ram~551_combout ;
wire \RAM1|ram~208_q ;
wire \RAM1|ram~144feeder_combout ;
wire \RAM1|ram~144_q ;
wire \RAM1|ram~160feeder_combout ;
wire \RAM1|ram~160_q ;
wire \RAM1|ram~224_q ;
wire \RAM1|ram~550_combout ;
wire \RAM1|ram~552_combout ;
wire \RAM1|ram~376_q ;
wire \RAM1|ram~328_q ;
wire \RAM1|ram~312_q ;
wire \RAM1|ram~392_q ;
wire \RAM1|ram~564_combout ;
wire \RAM1|ram~368_q ;
wire \RAM1|ram~320_q ;
wire \RAM1|ram~304_q ;
wire \RAM1|ram~384_q ;
wire \RAM1|ram~563_combout ;
wire \RAM1|ram~448_q ;
wire \RAM1|ram~432_q ;
wire \RAM1|ram~496_q ;
wire \RAM1|ram~512_q ;
wire \RAM1|ram~565_combout ;
wire \RAM1|ram~440feeder_combout ;
wire \RAM1|ram~440_q ;
wire \RAM1|ram~520_q ;
wire \RAM1|ram~456_q ;
wire \RAM1|ram~504_q ;
wire \RAM1|ram~566_combout ;
wire \RAM1|ram~567_combout ;
wire \RAM1|ram~568_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout ;
wire \CPU|ULA|Add0~6 ;
wire \CPU|ULA|Add0~9_sumout ;
wire \CPU|Bloco_Reg|REG1|DOUT[2]~feeder_combout ;
wire \CPU|ULA|saida[2]~4_combout ;
wire \CPU|ULA|saida[2]~5_combout ;
wire \CPU|Bloco_Reg|REG3|DOUT[2]~feeder_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout ;
wire \CPU|Bloco_Reg|REG2|DOUT[2]~feeder_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ;
wire \RAM1|ram~41feeder_combout ;
wire \RAM1|ram~41_q ;
wire \RAM1|ram~73_q ;
wire \RAM1|ram~57_q ;
wire \RAM1|ram~25_q ;
wire \RAM1|ram~579_combout ;
wire \RAM1|ram~217_q ;
wire \RAM1|ram~233_q ;
wire \RAM1|ram~249_q ;
wire \RAM1|ram~265_q ;
wire \RAM1|ram~582_combout ;
wire \RAM1|ram~185_q ;
wire \RAM1|ram~169_q ;
wire \RAM1|ram~153_q ;
wire \RAM1|ram~201_q ;
wire \RAM1|ram~580_combout ;
wire \RAM1|ram~105_q ;
wire \RAM1|ram~89_q ;
wire \RAM1|ram~121_q ;
wire \RAM1|ram~137_q ;
wire \RAM1|ram~581_combout ;
wire \RAM1|ram~583_combout ;
wire \RAM1|ram~441_q ;
wire \RAM1|ram~409feeder_combout ;
wire \RAM1|ram~409_q ;
wire \RAM1|ram~473_q ;
wire \RAM1|ram~505_q ;
wire \RAM1|ram~585_combout ;
wire \RAM1|ram~521_q ;
wire \RAM1|ram~457_q ;
wire \RAM1|ram~425_q ;
wire \RAM1|ram~489_q ;
wire \RAM1|ram~587_combout ;
wire \RAM1|ram~281feeder_combout ;
wire \RAM1|ram~281_q ;
wire \RAM1|ram~313_q ;
wire \RAM1|ram~345_q ;
wire \RAM1|ram~377_q ;
wire \RAM1|ram~584_combout ;
wire \RAM1|ram~361_q ;
wire \RAM1|ram~329_q ;
wire \RAM1|ram~297_q ;
wire \RAM1|ram~393_q ;
wire \RAM1|ram~586_combout ;
wire \RAM1|ram~588_combout ;
wire \RAM1|ram~177feeder_combout ;
wire \RAM1|ram~177_q ;
wire \RAM1|ram~145_q ;
wire \RAM1|ram~161_q ;
wire \RAM1|ram~193_q ;
wire \RAM1|ram~570_combout ;
wire \RAM1|ram~33feeder_combout ;
wire \RAM1|ram~33_q ;
wire \RAM1|ram~49_q ;
wire \RAM1|ram~65_q ;
wire \RAM1|ram~17_q ;
wire \RAM1|ram~569_combout ;
wire \RAM1|ram~81_q ;
wire \RAM1|ram~97_q ;
wire \RAM1|ram~113_q ;
wire \RAM1|ram~129_q ;
wire \RAM1|ram~571_combout ;
wire \RAM1|ram~209feeder_combout ;
wire \RAM1|ram~209_q ;
wire \RAM1|ram~225_q ;
wire \RAM1|ram~241feeder_combout ;
wire \RAM1|ram~241_q ;
wire \RAM1|ram~257_q ;
wire \RAM1|ram~572_combout ;
wire \RAM1|ram~573_combout ;
wire \RAM1|ram~401_q ;
wire \RAM1|ram~273feeder_combout ;
wire \RAM1|ram~273_q ;
wire \RAM1|ram~305feeder_combout ;
wire \RAM1|ram~305_q ;
wire \RAM1|ram~433_q ;
wire \RAM1|ram~574_combout ;
wire \RAM1|ram~337_q ;
wire \RAM1|ram~465_q ;
wire \RAM1|ram~369feeder_combout ;
wire \RAM1|ram~369_q ;
wire \RAM1|ram~497_q ;
wire \RAM1|ram~576_combout ;
wire \RAM1|ram~385_q ;
wire \RAM1|ram~353_q ;
wire \RAM1|ram~481_q ;
wire \RAM1|ram~513_q ;
wire \RAM1|ram~577_combout ;
wire \RAM1|ram~289_q ;
wire \RAM1|ram~417_q ;
wire \RAM1|ram~321feeder_combout ;
wire \RAM1|ram~321_q ;
wire \RAM1|ram~449_q ;
wire \RAM1|ram~575_combout ;
wire \RAM1|ram~578_combout ;
wire \RAM1|ram~589_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ;
wire \CPU|ULA|Add0~10 ;
wire \CPU|ULA|Add0~13_sumout ;
wire \CPU|Bloco_Reg|REG2|DOUT[3]~feeder_combout ;
wire \CPU|ULA|saida[3]~6_combout ;
wire \CPU|ULA|saida[3]~7_combout ;
wire \CPU|Bloco_Reg|REG3|DOUT[3]~feeder_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ;
wire \RAM1|ram~354_q ;
wire \RAM1|ram~386feeder_combout ;
wire \RAM1|ram~386_q ;
wire \RAM1|ram~362_q ;
wire \RAM1|ram~394_q ;
wire \RAM1|ram~607_combout ;
wire \RAM1|ram~290_q ;
wire \RAM1|ram~298_q ;
wire \RAM1|ram~322feeder_combout ;
wire \RAM1|ram~322_q ;
wire \RAM1|ram~330_q ;
wire \RAM1|ram~605_combout ;
wire \RAM1|ram~522_q ;
wire \RAM1|ram~482_q ;
wire \RAM1|ram~490_q ;
wire \RAM1|ram~514_q ;
wire \RAM1|ram~608_combout ;
wire \RAM1|ram~418_q ;
wire \RAM1|ram~450_q ;
wire \RAM1|ram~426_q ;
wire \RAM1|ram~458_q ;
wire \RAM1|ram~606_combout ;
wire \RAM1|ram~609_combout ;
wire \RAM1|ram~18_q ;
wire \RAM1|ram~58_q ;
wire \RAM1|ram~50_q ;
wire \RAM1|ram~26_q ;
wire \RAM1|ram~590_combout ;
wire \RAM1|ram~82_q ;
wire \RAM1|ram~90_q ;
wire \RAM1|ram~114_q ;
wire \RAM1|ram~122_q ;
wire \RAM1|ram~592_combout ;
wire \RAM1|ram~186_q ;
wire \RAM1|ram~154feeder_combout ;
wire \RAM1|ram~154_q ;
wire \RAM1|ram~146_q ;
wire \RAM1|ram~178_q ;
wire \RAM1|ram~591_combout ;
wire \RAM1|ram~242_q ;
wire \RAM1|ram~218_q ;
wire \RAM1|ram~210_q ;
wire \RAM1|ram~250_q ;
wire \RAM1|ram~593_combout ;
wire \RAM1|ram~594_combout ;
wire \RAM1|ram~442_q ;
wire \RAM1|ram~434_q ;
wire \RAM1|ram~498_q ;
wire \RAM1|ram~506_q ;
wire \RAM1|ram~598_combout ;
wire \RAM1|ram~402_q ;
wire \RAM1|ram~410_q ;
wire \RAM1|ram~466feeder_combout ;
wire \RAM1|ram~466_q ;
wire \RAM1|ram~474_q ;
wire \RAM1|ram~597_combout ;
wire \RAM1|ram~274_q ;
wire \RAM1|ram~338_q ;
wire \RAM1|ram~282_q ;
wire \RAM1|ram~346_q ;
wire \RAM1|ram~595_combout ;
wire \RAM1|ram~314_q ;
wire \RAM1|ram~370_q ;
wire \RAM1|ram~306_q ;
wire \RAM1|ram~378_q ;
wire \RAM1|ram~596_combout ;
wire \RAM1|ram~599_combout ;
wire \RAM1|ram~42feeder_combout ;
wire \RAM1|ram~42_q ;
wire \RAM1|ram~162feeder_combout ;
wire \RAM1|ram~162_q ;
wire \RAM1|ram~34_q ;
wire \RAM1|ram~170_q ;
wire \RAM1|ram~600_combout ;
wire \RAM1|ram~98_q ;
wire \RAM1|ram~106_q ;
wire \RAM1|ram~226_q ;
wire \RAM1|ram~234_q ;
wire \RAM1|ram~602_combout ;
wire \RAM1|ram~266_q ;
wire \RAM1|ram~138_q ;
wire \RAM1|ram~130_q ;
wire \RAM1|ram~258_q ;
wire \RAM1|ram~603_combout ;
wire \RAM1|ram~194_q ;
wire \RAM1|ram~66_q ;
wire \RAM1|ram~74_q ;
wire \RAM1|ram~202_q ;
wire \RAM1|ram~601_combout ;
wire \RAM1|ram~604_combout ;
wire \RAM1|ram~610_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout ;
wire \CPU|ULA|Add0~14 ;
wire \CPU|ULA|Add0~17_sumout ;
wire \CPU|Bloco_Reg|REG3|DOUT[4]~feeder_combout ;
wire \CPU|ULA|saida[4]~8_combout ;
wire \CPU|ULA|saida[4]~9_combout ;
wire \CPU|Bloco_Reg|REG2|DOUT[4]~feeder_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[4]~feeder_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ;
wire \RAM1|ram~51feeder_combout ;
wire \RAM1|ram~51_q ;
wire \RAM1|ram~67_q ;
wire \RAM1|ram~115feeder_combout ;
wire \RAM1|ram~115_q ;
wire \RAM1|ram~131_q ;
wire \RAM1|ram~621_combout ;
wire \RAM1|ram~203_q ;
wire \RAM1|ram~187_q ;
wire \RAM1|ram~251_q ;
wire \RAM1|ram~267_q ;
wire \RAM1|ram~624_combout ;
wire \RAM1|ram~195_q ;
wire \RAM1|ram~179_q ;
wire \RAM1|ram~243_q ;
wire \RAM1|ram~259_q ;
wire \RAM1|ram~623_combout ;
wire \RAM1|ram~123_q ;
wire \RAM1|ram~75_q ;
wire \RAM1|ram~59_q ;
wire \RAM1|ram~139_q ;
wire \RAM1|ram~622_combout ;
wire \RAM1|ram~625_combout ;
wire \RAM1|ram~371feeder_combout ;
wire \RAM1|ram~371_q ;
wire \RAM1|ram~387feeder_combout ;
wire \RAM1|ram~387_q ;
wire \RAM1|ram~379_q ;
wire \RAM1|ram~395_q ;
wire \RAM1|ram~628_combout ;
wire \RAM1|ram~307_q ;
wire \RAM1|ram~315_q ;
wire \RAM1|ram~323_q ;
wire \RAM1|ram~331_q ;
wire \RAM1|ram~626_combout ;
wire \RAM1|ram~435_q ;
wire \RAM1|ram~443_q ;
wire \RAM1|ram~451_q ;
wire \RAM1|ram~459_q ;
wire \RAM1|ram~627_combout ;
wire \RAM1|ram~523_q ;
wire \RAM1|ram~507_q ;
wire \RAM1|ram~499_q ;
wire \RAM1|ram~515_q ;
wire \RAM1|ram~629_combout ;
wire \RAM1|ram~630_combout ;
wire \RAM1|ram~147_q ;
wire \RAM1|ram~163feeder_combout ;
wire \RAM1|ram~163_q ;
wire \RAM1|ram~155feeder_combout ;
wire \RAM1|ram~155_q ;
wire \RAM1|ram~171_q ;
wire \RAM1|ram~612_combout ;
wire \RAM1|ram~35_q ;
wire \RAM1|ram~43_q ;
wire \RAM1|ram~19_q ;
wire \RAM1|ram~27_q ;
wire \RAM1|ram~611_combout ;
wire \RAM1|ram~91feeder_combout ;
wire \RAM1|ram~91_q ;
wire \RAM1|ram~99_q ;
wire \RAM1|ram~83feeder_combout ;
wire \RAM1|ram~83_q ;
wire \RAM1|ram~107_q ;
wire \RAM1|ram~613_combout ;
wire \RAM1|ram~219_q ;
wire \RAM1|ram~227_q ;
wire \RAM1|ram~211_q ;
wire \RAM1|ram~235_q ;
wire \RAM1|ram~614_combout ;
wire \RAM1|ram~615_combout ;
wire \RAM1|ram~403_q ;
wire \RAM1|ram~275feeder_combout ;
wire \RAM1|ram~275_q ;
wire \RAM1|ram~291_q ;
wire \RAM1|ram~419_q ;
wire \RAM1|ram~616_combout ;
wire \RAM1|ram~475_q ;
wire \RAM1|ram~363_q ;
wire \RAM1|ram~347_q ;
wire \RAM1|ram~491_q ;
wire \RAM1|ram~619_combout ;
wire \RAM1|ram~283feeder_combout ;
wire \RAM1|ram~283_q ;
wire \RAM1|ram~299_q ;
wire \RAM1|ram~411feeder_combout ;
wire \RAM1|ram~411_q ;
wire \RAM1|ram~427_q ;
wire \RAM1|ram~617_combout ;
wire \RAM1|ram~483_q ;
wire \RAM1|ram~339feeder_combout ;
wire \RAM1|ram~339_q ;
wire \RAM1|ram~355_q ;
wire \RAM1|ram~467_q ;
wire \RAM1|ram~618_combout ;
wire \RAM1|ram~620_combout ;
wire \RAM1|ram~631_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ;
wire \CPU|ULA|Add0~18 ;
wire \CPU|ULA|Add0~21_sumout ;
wire \CPU|Bloco_Reg|REG1|DOUT[5]~feeder_combout ;
wire \CPU|ULA|saida[5]~10_combout ;
wire \CPU|ULA|saida[5]~11_combout ;
wire \CPU|Bloco_Reg|REG2|DOUT[5]~feeder_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[5]~feeder_combout ;
wire \CPU|Bloco_Reg|REG3|DOUT[5]~feeder_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ;
wire \RAM1|ram~100_q ;
wire \RAM1|ram~68feeder_combout ;
wire \RAM1|ram~68_q ;
wire \RAM1|ram~36feeder_combout ;
wire \RAM1|ram~36_q ;
wire \RAM1|ram~132_q ;
wire \RAM1|ram~634_combout ;
wire \RAM1|ram~116_q ;
wire \RAM1|ram~84feeder_combout ;
wire \RAM1|ram~84_q ;
wire \RAM1|ram~20_q ;
wire \RAM1|ram~52_q ;
wire \RAM1|ram~632_combout ;
wire \RAM1|ram~196_q ;
wire \RAM1|ram~228_q ;
wire \RAM1|ram~164_q ;
wire \RAM1|ram~260_q ;
wire \RAM1|ram~635_combout ;
wire \RAM1|ram~212feeder_combout ;
wire \RAM1|ram~212_q ;
wire \RAM1|ram~148feeder_combout ;
wire \RAM1|ram~148_q ;
wire \RAM1|ram~180_q ;
wire \RAM1|ram~244_q ;
wire \RAM1|ram~633_combout ;
wire \RAM1|ram~636_combout ;
wire \RAM1|ram~220_q ;
wire \RAM1|ram~236_q ;
wire \RAM1|ram~252_q ;
wire \RAM1|ram~268_q ;
wire \RAM1|ram~645_combout ;
wire \RAM1|ram~44_q ;
wire \RAM1|ram~60feeder_combout ;
wire \RAM1|ram~60_q ;
wire \RAM1|ram~76_q ;
wire \RAM1|ram~28_q ;
wire \RAM1|ram~642_combout ;
wire \RAM1|ram~124feeder_combout ;
wire \RAM1|ram~124_q ;
wire \RAM1|ram~108_q ;
wire \RAM1|ram~92feeder_combout ;
wire \RAM1|ram~92_q ;
wire \RAM1|ram~140_q ;
wire \RAM1|ram~644_combout ;
wire \RAM1|ram~172_q ;
wire \RAM1|ram~188_q ;
wire \RAM1|ram~156_q ;
wire \RAM1|ram~204_q ;
wire \RAM1|ram~643_combout ;
wire \RAM1|ram~646_combout ;
wire \RAM1|ram~348feeder_combout ;
wire \RAM1|ram~348_q ;
wire \RAM1|ram~284feeder_combout ;
wire \RAM1|ram~284_q ;
wire \RAM1|ram~412_q ;
wire \RAM1|ram~476_q ;
wire \RAM1|ram~647_combout ;
wire \RAM1|ram~396_q ;
wire \RAM1|ram~460_q ;
wire \RAM1|ram~524_q ;
wire \RAM1|ram~332_q ;
wire \RAM1|ram~650_combout ;
wire \RAM1|ram~300feeder_combout ;
wire \RAM1|ram~300_q ;
wire \RAM1|ram~428_q ;
wire \RAM1|ram~364_q ;
wire \RAM1|ram~492_q ;
wire \RAM1|ram~649_combout ;
wire \RAM1|ram~444feeder_combout ;
wire \RAM1|ram~444_q ;
wire \RAM1|ram~380_q ;
wire \RAM1|ram~316_q ;
wire \RAM1|ram~508_q ;
wire \RAM1|ram~648_combout ;
wire \RAM1|ram~651_combout ;
wire \RAM1|ram~372_q ;
wire \RAM1|ram~468_q ;
wire \RAM1|ram~340_q ;
wire \RAM1|ram~500_q ;
wire \RAM1|ram~639_combout ;
wire \RAM1|ram~388_q ;
wire \RAM1|ram~356_q ;
wire \RAM1|ram~516_q ;
wire \RAM1|ram~484_q ;
wire \RAM1|ram~640_combout ;
wire \RAM1|ram~276_q ;
wire \RAM1|ram~404_q ;
wire \RAM1|ram~308feeder_combout ;
wire \RAM1|ram~308_q ;
wire \RAM1|ram~436_q ;
wire \RAM1|ram~637_combout ;
wire \RAM1|ram~324feeder_combout ;
wire \RAM1|ram~324_q ;
wire \RAM1|ram~292_q ;
wire \RAM1|ram~420_q ;
wire \RAM1|ram~452_q ;
wire \RAM1|ram~638_combout ;
wire \RAM1|ram~641_combout ;
wire \RAM1|ram~652_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ;
wire \CPU|ULA|Add0~22 ;
wire \CPU|ULA|Add0~25_sumout ;
wire \CPU|Flag_Equal|DOUT~2_combout ;
wire \CPU|Flag_Equal|DOUT~0_combout ;
wire \CPU|Flag_Equal|DOUT~1_combout ;
wire \ROM1|memROM~83_combout ;
wire \SW[7]~input_o ;
wire \CPU|Bloco_Reg|REG2|DOUT[7]~feeder_combout ;
wire \CPU|ULA|saida[7]~14_combout ;
wire \CPU|ULA|saida[7]~15_combout ;
wire \CPU|Bloco_Reg|REG3|DOUT[7]~feeder_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout ;
wire \CPU|Bloco_Reg|REG0|DOUT[7]~feeder_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ;
wire \RAM1|ram~38_q ;
wire \RAM1|ram~46_q ;
wire \RAM1|ram~294feeder_combout ;
wire \RAM1|ram~294_q ;
wire \RAM1|ram~302_q ;
wire \RAM1|ram~684_combout ;
wire \RAM1|ram~110_q ;
wire \RAM1|ram~102_q ;
wire \RAM1|ram~366feeder_combout ;
wire \RAM1|ram~366_q ;
wire \RAM1|ram~358_q ;
wire \RAM1|ram~686_combout ;
wire \RAM1|ram~174_q ;
wire \RAM1|ram~166_q ;
wire \RAM1|ram~422_q ;
wire \RAM1|ram~430_q ;
wire \RAM1|ram~685_combout ;
wire \RAM1|ram~486feeder_combout ;
wire \RAM1|ram~486_q ;
wire \RAM1|ram~230_q ;
wire \RAM1|ram~238_q ;
wire \RAM1|ram~494_q ;
wire \RAM1|ram~687_combout ;
wire \RAM1|ram~688_combout ;
wire \RAM1|ram~502_q ;
wire \RAM1|ram~246_q ;
wire \RAM1|ram~254_q ;
wire \RAM1|ram~510_q ;
wire \RAM1|ram~682_combout ;
wire \RAM1|ram~190_q ;
wire \RAM1|ram~438_q ;
wire \RAM1|ram~182_q ;
wire \RAM1|ram~446_q ;
wire \RAM1|ram~680_combout ;
wire \RAM1|ram~62_q ;
wire \RAM1|ram~310_q ;
wire \RAM1|ram~318_q ;
wire \RAM1|ram~54_q ;
wire \RAM1|ram~679_combout ;
wire \RAM1|ram~118_q ;
wire \RAM1|ram~374_q ;
wire \RAM1|ram~126_q ;
wire \RAM1|ram~382_q ;
wire \RAM1|ram~681_combout ;
wire \RAM1|ram~683_combout ;
wire \RAM1|ram~198_q ;
wire \RAM1|ram~70_q ;
wire \RAM1|ram~454_q ;
wire \RAM1|ram~326_q ;
wire \RAM1|ram~689_combout ;
wire \RAM1|ram~206_q ;
wire \RAM1|ram~78_q ;
wire \RAM1|ram~334_q ;
wire \RAM1|ram~462_q ;
wire \RAM1|ram~690_combout ;
wire \RAM1|ram~390_q ;
wire \RAM1|ram~262_q ;
wire \RAM1|ram~134_q ;
wire \RAM1|ram~518_q ;
wire \RAM1|ram~691_combout ;
wire \RAM1|ram~398_q ;
wire \RAM1|ram~142_q ;
wire \RAM1|ram~526_q ;
wire \RAM1|ram~270_q ;
wire \RAM1|ram~692_combout ;
wire \RAM1|ram~693_combout ;
wire \RAM1|ram~350_q ;
wire \RAM1|ram~94_q ;
wire \RAM1|ram~86_q ;
wire \RAM1|ram~342_q ;
wire \RAM1|ram~676_combout ;
wire \RAM1|ram~150_q ;
wire \RAM1|ram~158_q ;
wire \RAM1|ram~406_q ;
wire \RAM1|ram~414_q ;
wire \RAM1|ram~675_combout ;
wire \RAM1|ram~214_q ;
wire \RAM1|ram~470_q ;
wire \RAM1|ram~222_q ;
wire \RAM1|ram~478_q ;
wire \RAM1|ram~677_combout ;
wire \RAM1|ram~286feeder_combout ;
wire \RAM1|ram~286_q ;
wire \RAM1|ram~30_q ;
wire \RAM1|ram~22_q ;
wire \RAM1|ram~278_q ;
wire \RAM1|ram~674_combout ;
wire \RAM1|ram~678_combout ;
wire \RAM1|ram~694_combout ;
wire \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ;
wire \CPU|ULA|Add0~26 ;
wire \CPU|ULA|Add0~29_sumout ;
wire \CPU|Flag_Equal|DOUT~3_combout ;
wire \CPU|Flag_Equal|DOUT~q ;
wire \CPU|Deviation|saida[0]~0_combout ;
wire \CPU|incrementa_PC|Add0~14 ;
wire \CPU|incrementa_PC|Add0~17_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[2]~4_combout ;
wire \CPU|incrementa_PC|Add0~18 ;
wire \CPU|incrementa_PC|Add0~21_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[3]~5_combout ;
wire \ROM1|memROM~50_combout ;
wire \ROM1|memROM~51_combout ;
wire \ROM1|memROM~52_combout ;
wire \ROM1|memROM~53_combout ;
wire \ROM1|memROM~54_combout ;
wire \CPU|incrementa_PC|Add0~30 ;
wire \CPU|incrementa_PC|Add0~6 ;
wire \CPU|incrementa_PC|Add0~1_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[8]~0_combout ;
wire \ROM1|memROM~39_combout ;
wire \CPU|Dec_Instruction|sinais_controle[9]~5_combout ;
wire \CPU|incrementa_PC|Add0~5_sumout ;
wire \CPU|Mux_Prox_PC|saida_MUX[7]~1_combout ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \ROM1|memROM~45_combout ;
wire \ROM1|memROM~46_combout ;
wire \ROM1|memROM~47_combout ;
wire \ROM1|memROM~48_combout ;
wire \ROM1|memROM~49_combout ;
wire \CPU|Dec_Instruction|Equal12~1_combout ;
wire \CPU|ULA|Add0~1_sumout ;
wire \CPU|Bloco_Reg|REG0|DOUT[0]~feeder_combout ;
wire \CPU|ULA|saida[0]~0_combout ;
wire \Data_In[0]~3_combout ;
wire \Data_In[0]~4_combout ;
wire \Data_In[0]~6_combout ;
wire \CPU|ULA|saida[0]~1_combout ;
wire \CPU|Bloco_Reg|REG2|DOUT[0]~feeder_combout ;
wire \CPU|Bloco_Reg|REG3|DOUT[0]~feeder_combout ;
wire \CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout ;
wire \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ;
wire \DECODER1|enableLedVector~0_combout ;
wire \RegisterVector|DOUT[5]~feeder_combout ;
wire \RegisterVector|DOUT[6]~feeder_combout ;
wire \DECODER1|enableHEX5~0_combout ;
wire \FlipFlop8|DOUT~0_combout ;
wire \FlipFlop8|DOUT~q ;
wire \DECODER1|enableLedVector~1_combout ;
wire \FlipFlop9|DOUT~0_combout ;
wire \FlipFlop9|DOUT~q ;
wire \DECODER1|enableHEX0~0_combout ;
wire \HexDisplay0|rascSaida7seg[0]~0_combout ;
wire \HexDisplay0|rascSaida7seg[1]~1_combout ;
wire \HexDisplay0|rascSaida7seg[2]~2_combout ;
wire \HexDisplay0|rascSaida7seg[3]~3_combout ;
wire \HexDisplay0|rascSaida7seg[4]~4_combout ;
wire \HexDisplay0|rascSaida7seg[5]~5_combout ;
wire \HexDisplay0|rascSaida7seg[6]~6_combout ;
wire \DECODER1|enableHEX1~0_combout ;
wire \RegisterHEX1|DOUT[3]~DUPLICATE_q ;
wire \HexDisplay1|rascSaida7seg[0]~0_combout ;
wire \HexDisplay1|rascSaida7seg[1]~1_combout ;
wire \HexDisplay1|rascSaida7seg[2]~2_combout ;
wire \HexDisplay1|rascSaida7seg[3]~3_combout ;
wire \HexDisplay1|rascSaida7seg[4]~4_combout ;
wire \HexDisplay1|rascSaida7seg[5]~5_combout ;
wire \HexDisplay1|rascSaida7seg[6]~6_combout ;
wire \RegisterHEX2|DOUT[2]~feeder_combout ;
wire \DECODER1|enableHEX2~0_combout ;
wire \RegisterHEX2|DOUT[3]~feeder_combout ;
wire \HexDisplay2|rascSaida7seg[0]~0_combout ;
wire \HexDisplay2|rascSaida7seg[1]~1_combout ;
wire \HexDisplay2|rascSaida7seg[2]~2_combout ;
wire \HexDisplay2|rascSaida7seg[3]~3_combout ;
wire \HexDisplay2|rascSaida7seg[4]~4_combout ;
wire \HexDisplay2|rascSaida7seg[5]~5_combout ;
wire \HexDisplay2|rascSaida7seg[6]~6_combout ;
wire \DECODER1|enableHEX3~0_combout ;
wire \RegisterHEX3|DOUT[2]~feeder_combout ;
wire \HexDisplay3|rascSaida7seg[0]~0_combout ;
wire \HexDisplay3|rascSaida7seg[1]~1_combout ;
wire \HexDisplay3|rascSaida7seg[2]~2_combout ;
wire \HexDisplay3|rascSaida7seg[3]~3_combout ;
wire \HexDisplay3|rascSaida7seg[4]~4_combout ;
wire \HexDisplay3|rascSaida7seg[5]~5_combout ;
wire \HexDisplay3|rascSaida7seg[6]~6_combout ;
wire \DECODER1|enableHEX4~0_combout ;
wire \HexDisplay4|rascSaida7seg[0]~0_combout ;
wire \HexDisplay4|rascSaida7seg[1]~1_combout ;
wire \HexDisplay4|rascSaida7seg[2]~2_combout ;
wire \HexDisplay4|rascSaida7seg[3]~3_combout ;
wire \HexDisplay4|rascSaida7seg[4]~4_combout ;
wire \HexDisplay4|rascSaida7seg[5]~5_combout ;
wire \HexDisplay4|rascSaida7seg[6]~6_combout ;
wire \DECODER1|enableHEX5~combout ;
wire \HexDisplay5|rascSaida7seg[0]~0_combout ;
wire \HexDisplay5|rascSaida7seg[1]~1_combout ;
wire \HexDisplay5|rascSaida7seg[2]~2_combout ;
wire \HexDisplay5|rascSaida7seg[3]~3_combout ;
wire \HexDisplay5|rascSaida7seg[4]~4_combout ;
wire \HexDisplay5|rascSaida7seg[5]~5_combout ;
wire \HexDisplay5|rascSaida7seg[6]~6_combout ;
wire [8:0] \CPU|Reg_Retorno|DOUT ;
wire [3:0] \RegisterHEX5|DOUT ;
wire [3:0] \RegisterHEX4|DOUT ;
wire [7:0] \CPU|Bloco_Reg|REG3|DOUT ;
wire [7:0] \CPU|Bloco_Reg|REG1|DOUT ;
wire [3:0] \RegisterHEX1|DOUT ;
wire [7:0] \CPU|Bloco_Reg|REG2|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [7:0] \CPU|Bloco_Reg|REG0|DOUT ;
wire [3:0] \RegisterHEX0|DOUT ;
wire [7:0] \RegisterVector|DOUT ;
wire [3:0] \RegisterHEX2|DOUT ;
wire [3:0] \RegisterHEX3|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\RegisterVector|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\RegisterVector|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\RegisterVector|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\RegisterVector|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\RegisterVector|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\RegisterVector|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\RegisterVector|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\RegisterVector|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\FlipFlop8|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\FlipFlop9|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\HexDisplay0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\HexDisplay0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\HexDisplay0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\HexDisplay0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\HexDisplay0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\HexDisplay0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\HexDisplay0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\HexDisplay1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\HexDisplay1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\HexDisplay1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\HexDisplay1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\HexDisplay1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\HexDisplay1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\HexDisplay1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HexDisplay2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\HexDisplay2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\HexDisplay2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\HexDisplay2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HexDisplay2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HexDisplay2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\HexDisplay2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HexDisplay3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\HexDisplay3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\HexDisplay3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\HexDisplay3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HexDisplay3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HexDisplay3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\HexDisplay3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\HexDisplay4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\HexDisplay4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\HexDisplay4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\HexDisplay4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\HexDisplay4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\HexDisplay4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\HexDisplay4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\HexDisplay5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\HexDisplay5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\HexDisplay5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\HexDisplay5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\HexDisplay5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\HexDisplay5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\HexDisplay5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N39
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~21 (
// Equation(s):
// \CPU|incrementa_PC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~18  ))
// \CPU|incrementa_PC|Add0~22  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~21_sumout ),
	.cout(\CPU|incrementa_PC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N42
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~33 (
// Equation(s):
// \CPU|incrementa_PC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~22  ))
// \CPU|incrementa_PC|Add0~34  = CARRY(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~33_sumout ),
	.cout(\CPU|incrementa_PC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N14
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_Prox_PC|saida_MUX[8]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N46
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N35
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_Prox_PC|saida_MUX[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N45
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~25 (
// Equation(s):
// \CPU|incrementa_PC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~34  ))
// \CPU|incrementa_PC|Add0~26  = CARRY(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~25_sumout ),
	.cout(\CPU|incrementa_PC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N29
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N43
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \ROM1|memROM~28 (
// Equation(s):
// \ROM1|memROM~28_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  $ (((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [6]))))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & 
// ((\CPU|PC|DOUT[4]~DUPLICATE_q ) # (\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT[4]~DUPLICATE_q ))) # (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [6])))) 
// # (\CPU|PC|DOUT [5] & (((\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[4]~DUPLICATE_q ))) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [6] & 
// !\CPU|PC|DOUT [0]))))) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [0] & \CPU|PC|DOUT[4]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [5] 
// $ (\CPU|PC|DOUT[4]~DUPLICATE_q )))) # (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [6] $ (((\CPU|PC|DOUT[4]~DUPLICATE_q ) # (\CPU|PC|DOUT [5]))))) ) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~28 .extended_lut = "off";
defparam \ROM1|memROM~28 .lut_mask = 64'h49154C9018FB826E;
defparam \ROM1|memROM~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \ROM1|memROM~29 (
// Equation(s):
// \ROM1|memROM~29_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5] $ (((!\CPU|PC|DOUT [6]) # (\CPU|PC|DOUT[2]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [0] & (((!\CPU|PC|DOUT[2]~DUPLICATE_q )) # 
// (\CPU|PC|DOUT [6]))) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5] $ (\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT 
// [0]) # (\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT 
// [5] $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT [0]))) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5] $ (\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [6] 
// & (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (!\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~29 .extended_lut = "off";
defparam \ROM1|memROM~29 .lut_mask = 64'h0192165F118363F5;
defparam \ROM1|memROM~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_Prox_PC|saida_MUX[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \ROM1|memROM~31 (
// Equation(s):
// \ROM1|memROM~31_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT[0]~DUPLICATE_q ) # (\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT 
// [6] $ (((\CPU|PC|DOUT [5]) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & (((!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT [5])) # (\CPU|PC|DOUT [6]))) ) ) 
// ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  
// $ (!\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [6] & \CPU|PC|DOUT [5]))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] $ (\CPU|PC|DOUT [5])))) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~31 .extended_lut = "off";
defparam \ROM1|memROM~31 .lut_mask = 64'h400680464505490F;
defparam \ROM1|memROM~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N23
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \ROM1|memROM~30 (
// Equation(s):
// \ROM1|memROM~30_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT[5]~DUPLICATE_q ))))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] $ (!\CPU|PC|DOUT[5]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (((!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [6])) # 
// (\CPU|PC|DOUT[5]~DUPLICATE_q ))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ (((\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT [6]))))) ) ) ) # ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [4] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT[5]~DUPLICATE_q ) # (\CPU|PC|DOUT[2]~DUPLICATE_q ))) # (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT[5]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [6]) # (!\CPU|PC|DOUT[2]~DUPLICATE_q ))))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~30 .extended_lut = "off";
defparam \ROM1|memROM~30 .lut_mask = 64'h16A815442BF462A8;
defparam \ROM1|memROM~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \ROM1|memROM~32 (
// Equation(s):
// \ROM1|memROM~32_combout  = ( \CPU|PC|DOUT [3] & ( \ROM1|memROM~30_combout  & ( (!\ROM1|memROM~31_combout  & \CPU|PC|DOUT [7]) ) ) ) # ( !\CPU|PC|DOUT [3] & ( \ROM1|memROM~30_combout  & ( (!\CPU|PC|DOUT [7] & (\ROM1|memROM~28_combout )) # (\CPU|PC|DOUT [7] 
// & ((!\ROM1|memROM~29_combout ))) ) ) ) # ( \CPU|PC|DOUT [3] & ( !\ROM1|memROM~30_combout  & ( (!\ROM1|memROM~31_combout ) # (!\CPU|PC|DOUT [7]) ) ) ) # ( !\CPU|PC|DOUT [3] & ( !\ROM1|memROM~30_combout  & ( (!\CPU|PC|DOUT [7] & (\ROM1|memROM~28_combout )) 
// # (\CPU|PC|DOUT [7] & ((!\ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~31_combout ),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\ROM1|memROM~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~32 .extended_lut = "off";
defparam \ROM1|memROM~32 .lut_mask = 64'h55CCFFF055CC00F0;
defparam \ROM1|memROM~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \ROM1|memROM~41 (
// Equation(s):
// \ROM1|memROM~41_combout  = ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] $ 
// (!\CPU|PC|DOUT [0]))))) ) ) ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (((!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [6]) # 
// (\CPU|PC|DOUT [4])))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [6] & 
// (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (!\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~41 .extended_lut = "off";
defparam \ROM1|memROM~41 .lut_mask = 64'h8124C03141100000;
defparam \ROM1|memROM~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \ROM1|memROM~43 (
// Equation(s):
// \ROM1|memROM~43_combout  = ( \CPU|PC|DOUT [6] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[3]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT [4]) # (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [6] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [0] & 
// (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( \CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT 
// [4]))) # (\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [4]) # (\CPU|PC|DOUT[2]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT[3]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [6]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~43 .extended_lut = "off";
defparam \ROM1|memROM~43 .lut_mask = 64'h0090C84C08903190;
defparam \ROM1|memROM~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N51
cyclonev_lcell_comb \ROM1|memROM~42 (
// Equation(s):
// \ROM1|memROM~42_combout  = ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT [4])))) ) ) ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT [4]) # (\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) 
// ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT 
// [4]) # (\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~42 .extended_lut = "off";
defparam \ROM1|memROM~42 .lut_mask = 64'h1129910908040000;
defparam \ROM1|memROM~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \ROM1|memROM~40 (
// Equation(s):
// \ROM1|memROM~40_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT 
// [0]))))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & 
// (((!\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT [4])))) ) ) ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & 
// (\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT [0]))) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~40 .extended_lut = "off";
defparam \ROM1|memROM~40 .lut_mask = 64'h0400100131C03842;
defparam \ROM1|memROM~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \ROM1|memROM~44 (
// Equation(s):
// \ROM1|memROM~44_combout  = ( \ROM1|memROM~42_combout  & ( \ROM1|memROM~40_combout  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q ) # ((!\CPU|PC|DOUT [5] & (\ROM1|memROM~41_combout )) # (\CPU|PC|DOUT [5] & ((\ROM1|memROM~43_combout )))) ) ) ) # ( 
// !\ROM1|memROM~42_combout  & ( \ROM1|memROM~40_combout  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (((!\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5] & (\ROM1|memROM~41_combout )) # (\CPU|PC|DOUT [5] & ((\ROM1|memROM~43_combout ))))) 
// ) ) ) # ( \ROM1|memROM~42_combout  & ( !\ROM1|memROM~40_combout  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (((\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5] & (\ROM1|memROM~41_combout )) # (\CPU|PC|DOUT [5] & 
// ((\ROM1|memROM~43_combout ))))) ) ) ) # ( !\ROM1|memROM~42_combout  & ( !\ROM1|memROM~40_combout  & ( (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5] & (\ROM1|memROM~41_combout )) # (\CPU|PC|DOUT [5] & ((\ROM1|memROM~43_combout ))))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~41_combout ),
	.datac(!\ROM1|memROM~43_combout ),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(!\ROM1|memROM~42_combout ),
	.dataf(!\ROM1|memROM~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~44 .extended_lut = "off";
defparam \ROM1|memROM~44 .lut_mask = 64'h110511AFBB05BBAF;
defparam \ROM1|memROM~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N27
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[11]~7 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[11]~7_combout  = ( !\ROM1|memROM~44_combout  & ( (!\CPU|PC|DOUT [8] & (\ROM1|memROM~49_combout  & (!\ROM1|memROM~38_combout  $ (!\ROM1|memROM~32_combout )))) ) )

	.dataa(!\ROM1|memROM~38_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~32_combout ),
	.datad(!\ROM1|memROM~49_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[11]~7 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[11]~7 .lut_mask = 64'h0048004800000000;
defparam \CPU|Dec_Instruction|sinais_controle[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N46
dffeas \CPU|Reg_Retorno|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \CPU|PC|DOUT [6] & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q ))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT [6] & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (((\CPU|PC|DOUT[1]~DUPLICATE_q )))) # 
// (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[0]~DUPLICATE_q ))))) ) ) ) # ( \CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT 
// [6] & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [6]),
	.dataf(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h1000082033D80240;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( \CPU|PC|DOUT [6] & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[0]~DUPLICATE_q  $ (((\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT [6] & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # 
// ((!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( \CPU|PC|DOUT [6] & ( 
// !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (((\CPU|PC|DOUT[0]~DUPLICATE_q )))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )) # 
// (\CPU|PC|DOUT[0]~DUPLICATE_q  & ((!\CPU|PC|DOUT[3]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT [6] & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ 
// (!\CPU|PC|DOUT[3]~DUPLICATE_q )))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (((\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [6]),
	.dataf(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h35910F4A89A890E1;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT [4] & ( (\CPU|PC|DOUT [6] & (((\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT [4] & 
// ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] $ (((\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[2]~DUPLICATE_q ))))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6]) # ((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( 
// \CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [6] & \CPU|PC|DOUT[2]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((\CPU|PC|DOUT[2]~DUPLICATE_q )))) 
// ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [6] & (((\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'h11CDA06AD6DD1333;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (!\CPU|PC|DOUT [6])))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & 
// (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((\CPU|PC|DOUT [6])))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (!\CPU|PC|DOUT [6])))) # 
// (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT[0]~DUPLICATE_q ) # (\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [6] & 
// ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT[3]~DUPLICATE_q )))) # (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6])))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (((\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT [6])))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  $ (!\CPU|PC|DOUT [6])))) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h0B1005B020D14091;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~12_combout  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~10_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~11_combout ))))) # (\CPU|PC|DOUT [5] 
// & (((!\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) ) # ( !\ROM1|memROM~13_combout  & ( \ROM1|memROM~12_combout  & ( ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~10_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~11_combout )))) # (\CPU|PC|DOUT [5]) 
// ) ) ) # ( \ROM1|memROM~13_combout  & ( !\ROM1|memROM~12_combout  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~10_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~11_combout ))))) ) ) ) # ( !\ROM1|memROM~13_combout  & 
// ( !\ROM1|memROM~12_combout  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~10_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~11_combout ))))) # (\CPU|PC|DOUT [5] & (((\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\ROM1|memROM~13_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h503F50305F3F5F30;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( \ROM1|memROM~14_combout  & ( !\CPU|PC|DOUT [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h00000000FF00FF00;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N21
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[5]~6 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[5]~6_combout  = ( \CPU|incrementa_PC|Add0~25_sumout  & ( \CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|Deviation|saida[0]~0_combout  & (\CPU|Reg_Retorno|DOUT [5])) # (\CPU|Deviation|saida[0]~0_combout  & 
// ((\ROM1|memROM~15_combout ))) ) ) ) # ( !\CPU|incrementa_PC|Add0~25_sumout  & ( \CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|Deviation|saida[0]~0_combout  & (\CPU|Reg_Retorno|DOUT [5])) # (\CPU|Deviation|saida[0]~0_combout  & 
// ((\ROM1|memROM~15_combout ))) ) ) ) # ( \CPU|incrementa_PC|Add0~25_sumout  & ( !\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|Deviation|saida[0]~0_combout ) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\CPU|incrementa_PC|Add0~25_sumout  & ( 
// !\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (\CPU|Deviation|saida[0]~0_combout  & \ROM1|memROM~15_combout ) ) ) )

	.dataa(!\CPU|Reg_Retorno|DOUT [5]),
	.datab(gnd),
	.datac(!\CPU|Deviation|saida[0]~0_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\CPU|incrementa_PC|Add0~25_sumout ),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[5]~6 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[5]~6 .lut_mask = 64'h000FF0FF505F505F;
defparam \CPU|Mux_Prox_PC|saida_MUX[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N22
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \ROM1|memROM~23 (
// Equation(s):
// \ROM1|memROM~23_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT [6])) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[2]~DUPLICATE_q )))) # 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (((!\CPU|PC|DOUT [6]))))) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT [6]))) # 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ ((\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6]))) # 
// (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [5])) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6]))))) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & \CPU|PC|DOUT[2]~DUPLICATE_q ))) # (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (!\CPU|PC|DOUT [5] $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~23 .extended_lut = "off";
defparam \ROM1|memROM~23 .lut_mask = 64'h0296BD1841C113C6;
defparam \ROM1|memROM~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \ROM1|memROM~24 (
// Equation(s):
// \ROM1|memROM~24_combout  = ( \CPU|PC|DOUT[7]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [6]) # (\CPU|PC|DOUT[2]~DUPLICATE_q ))) # (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [6]))))) # 
// (\CPU|PC|DOUT[5]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [4]))) ) ) ) # ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (((\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT [4]) # (\CPU|PC|DOUT [6]))) # (\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6]))))) ) ) ) # ( \CPU|PC|DOUT[7]~DUPLICATE_q  & ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [6]) # 
// ((\CPU|PC|DOUT[5]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (((!\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT[5]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [6]))) ) ) )

	.dataa(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~24 .extended_lut = "off";
defparam \ROM1|memROM~24 .lut_mask = 64'hA1A0F0103D2E2BA1;
defparam \ROM1|memROM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \ROM1|memROM~25 (
// Equation(s):
// \ROM1|memROM~25_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & \CPU|PC|DOUT [6]))) # (\CPU|PC|DOUT [1] & (((!\CPU|PC|DOUT [4])))) ) ) ) # ( 
// !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [6] $ (((!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT [1]))))) # (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT 
// [6])) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & \CPU|PC|DOUT [6])))) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [1] $ (((\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT 
// [6]))))) # (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [6]))) # (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT [6])))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [6]))) # (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [6]))))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] $ (((!\CPU|PC|DOUT [4]) # (\CPU|PC|DOUT [6]))))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~25 .extended_lut = "off";
defparam \ROM1|memROM~25 .lut_mask = 64'hB49B9CC2D2243038;
defparam \ROM1|memROM~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \ROM1|memROM~22 (
// Equation(s):
// \ROM1|memROM~22_combout  = ( \CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q ))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ 
// (\CPU|PC|DOUT[4]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT[4]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q ))) # (\CPU|PC|DOUT [5] & 
// (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (((!\CPU|PC|DOUT[4]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q ))))) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[7]~DUPLICATE_q ) # 
// (\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & \CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT[4]~DUPLICATE_q 
//  & !\CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~22 .extended_lut = "off";
defparam \ROM1|memROM~22 .lut_mask = 64'h0500B0022A126140;
defparam \ROM1|memROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \ROM1|memROM~26 (
// Equation(s):
// \ROM1|memROM~26_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( \ROM1|memROM~22_combout  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\ROM1|memROM~24_combout )) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((\ROM1|memROM~25_combout ))) ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  
// & ( \ROM1|memROM~22_combout  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q ) # (\ROM1|memROM~23_combout ) ) ) ) # ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\ROM1|memROM~22_combout  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\ROM1|memROM~24_combout )) # 
// (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((\ROM1|memROM~25_combout ))) ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\ROM1|memROM~22_combout  & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & \ROM1|memROM~23_combout ) ) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\ROM1|memROM~24_combout ),
	.datad(!\ROM1|memROM~25_combout ),
	.datae(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~26 .extended_lut = "off";
defparam \ROM1|memROM~26 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \ROM1|memROM~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \ROM1|memROM~27 (
// Equation(s):
// \ROM1|memROM~27_combout  = ( \ROM1|memROM~26_combout  & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~27 .extended_lut = "off";
defparam \ROM1|memROM~27 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ROM1|memROM~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N30
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~9 (
// Equation(s):
// \CPU|incrementa_PC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementa_PC|Add0~10  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~9_sumout ),
	.cout(\CPU|incrementa_PC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|incrementa_PC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \CPU|Reg_Retorno|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N3
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[0]~2 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[0]~2_combout  = ( \CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( \CPU|incrementa_PC|Add0~9_sumout  & ( (!\CPU|Deviation|saida[0]~0_combout  & ((\CPU|Reg_Retorno|DOUT [0]))) # (\CPU|Deviation|saida[0]~0_combout  & 
// (\ROM1|memROM~27_combout )) ) ) ) # ( !\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( \CPU|incrementa_PC|Add0~9_sumout  & ( (!\CPU|Deviation|saida[0]~0_combout ) # (\ROM1|memROM~27_combout ) ) ) ) # ( 
// \CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( !\CPU|incrementa_PC|Add0~9_sumout  & ( (!\CPU|Deviation|saida[0]~0_combout  & ((\CPU|Reg_Retorno|DOUT [0]))) # (\CPU|Deviation|saida[0]~0_combout  & (\ROM1|memROM~27_combout )) ) ) ) # ( 
// !\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( !\CPU|incrementa_PC|Add0~9_sumout  & ( (\CPU|Deviation|saida[0]~0_combout  & \ROM1|memROM~27_combout ) ) ) )

	.dataa(!\CPU|Deviation|saida[0]~0_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\CPU|Reg_Retorno|DOUT [0]),
	.datad(gnd),
	.datae(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.dataf(!\CPU|incrementa_PC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[0]~2 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[0]~2 .lut_mask = 64'h11111B1BBBBB1B1B;
defparam \CPU|Mux_Prox_PC|saida_MUX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N4
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_Prox_PC|saida_MUX[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N33
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~13 (
// Equation(s):
// \CPU|incrementa_PC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~10  ))
// \CPU|incrementa_PC|Add0~14  = CARRY(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~13_sumout ),
	.cout(\CPU|incrementa_PC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementa_PC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N35
dffeas \CPU|Reg_Retorno|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \ROM1|memROM~19 (
// Equation(s):
// \ROM1|memROM~19_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT[5]~DUPLICATE_q ))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & 
// (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (!\CPU|PC|DOUT[5]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT[5]~DUPLICATE_q ) # ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) ) # ( 
// \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (\CPU|PC|DOUT[5]~DUPLICATE_q )))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] $ 
// (!\CPU|PC|DOUT[5]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\CPU|PC|DOUT[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~19 .extended_lut = "off";
defparam \ROM1|memROM~19 .lut_mask = 64'h80B00912F0208104;
defparam \ROM1|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \ROM1|memROM~17 (
// Equation(s):
// \ROM1|memROM~17_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [1])))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT [1] $ (\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (((\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ 
// (!\CPU|PC|DOUT [0])))) ) ) ) # ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [5])) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((\CPU|PC|DOUT [0]))))) # (\CPU|PC|DOUT [1] & 
// (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [5]))))) ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] $ (((\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [0]))))) 
// # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [5])) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~17 .extended_lut = "off";
defparam \ROM1|memROM~17 .lut_mask = 64'h9ACAA18F4F5E4A12;
defparam \ROM1|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \ROM1|memROM~16 (
// Equation(s):
// \ROM1|memROM~16_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [7] & ((!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # 
// (\CPU|PC|DOUT[5]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [7] & ((!\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT [1]))) # (\CPU|PC|DOUT[5]~DUPLICATE_q  & ((\CPU|PC|DOUT[2]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q 
//  & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [7] & ((!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT[5]~DUPLICATE_q )) # (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [1] $ 
// (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ (\CPU|PC|DOUT[2]~DUPLICATE_q )))) # 
// (\CPU|PC|DOUT [7] & (\CPU|PC|DOUT [1] & (\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [7] $ (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ 
// (\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT [7] & ((!\CPU|PC|DOUT[5]~DUPLICATE_q ) # (\CPU|PC|DOUT[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT [7]),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~16 .extended_lut = "off";
defparam \ROM1|memROM~16 .lut_mask = 64'h38D34984691A7C17;
defparam \ROM1|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \ROM1|memROM~18 (
// Equation(s):
// \ROM1|memROM~18_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (((\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [5]))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [5] 
// & ((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (((!\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT [0]))))) # 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [5]) # (!\CPU|PC|DOUT [0]))))) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q )) 
// # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & 
// (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (!\CPU|PC|DOUT [0]))))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~18 .extended_lut = "off";
defparam \ROM1|memROM~18 .lut_mask = 64'h0448A8A42D9C233B;
defparam \ROM1|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \ROM1|memROM~20 (
// Equation(s):
// \ROM1|memROM~20_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~18_combout  & ( (!\CPU|PC|DOUT [6]) # ((!\CPU|PC|DOUT[4]~DUPLICATE_q  & ((\ROM1|memROM~17_combout ))) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & (\ROM1|memROM~19_combout ))) ) ) ) # ( 
// !\ROM1|memROM~16_combout  & ( \ROM1|memROM~18_combout  & ( (!\CPU|PC|DOUT [6] & (((\CPU|PC|DOUT[4]~DUPLICATE_q )))) # (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT[4]~DUPLICATE_q  & ((\ROM1|memROM~17_combout ))) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & 
// (\ROM1|memROM~19_combout )))) ) ) ) # ( \ROM1|memROM~16_combout  & ( !\ROM1|memROM~18_combout  & ( (!\CPU|PC|DOUT [6] & (((!\CPU|PC|DOUT[4]~DUPLICATE_q )))) # (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT[4]~DUPLICATE_q  & ((\ROM1|memROM~17_combout ))) # 
// (\CPU|PC|DOUT[4]~DUPLICATE_q  & (\ROM1|memROM~19_combout )))) ) ) ) # ( !\ROM1|memROM~16_combout  & ( !\ROM1|memROM~18_combout  & ( (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT[4]~DUPLICATE_q  & ((\ROM1|memROM~17_combout ))) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & 
// (\ROM1|memROM~19_combout )))) ) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~20 .extended_lut = "off";
defparam \ROM1|memROM~20 .lut_mask = 64'h0305F30503F5F3F5;
defparam \ROM1|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \ROM1|memROM~21 (
// Equation(s):
// \ROM1|memROM~21_combout  = ( \ROM1|memROM~20_combout  & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~21 .extended_lut = "off";
defparam \ROM1|memROM~21 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ROM1|memROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N33
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[1]~3 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[1]~3_combout  = ( \ROM1|memROM~21_combout  & ( ((!\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ((\CPU|incrementa_PC|Add0~13_sumout ))) # (\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & (\CPU|Reg_Retorno|DOUT [1]))) 
// # (\CPU|Deviation|saida[0]~0_combout ) ) ) # ( !\ROM1|memROM~21_combout  & ( (!\CPU|Deviation|saida[0]~0_combout  & ((!\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ((\CPU|incrementa_PC|Add0~13_sumout ))) # 
// (\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & (\CPU|Reg_Retorno|DOUT [1])))) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.datab(!\CPU|Deviation|saida[0]~0_combout ),
	.datac(!\CPU|Reg_Retorno|DOUT [1]),
	.datad(!\CPU|incrementa_PC|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[1]~3 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[1]~3 .lut_mask = 64'h048C048C37BF37BF;
defparam \CPU|Mux_Prox_PC|saida_MUX[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N34
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \ROM1|memROM~56 (
// Equation(s):
// \ROM1|memROM~56_combout  = ( \CPU|PC|DOUT [5] & ( \CPU|PC|DOUT[7]~DUPLICATE_q  & ( (\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [2])))) ) ) ) # ( !\CPU|PC|DOUT [5] & ( \CPU|PC|DOUT[7]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [1])) # (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT [5] & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (\CPU|PC|DOUT 
// [1] & ((!\CPU|PC|DOUT [2]) # (\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT [5]),
	.dataf(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~56 .extended_lut = "off";
defparam \ROM1|memROM~56 .lut_mask = 64'h082E000084803010;
defparam \ROM1|memROM~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N45
cyclonev_lcell_comb \ROM1|memROM~57 (
// Equation(s):
// \ROM1|memROM~57_combout  = ( \CPU|PC|DOUT [2] & ( \CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [5] $ (!\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT[6]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [0] & 
// \CPU|PC|DOUT [1]))) ) ) ) # ( !\CPU|PC|DOUT [2] & ( \CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1] & (((!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[6]~DUPLICATE_q )))) # (\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT[6]~DUPLICATE_q ) # (\CPU|PC|DOUT 
// [0])))) ) ) ) # ( \CPU|PC|DOUT [2] & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & \CPU|PC|DOUT [1]))) ) ) ) # ( !\CPU|PC|DOUT [2] & ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & 
// (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[6]~DUPLICATE_q ))) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT [1]))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(!\CPU|PC|DOUT [2]),
	.dataf(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~57 .extended_lut = "off";
defparam \ROM1|memROM~57 .lut_mask = 64'h18080010C0156001;
defparam \ROM1|memROM~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \ROM1|memROM~58 (
// Equation(s):
// \ROM1|memROM~58_combout  = ( \CPU|PC|DOUT [5] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (!\CPU|PC|DOUT[6]~DUPLICATE_q )))) # (\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT[6]~DUPLICATE_q  & 
// (\CPU|PC|DOUT [2])) # (\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT[7]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT [5] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ 
// (!\CPU|PC|DOUT[6]~DUPLICATE_q ))) # (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT[6]~DUPLICATE_q )))) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT 
// [5] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT[6]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT [5] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & 
// (!\CPU|PC|DOUT[6]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [0] & \CPU|PC|DOUT[7]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT[7]~DUPLICATE_q ))) # (\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [5]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~58 .extended_lut = "off";
defparam \ROM1|memROM~58 .lut_mask = 64'hF24C800049821570;
defparam \ROM1|memROM~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \ROM1|memROM~55 (
// Equation(s):
// \ROM1|memROM~55_combout  = ( \CPU|PC|DOUT [2] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[6]~DUPLICATE_q  & 
// !\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT [2] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [5])))) ) ) ) # ( \CPU|PC|DOUT [2] & ( 
// !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[6]~DUPLICATE_q  & \CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT [2] & ( 
// !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT [2]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~55 .extended_lut = "off";
defparam \ROM1|memROM~55 .lut_mask = 64'h012108010C040108;
defparam \ROM1|memROM~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \ROM1|memROM~59 (
// Equation(s):
// \ROM1|memROM~59_combout  = ( \ROM1|memROM~58_combout  & ( \ROM1|memROM~55_combout  & ( (!\CPU|PC|DOUT [3] & (((!\CPU|PC|DOUT [4])) # (\ROM1|memROM~56_combout ))) # (\CPU|PC|DOUT [3] & (((\ROM1|memROM~57_combout ) # (\CPU|PC|DOUT [4])))) ) ) ) # ( 
// !\ROM1|memROM~58_combout  & ( \ROM1|memROM~55_combout  & ( (!\CPU|PC|DOUT [3] & (((!\CPU|PC|DOUT [4])) # (\ROM1|memROM~56_combout ))) # (\CPU|PC|DOUT [3] & (((!\CPU|PC|DOUT [4] & \ROM1|memROM~57_combout )))) ) ) ) # ( \ROM1|memROM~58_combout  & ( 
// !\ROM1|memROM~55_combout  & ( (!\CPU|PC|DOUT [3] & (\ROM1|memROM~56_combout  & (\CPU|PC|DOUT [4]))) # (\CPU|PC|DOUT [3] & (((\ROM1|memROM~57_combout ) # (\CPU|PC|DOUT [4])))) ) ) ) # ( !\ROM1|memROM~58_combout  & ( !\ROM1|memROM~55_combout  & ( 
// (!\CPU|PC|DOUT [3] & (\ROM1|memROM~56_combout  & (\CPU|PC|DOUT [4]))) # (\CPU|PC|DOUT [3] & (((!\CPU|PC|DOUT [4] & \ROM1|memROM~57_combout )))) ) ) )

	.dataa(!\ROM1|memROM~56_combout ),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\ROM1|memROM~57_combout ),
	.datae(!\ROM1|memROM~58_combout ),
	.dataf(!\ROM1|memROM~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~59 .extended_lut = "off";
defparam \ROM1|memROM~59 .lut_mask = 64'h04340737C4F4C7F7;
defparam \ROM1|memROM~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N3
cyclonev_lcell_comb \ROM1|memROM~84 (
// Equation(s):
// \ROM1|memROM~84_combout  = ( \ROM1|memROM~59_combout  & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~84 .extended_lut = "off";
defparam \ROM1|memROM~84 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ROM1|memROM~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N48
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~29 (
// Equation(s):
// \CPU|incrementa_PC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~26  ))
// \CPU|incrementa_PC|Add0~30  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~29_sumout ),
	.cout(\CPU|incrementa_PC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N49
dffeas \CPU|Reg_Retorno|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[6]~7 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[6]~7_combout  = ( \CPU|incrementa_PC|Add0~29_sumout  & ( (!\CPU|Deviation|saida[0]~0_combout  & ((!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ) # ((\CPU|Reg_Retorno|DOUT [6])))) # (\CPU|Deviation|saida[0]~0_combout  & 
// (((\ROM1|memROM~84_combout )))) ) ) # ( !\CPU|incrementa_PC|Add0~29_sumout  & ( (!\CPU|Deviation|saida[0]~0_combout  & (\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ((\CPU|Reg_Retorno|DOUT [6])))) # (\CPU|Deviation|saida[0]~0_combout  & 
// (((\ROM1|memROM~84_combout )))) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.datab(!\CPU|Deviation|saida[0]~0_combout ),
	.datac(!\ROM1|memROM~84_combout ),
	.datad(!\CPU|Reg_Retorno|DOUT [6]),
	.datae(gnd),
	.dataf(!\CPU|incrementa_PC|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[6]~7 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[6]~7 .lut_mask = 64'h034703478BCF8BCF;
defparam \CPU|Mux_Prox_PC|saida_MUX[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N47
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \ROM1|memROM~72 (
// Equation(s):
// \ROM1|memROM~72_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [1] & ( (\CPU|PC|DOUT [3] & ((!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [6])) # (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [6]))))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [1] & ( 
// (!\CPU|PC|DOUT [4] & (((!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [3])))) # (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [3]))) # (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [3])))) ) ) ) # ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [1] & ( 
// (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT [3])))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT [3]))) # (\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [4])))) # 
// (\CPU|PC|DOUT [2] & (((\CPU|PC|DOUT [6] & \CPU|PC|DOUT [3])))) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~72 .extended_lut = "off";
defparam \ROM1|memROM~72 .lut_mask = 64'h04C74010A1440025;
defparam \ROM1|memROM~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \ROM1|memROM~73 (
// Equation(s):
// \ROM1|memROM~73_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[3]~DUPLICATE_q ))) # (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[4]~DUPLICATE_q  
// & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( 
// \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & !\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  $ (!\CPU|PC|DOUT [0]))))) ) 
// ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~73 .extended_lut = "off";
defparam \ROM1|memROM~73 .lut_mask = 64'h0804940000018001;
defparam \ROM1|memROM~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \ROM1|memROM~74 (
// Equation(s):
// \ROM1|memROM~74_combout  = ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & ((!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [1]))))) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & 
// (((!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [3])))) ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT [3])))) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & 
// (((\CPU|PC|DOUT [3])))) ) ) ) # ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT[4]~DUPLICATE_q ))) # (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  $ (((\CPU|PC|DOUT [1] & 
// !\CPU|PC|DOUT [3]))))) ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT[4]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [1] & 
// (!\CPU|PC|DOUT [3] $ (((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~74 .extended_lut = "off";
defparam \ROM1|memROM~74 .lut_mask = 64'h542F4958208FAC30;
defparam \ROM1|memROM~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \ROM1|memROM~71 (
// Equation(s):
// \ROM1|memROM~71_combout  = ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [0]))) ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT [3] & ( 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [2])))) ) ) ) # ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & \CPU|PC|DOUT [0]))) 
// ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [4] & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~71 .extended_lut = "off";
defparam \ROM1|memROM~71 .lut_mask = 64'h10020008040C0200;
defparam \ROM1|memROM~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \ROM1|memROM~85 (
// Equation(s):
// \ROM1|memROM~85_combout  = ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [8] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (((\ROM1|memROM~71_combout )))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~72_combout )))) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT [8] & (((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~73_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~74_combout )))))) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\ROM1|memROM~72_combout ),
	.datac(!\ROM1|memROM~73_combout ),
	.datad(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~74_combout ),
	.datag(!\ROM1|memROM~71_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~85 .extended_lut = "on";
defparam \ROM1|memROM~85 .lut_mask = 64'h0A220A000A220AAA;
defparam \ROM1|memROM~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N43
dffeas \CPU|Reg_Retorno|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N27
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[4]~8 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[4]~8_combout  = ( \CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|Deviation|saida[0]~0_combout  & ((\CPU|Reg_Retorno|DOUT [4]))) # (\CPU|Deviation|saida[0]~0_combout  & (\ROM1|memROM~85_combout )) ) ) # ( 
// !\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|Deviation|saida[0]~0_combout  & (\CPU|incrementa_PC|Add0~33_sumout )) # (\CPU|Deviation|saida[0]~0_combout  & ((\ROM1|memROM~85_combout ))) ) )

	.dataa(!\CPU|incrementa_PC|Add0~33_sumout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\CPU|Deviation|saida[0]~0_combout ),
	.datad(!\CPU|Reg_Retorno|DOUT [4]),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[4]~8 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[4]~8 .lut_mask = 64'h5353535303F303F3;
defparam \CPU|Mux_Prox_PC|saida_MUX[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N28
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \ROM1|memROM~34 (
// Equation(s):
// \ROM1|memROM~34_combout  = ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] $ (((\CPU|PC|DOUT[3]~DUPLICATE_q ) # (\CPU|PC|DOUT [5]))))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & 
// (!\CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT[3]~DUPLICATE_q )))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT [5] $ (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (\CPU|PC|DOUT [0])))) ) ) ) # ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT [1] & ( (\CPU|PC|DOUT [5] & \CPU|PC|DOUT[3]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT [1] & 
// ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (((\CPU|PC|DOUT[3]~DUPLICATE_q  & !\CPU|PC|DOUT [0]))))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~34 .extended_lut = "off";
defparam \ROM1|memROM~34 .lut_mask = 64'h634403031663903A;
defparam \ROM1|memROM~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \ROM1|memROM~36 (
// Equation(s):
// \ROM1|memROM~36_combout  = ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [5]) # (!\CPU|PC|DOUT[3]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [0] & 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [0]) # 
// (\CPU|PC|DOUT[3]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (((!\CPU|PC|DOUT[7]~DUPLICATE_q ) # (\CPU|PC|DOUT [0]))))) ) ) ) # ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q 
//  & ((!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [5]))) # (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[7]~DUPLICATE_q )))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5]) # ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q 
//  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q ) # ((!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (!\CPU|PC|DOUT 
// [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~36 .extended_lut = "off";
defparam \ROM1|memROM~36 .lut_mask = 64'h89CACE5C56875641;
defparam \ROM1|memROM~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \ROM1|memROM~37 (
// Equation(s):
// \ROM1|memROM~37_combout  = ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5])) # (\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT[3]~DUPLICATE_q ))))) # 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [0]))) ) ) ) # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ 
// (((!\CPU|PC|DOUT [5] & \CPU|PC|DOUT [0]))))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT[7]~DUPLICATE_q ))))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [0]))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) ) 
// # ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[3]~DUPLICATE_q  & !\CPU|PC|DOUT [0]))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ 
// (((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [5]))))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~37 .extended_lut = "off";
defparam \ROM1|memROM~37 .lut_mask = 64'h49053E92A163881A;
defparam \ROM1|memROM~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \ROM1|memROM~35 (
// Equation(s):
// \ROM1|memROM~35_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (((!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[7]~DUPLICATE_q ))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (((!\CPU|PC|DOUT [6])))) ) 
// ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [6])))) # 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] $ (((\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [6]))))) ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6] $ (!\CPU|PC|DOUT [0])))) # 
// (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (((!\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT [0]))))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~35 .extended_lut = "off";
defparam \ROM1|memROM~35 .lut_mask = 64'h066A2EC05683F474;
defparam \ROM1|memROM~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \ROM1|memROM~38 (
// Equation(s):
// \ROM1|memROM~38_combout  = ( \ROM1|memROM~37_combout  & ( \ROM1|memROM~35_combout  & ( ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\ROM1|memROM~34_combout )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((\ROM1|memROM~36_combout )))) # (\CPU|PC|DOUT [4]) ) ) ) # ( 
// !\ROM1|memROM~37_combout  & ( \ROM1|memROM~35_combout  & ( (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\ROM1|memROM~34_combout )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((\ROM1|memROM~36_combout ))))) # (\CPU|PC|DOUT [4] & 
// (((!\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( \ROM1|memROM~37_combout  & ( !\ROM1|memROM~35_combout  & ( (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\ROM1|memROM~34_combout )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((\ROM1|memROM~36_combout ))))) 
// # (\CPU|PC|DOUT [4] & (((\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\ROM1|memROM~37_combout  & ( !\ROM1|memROM~35_combout  & ( (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\ROM1|memROM~34_combout )) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// ((\ROM1|memROM~36_combout ))))) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\ROM1|memROM~34_combout ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~36_combout ),
	.datae(!\ROM1|memROM~37_combout ),
	.dataf(!\ROM1|memROM~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~38 .extended_lut = "off";
defparam \ROM1|memROM~38 .lut_mask = 64'h808A858FD0DAD5DF;
defparam \ROM1|memROM~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \ROM1|memROM~81 (
// Equation(s):
// \ROM1|memROM~81_combout  = ( !\CPU|PC|DOUT [8] & ( \ROM1|memROM~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [8]),
	.dataf(!\ROM1|memROM~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~81 .extended_lut = "off";
defparam \ROM1|memROM~81 .lut_mask = 64'h00000000FFFF0000;
defparam \ROM1|memROM~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb \ROM1|memROM~82 (
// Equation(s):
// \ROM1|memROM~82_combout  = ( \ROM1|memROM~44_combout  & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~44_combout ),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~82 .extended_lut = "off";
defparam \ROM1|memROM~82 .lut_mask = 64'h0000FFFF00000000;
defparam \ROM1|memROM~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \ROM1|memROM~33 (
// Equation(s):
// \ROM1|memROM~33_combout  = ( \ROM1|memROM~32_combout  & ( !\CPU|PC|DOUT [8] ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~33 .extended_lut = "off";
defparam \ROM1|memROM~33 .lut_mask = 64'h00000000CCCCCCCC;
defparam \ROM1|memROM~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle~1 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle~1_combout  = ( \ROM1|memROM~82_combout  & ( \ROM1|memROM~33_combout  & ( (!\ROM1|memROM~39_combout  & \ROM1|memROM~81_combout ) ) ) ) # ( \ROM1|memROM~82_combout  & ( !\ROM1|memROM~33_combout  & ( 
// (!\ROM1|memROM~39_combout  & !\ROM1|memROM~81_combout ) ) ) )

	.dataa(!\ROM1|memROM~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~81_combout ),
	.datae(!\ROM1|memROM~82_combout ),
	.dataf(!\ROM1|memROM~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle~1 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle~1 .lut_mask = 64'h0000AA00000000AA;
defparam \CPU|Dec_Instruction|sinais_controle~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal12~2 (
// Equation(s):
// \CPU|Dec_Instruction|Equal12~2_combout  = ( \ROM1|memROM~33_combout  & ( !\ROM1|memROM~39_combout  & ( ((!\ROM1|memROM~49_combout  & !\ROM1|memROM~44_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~49_combout ),
	.datad(!\ROM1|memROM~44_combout ),
	.datae(!\ROM1|memROM~33_combout ),
	.dataf(!\ROM1|memROM~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal12~2 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal12~2 .lut_mask = 64'h0000F33300000000;
defparam \CPU|Dec_Instruction|Equal12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle~2 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle~2_combout  = ( \ROM1|memROM~82_combout  & ( (!\ROM1|memROM~39_combout  & (\ROM1|memROM~33_combout  & \ROM1|memROM~81_combout )) ) ) # ( !\ROM1|memROM~82_combout  & ( (\ROM1|memROM~39_combout  & 
// (!\ROM1|memROM~33_combout  & !\ROM1|memROM~81_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~39_combout ),
	.datac(!\ROM1|memROM~33_combout ),
	.datad(!\ROM1|memROM~81_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle~2 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle~2 .lut_mask = 64'h30003000000C000C;
defparam \CPU|Dec_Instruction|sinais_controle~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[4]~6 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[4]~6_combout  = ( \CPU|Dec_Instruction|sinais_controle~2_combout  ) # ( !\CPU|Dec_Instruction|sinais_controle~2_combout  & ( \CPU|Dec_Instruction|Equal12~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[4]~6 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[4]~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \CPU|Dec_Instruction|sinais_controle[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[1]~0 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[1]~0_combout  = ( \ROM1|memROM~44_combout  & ( (!\ROM1|memROM~38_combout  & (!\CPU|PC|DOUT [8] & ((!\ROM1|memROM~49_combout ) # (\ROM1|memROM~32_combout )))) ) ) # ( !\ROM1|memROM~44_combout  & ( 
// (!\ROM1|memROM~38_combout  & (!\CPU|PC|DOUT [8] & (!\ROM1|memROM~32_combout  $ (!\ROM1|memROM~49_combout )))) ) )

	.dataa(!\ROM1|memROM~32_combout ),
	.datab(!\ROM1|memROM~38_combout ),
	.datac(!\ROM1|memROM~49_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[1]~0 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[1]~0 .lut_mask = 64'h48004800C400C400;
defparam \CPU|Dec_Instruction|sinais_controle[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \ROM1|memROM~60 (
// Equation(s):
// \ROM1|memROM~60_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & \CPU|PC|DOUT [4])) ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~60 .extended_lut = "off";
defparam \ROM1|memROM~60 .lut_mask = 64'h0040000004000808;
defparam \ROM1|memROM~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \ROM1|memROM~61 (
// Equation(s):
// \ROM1|memROM~61_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[4]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q ))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] $ (\CPU|PC|DOUT[4]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[4]~DUPLICATE_q  & 
// !\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (\CPU|PC|DOUT[4]~DUPLICATE_q )))) # (\CPU|PC|DOUT [6] & 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[4]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[4]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~61 .extended_lut = "off";
defparam \ROM1|memROM~61 .lut_mask = 64'h0008860208004108;
defparam \ROM1|memROM~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \ROM1|memROM~63 (
// Equation(s):
// \ROM1|memROM~63_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// !\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q ))) # (\CPU|PC|DOUT [6] & 
// (((!\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT[3]~DUPLICATE_q )))) # 
// (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ 
// (\CPU|PC|DOUT[3]~DUPLICATE_q )))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & \CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~63 .extended_lut = "off";
defparam \ROM1|memROM~63 .lut_mask = 64'h2542380730041004;
defparam \ROM1|memROM~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \ROM1|memROM~62 (
// Equation(s):
// \ROM1|memROM~62_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT [6] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~62 .extended_lut = "off";
defparam \ROM1|memROM~62 .lut_mask = 64'h0800000000000001;
defparam \ROM1|memROM~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \ROM1|memROM~64 (
// Equation(s):
// \ROM1|memROM~64_combout  = ( \ROM1|memROM~63_combout  & ( \ROM1|memROM~62_combout  & ( ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~60_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~61_combout )))) # (\CPU|PC|DOUT [5]) ) ) ) # ( 
// !\ROM1|memROM~63_combout  & ( \ROM1|memROM~62_combout  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~60_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~61_combout ))))) # (\CPU|PC|DOUT [5] & 
// (((!\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) ) # ( \ROM1|memROM~63_combout  & ( !\ROM1|memROM~62_combout  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~60_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~61_combout ))))) 
// # (\CPU|PC|DOUT [5] & (((\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) ) # ( !\ROM1|memROM~63_combout  & ( !\ROM1|memROM~62_combout  & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~60_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & 
// ((\ROM1|memROM~61_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~60_combout ),
	.datab(!\ROM1|memROM~61_combout ),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\ROM1|memROM~63_combout ),
	.dataf(!\ROM1|memROM~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~64 .extended_lut = "off";
defparam \ROM1|memROM~64 .lut_mask = 64'h5030503F5F305F3F;
defparam \ROM1|memROM~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \DECODER1|enableSWVector~0 (
// Equation(s):
// \DECODER1|enableSWVector~0_combout  = ( !\ROM1|memROM~64_combout  & ( (!\CPU|PC|DOUT [8] & (\ROM1|memROM~54_combout  & \ROM1|memROM~59_combout )) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(gnd),
	.datac(!\ROM1|memROM~54_combout ),
	.datad(!\ROM1|memROM~59_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableSWVector~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableSWVector~0 .extended_lut = "off";
defparam \DECODER1|enableSWVector~0 .lut_mask = 64'h000A000A00000000;
defparam \DECODER1|enableSWVector~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \ROM1|memROM~68 (
// Equation(s):
// \ROM1|memROM~68_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT [4]))) # (\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  
// & (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [5]))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT [6] & 
// ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [4]))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [5])))) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # 
// (\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (\CPU|PC|DOUT [5])))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (((\CPU|PC|DOUT 
// [6] & \CPU|PC|DOUT [4]))))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] $ (((!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [5]))))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~68 .extended_lut = "off";
defparam \ROM1|memROM~68 .lut_mask = 64'hB5C2290C3A14068C;
defparam \ROM1|memROM~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \ROM1|memROM~67 (
// Equation(s):
// \ROM1|memROM~67_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [5]))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5]) # 
// (\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [4] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  $ (!\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT 
// [4] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] & \CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (\CPU|PC|DOUT[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~67 .extended_lut = "off";
defparam \ROM1|memROM~67 .lut_mask = 64'h0090008010409091;
defparam \ROM1|memROM~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \ROM1|memROM~65 (
// Equation(s):
// \ROM1|memROM~65_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [6])))) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [0]))) ) 
// ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [1] & (((\CPU|PC|DOUT [6] & \CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [6] $ (((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [5]))))) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  
// & ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [5] $ (\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT [4] & ( (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [1] & \CPU|PC|DOUT 
// [0])) # (\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~65 .extended_lut = "off";
defparam \ROM1|memROM~65 .lut_mask = 64'h0140080403391A02;
defparam \ROM1|memROM~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \ROM1|memROM~66 (
// Equation(s):
// \ROM1|memROM~66_combout  = ( \CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT [5])) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[6]~DUPLICATE_q  
// & \CPU|PC|DOUT [5])))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( \CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  $ (\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// (\CPU|PC|DOUT[6]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & !\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) ) # ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [4] & ( (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ))) # 
// (\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ 
// (\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~66 .extended_lut = "off";
defparam \ROM1|memROM~66 .lut_mask = 64'h08040C0201828100;
defparam \ROM1|memROM~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \ROM1|memROM~69 (
// Equation(s):
// \ROM1|memROM~69_combout  = ( \ROM1|memROM~65_combout  & ( \ROM1|memROM~66_combout  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q ) # ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~67_combout ))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~68_combout ))) ) ) ) # 
// ( !\ROM1|memROM~65_combout  & ( \ROM1|memROM~66_combout  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (((\CPU|PC|DOUT[7]~DUPLICATE_q )))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~67_combout ))) # 
// (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~68_combout )))) ) ) ) # ( \ROM1|memROM~65_combout  & ( !\ROM1|memROM~66_combout  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (((!\CPU|PC|DOUT[7]~DUPLICATE_q )))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~67_combout ))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~68_combout )))) ) ) ) # ( !\ROM1|memROM~65_combout  & ( !\ROM1|memROM~66_combout  & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~67_combout ))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~68_combout )))) ) ) )

	.dataa(!\ROM1|memROM~68_combout ),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~67_combout ),
	.datae(!\ROM1|memROM~65_combout ),
	.dataf(!\ROM1|memROM~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~69 .extended_lut = "off";
defparam \ROM1|memROM~69 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ROM1|memROM~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \DECODER1|enableSWVector~2 (
// Equation(s):
// \DECODER1|enableSWVector~2_combout  = ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~69_combout ) # (\CPU|PC|DOUT [8])))) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\ROM1|memROM~69_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableSWVector~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableSWVector~2 .extended_lut = "off";
defparam \DECODER1|enableSWVector~2 .lut_mask = 64'hD000D00000000000;
defparam \DECODER1|enableSWVector~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \DECODER1|enableSWVector~3 (
// Equation(s):
// \DECODER1|enableSWVector~3_combout  = ( \DECODER1|enableSWVector~2_combout  & ( (\CPU|Dec_Instruction|sinais_controle[1]~0_combout  & \DECODER1|enableSWVector~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|sinais_controle[1]~0_combout ),
	.datad(!\DECODER1|enableSWVector~0_combout ),
	.datae(gnd),
	.dataf(!\DECODER1|enableSWVector~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableSWVector~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableSWVector~3 .extended_lut = "off";
defparam \DECODER1|enableSWVector~3 .lut_mask = 64'h00000000000F000F;
defparam \DECODER1|enableSWVector~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal12~0 (
// Equation(s):
// \CPU|Dec_Instruction|Equal12~0_combout  = ( !\ROM1|memROM~33_combout  & ( \ROM1|memROM~39_combout  & ( ((!\ROM1|memROM~44_combout  & !\ROM1|memROM~49_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~44_combout ),
	.datac(!\ROM1|memROM~49_combout ),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(!\ROM1|memROM~33_combout ),
	.dataf(!\ROM1|memROM~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal12~0 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal12~0 .lut_mask = 64'h00000000C0FF0000;
defparam \CPU|Dec_Instruction|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \ROM1|memROM~75 (
// Equation(s):
// \ROM1|memROM~75_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [4] $ (((!\CPU|PC|DOUT[3]~DUPLICATE_q ) # (\CPU|PC|DOUT [1]))))) # (\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [4] & 
// (!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [1])) # (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [1]))))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [1]))) # (\CPU|PC|DOUT [0] & 
// (\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [1])))) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (((!\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & 
// (!\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT [1])))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [4]) # (\CPU|PC|DOUT [1])))) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT 
// [4] & ((\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~75 .extended_lut = "off";
defparam \ROM1|memROM~75 .lut_mask = 64'h091DDC0DA0026558;
defparam \ROM1|memROM~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N51
cyclonev_lcell_comb \ROM1|memROM~77 (
// Equation(s):
// \ROM1|memROM~77_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & \CPU|PC|DOUT [3])) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [3]) # (\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] & 
// (\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT [3]))) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & ((!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [3])) # (\CPU|PC|DOUT 
// [4] & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # (\CPU|PC|DOUT [3]))))) # (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [3]))) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~77 .extended_lut = "off";
defparam \ROM1|memROM~77 .lut_mask = 64'h20B208000C040011;
defparam \ROM1|memROM~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \ROM1|memROM~78 (
// Equation(s):
// \ROM1|memROM~78_combout  = ( \CPU|PC|DOUT [3] & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [0] & 
// \CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT[5]~DUPLICATE_q )))) # (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & 
// \CPU|PC|DOUT[5]~DUPLICATE_q )) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[5]~DUPLICATE_q ))))) ) ) ) # ( \CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[5]~DUPLICATE_q  & ((\CPU|PC|DOUT[1]~DUPLICATE_q ) # 
// (\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[5]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] 
// & (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] $ (\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~78 .extended_lut = "off";
defparam \ROM1|memROM~78 .lut_mask = 64'h4061456A0598C308;
defparam \ROM1|memROM~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \ROM1|memROM~76 (
// Equation(s):
// \ROM1|memROM~76_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[0]~DUPLICATE_q  & ((\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [3] & 
// ((!\CPU|PC|DOUT[0]~DUPLICATE_q ) # (!\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # (!\CPU|PC|DOUT[0]~DUPLICATE_q  $ (!\CPU|PC|DOUT 
// [3])))) # (\CPU|PC|DOUT [4] & (((\CPU|PC|DOUT[1]~DUPLICATE_q )) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT[0]~DUPLICATE_q  & ((!\CPU|PC|DOUT [3]) # 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [3])))) # (\CPU|PC|DOUT [4] & (((!\CPU|PC|DOUT [3] & \CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[0]~DUPLICATE_q  & ((\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  $ (\CPU|PC|DOUT [3])))) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~76 .extended_lut = "off";
defparam \ROM1|memROM~76 .lut_mask = 64'h21448CB4DD7B3064;
defparam \ROM1|memROM~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \ROM1|memROM~79 (
// Equation(s):
// \ROM1|memROM~79_combout  = ( \ROM1|memROM~78_combout  & ( \ROM1|memROM~76_combout  & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~75_combout ))) # (\CPU|PC|DOUT [6] & (((\ROM1|memROM~77_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q 
// ))) ) ) ) # ( !\ROM1|memROM~78_combout  & ( \ROM1|memROM~76_combout  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT [6] & (\ROM1|memROM~75_combout )) # (\CPU|PC|DOUT [6] & ((\ROM1|memROM~77_combout ))))) ) ) ) # ( \ROM1|memROM~78_combout  & ( 
// !\ROM1|memROM~76_combout  & ( ((!\CPU|PC|DOUT [6] & (\ROM1|memROM~75_combout )) # (\CPU|PC|DOUT [6] & ((\ROM1|memROM~77_combout )))) # (\CPU|PC|DOUT[7]~DUPLICATE_q ) ) ) ) # ( !\ROM1|memROM~78_combout  & ( !\ROM1|memROM~76_combout  & ( (!\CPU|PC|DOUT [6] 
// & (((\ROM1|memROM~75_combout )) # (\CPU|PC|DOUT[7]~DUPLICATE_q ))) # (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\ROM1|memROM~77_combout )))) ) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~75_combout ),
	.datad(!\ROM1|memROM~77_combout ),
	.datae(!\ROM1|memROM~78_combout ),
	.dataf(!\ROM1|memROM~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~79 .extended_lut = "off";
defparam \ROM1|memROM~79 .lut_mask = 64'h2A6E3B7F084C195D;
defparam \ROM1|memROM~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \ROM1|memROM~80 (
// Equation(s):
// \ROM1|memROM~80_combout  = ( \ROM1|memROM~79_combout  & ( !\CPU|PC|DOUT [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~80 .extended_lut = "off";
defparam \ROM1|memROM~80 .lut_mask = 64'h00000000FF00FF00;
defparam \ROM1|memROM~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N51
cyclonev_lcell_comb \ROM1|memROM~70 (
// Equation(s):
// \ROM1|memROM~70_combout  = ( \ROM1|memROM~69_combout  & ( !\CPU|PC|DOUT [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~70 .extended_lut = "off";
defparam \ROM1|memROM~70 .lut_mask = 64'h00000000FF00FF00;
defparam \ROM1|memROM~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \CPU|Bloco_Reg|REG2|DOUT[6]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG2|DOUT[6]~feeder_combout  = \CPU|ULA|Add0~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ULA|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG2|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG2|DOUT[6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \CPU|Bloco_Reg|REG2|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \CPU|ULA|saida[6]~12 (
// Equation(s):
// \CPU|ULA|saida[6]~12_combout  = ( !\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & (\CPU|Dec_Instruction|sinais_controle~1_combout  & ((\CPU|Dec_Instruction|Equal12~2_combout ) # 
// (\CPU|Dec_Instruction|sinais_controle~2_combout )))) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datad(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[6]~12 .extended_lut = "off";
defparam \CPU|ULA|saida[6]~12 .lut_mask = 64'h0222022200000000;
defparam \CPU|ULA|saida[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \CPU|ULA|saida[6]~13 (
// Equation(s):
// \CPU|ULA|saida[6]~13_combout  = ( \ROM1|memROM~84_combout  & ( \RAM1|ram~673_combout  & ( (!\CPU|ULA|saida[6]~12_combout  & (((!\DECODER1|enableSWVector~3_combout ) # (\SW[6]~input_o )) # (\CPU|Dec_Instruction|Equal12~0_combout ))) ) ) ) # ( 
// !\ROM1|memROM~84_combout  & ( \RAM1|ram~673_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (!\CPU|ULA|saida[6]~12_combout  & ((!\DECODER1|enableSWVector~3_combout ) # (\SW[6]~input_o )))) ) ) ) # ( \ROM1|memROM~84_combout  & ( 
// !\RAM1|ram~673_combout  & ( (!\CPU|ULA|saida[6]~12_combout  & (((\SW[6]~input_o  & \DECODER1|enableSWVector~3_combout )) # (\CPU|Dec_Instruction|Equal12~0_combout ))) ) ) ) # ( !\ROM1|memROM~84_combout  & ( !\RAM1|ram~673_combout  & ( 
// (!\CPU|Dec_Instruction|Equal12~0_combout  & (\SW[6]~input_o  & (\DECODER1|enableSWVector~3_combout  & !\CPU|ULA|saida[6]~12_combout ))) ) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datab(!\SW[6]~input_o ),
	.datac(!\DECODER1|enableSWVector~3_combout ),
	.datad(!\CPU|ULA|saida[6]~12_combout ),
	.datae(!\ROM1|memROM~84_combout ),
	.dataf(!\RAM1|ram~673_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[6]~13 .extended_lut = "off";
defparam \CPU|ULA|saida[6]~13 .lut_mask = 64'h02005700A200F700;
defparam \CPU|ULA|saida[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[4]~3 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[4]~3_combout  = ( \CPU|Dec_Instruction|sinais_controle~2_combout  & ( !\CPU|Dec_Instruction|Equal12~1_combout  ) ) # ( !\CPU|Dec_Instruction|sinais_controle~2_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & 
// \CPU|Dec_Instruction|Equal12~2_combout ) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[4]~3 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[4]~3 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \CPU|Dec_Instruction|sinais_controle[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N3
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT [0]) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT [2] & ( \CPU|PC|DOUT[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h0F0F0000000000F0;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [2]))) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'h8000800000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \CPU|PC|DOUT[6]~DUPLICATE_q  & ( (\CPU|PC|DOUT [5] & \CPU|PC|DOUT[4]~DUPLICATE_q ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h0000000005050505;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N57
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [0]) # (!\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h0000000055FA55FA;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \CPU|PC|DOUT [5] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[3]~DUPLICATE_q )) # (\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT[3]~DUPLICATE_q ))))) ) ) ) # 
// ( !\CPU|PC|DOUT [5] & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT[6]~DUPLICATE_q )) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT[6]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [2] & 
// (!\CPU|PC|DOUT[3]~DUPLICATE_q  & ((\CPU|PC|DOUT[6]~DUPLICATE_q ) # (\CPU|PC|DOUT [0])))) ) ) ) # ( \CPU|PC|DOUT [5] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[3]~DUPLICATE_q ))) # (\CPU|PC|DOUT [0] & 
// (\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [5] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  $ (((!\CPU|PC|DOUT[6]~DUPLICATE_q ) # (\CPU|PC|DOUT [0])))) # 
// (\CPU|PC|DOUT [2]) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [5]),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h5FD780A11A700085;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( \ROM1|memROM~4_combout  & ( \ROM1|memROM~3_combout  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q ) # ((\CPU|PC|DOUT[3]~DUPLICATE_q  & !\CPU|PC|DOUT[6]~DUPLICATE_q )) ) ) ) # ( !\ROM1|memROM~4_combout  & ( \ROM1|memROM~3_combout  & ( 
// !\CPU|PC|DOUT[4]~DUPLICATE_q  ) ) ) # ( \ROM1|memROM~4_combout  & ( !\ROM1|memROM~3_combout  & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & \CPU|PC|DOUT[4]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h00000030FF00FF30;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT [8] & ((!\CPU|PC|DOUT[7]~DUPLICATE_q ) # ((\ROM1|memROM~1_combout ) # (\ROM1|memROM~0_combout )))) ) ) ) # ( !\ROM1|memROM~2_combout  & ( 
// \ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [8]) ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT [8] & (((\CPU|PC|DOUT[7]~DUPLICATE_q  & \ROM1|memROM~0_combout )) # (\ROM1|memROM~1_combout 
// ))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h00001F00AA00BF00;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N24
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \CPU|PC|DOUT [3] & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [5] $ (((\CPU|PC|DOUT[1]~DUPLICATE_q ))))) # (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [2]))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( 
// \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [2]))) # (\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (!\CPU|PC|DOUT [2])))) ) ) ) # ( \CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] $ (\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & 
// (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT [5] & (((\CPU|PC|DOUT [4] & !\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'h052038012026A858;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N15
cyclonev_lcell_comb \ROM1|memROM~93 (
// Equation(s):
// \ROM1|memROM~93_combout  = ( \CPU|PC|DOUT [3] & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT [4]))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT 
// [4]))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [4])) ) ) ) # ( \CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  
// & \CPU|PC|DOUT [4]))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~93 .extended_lut = "off";
defparam \ROM1|memROM~93 .lut_mask = 64'h0082004000030240;
defparam \ROM1|memROM~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N18
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \CPU|PC|DOUT [3] & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # (\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [2] $ 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] $ (\CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT[1]~DUPLICATE_q 
// )))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [4])))) ) ) ) # ( \CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (\CPU|PC|DOUT [2])))) # 
// (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] $ (((\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [4]))))) # 
// (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [5] $ (!\CPU|PC|DOUT [4])))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h9C48029094289848;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N0
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \CPU|PC|DOUT [3] & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [2]) # (!\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT [4] & (((!\CPU|PC|DOUT [2] & \CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) ) # 
// ( !\CPU|PC|DOUT [3] & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] $ (\CPU|PC|DOUT [4])))) # (\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT [4] & (\CPU|PC|DOUT 
// [5])))) ) ) ) # ( \CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [2]) # ((!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] $ (\CPU|PC|DOUT[1]~DUPLICATE_q 
// )))) ) ) ) # ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h0180E88C01B5A08C;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N6
cyclonev_lcell_comb \ROM1|memROM~89 (
// Equation(s):
// \ROM1|memROM~89_combout  = ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & ((!\CPU|PC|DOUT [7] & (\ROM1|memROM~7_combout )) # (\CPU|PC|DOUT [7] & (((\ROM1|memROM~8_combout )))))) ) ) # ( \CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT [7] & (\ROM1|memROM~9_combout )) # (\CPU|PC|DOUT [7] & (((\ROM1|memROM~93_combout )))))) ) )

	.dataa(!\CPU|PC|DOUT [7]),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~93_combout ),
	.datae(!\CPU|PC|DOUT [6]),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(!\ROM1|memROM~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~89 .extended_lut = "on";
defparam \ROM1|memROM~89 .lut_mask = 64'h0808084C4C4C084C;
defparam \ROM1|memROM~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[5]~4 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[5]~4_combout  = ( !\ROM1|memROM~39_combout  & ( \CPU|Dec_Instruction|sinais_controle~2_combout  & ( (!\ROM1|memROM~33_combout  & (!\ROM1|memROM~82_combout  & !\ROM1|memROM~81_combout )) ) ) ) # ( 
// \ROM1|memROM~39_combout  & ( !\CPU|Dec_Instruction|sinais_controle~2_combout  ) ) # ( !\ROM1|memROM~39_combout  & ( !\CPU|Dec_Instruction|sinais_controle~2_combout  & ( ((!\ROM1|memROM~33_combout  & !\ROM1|memROM~82_combout )) # (\ROM1|memROM~81_combout ) 
// ) ) )

	.dataa(!\ROM1|memROM~33_combout ),
	.datab(!\ROM1|memROM~82_combout ),
	.datac(!\ROM1|memROM~81_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~39_combout ),
	.dataf(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[5]~4 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[5]~4 .lut_mask = 64'h8F8FFFFF80800000;
defparam \CPU|Dec_Instruction|sinais_controle[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \CPU|Bloco_Reg|enableReg2~0 (
// Equation(s):
// \CPU|Bloco_Reg|enableReg2~0_combout  = ( !\ROM1|memROM~89_combout  & ( !\CPU|Dec_Instruction|sinais_controle[5]~4_combout  & ( \ROM1|memROM~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~89_combout ),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|enableReg2~0 .extended_lut = "off";
defparam \CPU|Bloco_Reg|enableReg2~0 .lut_mask = 64'h0F0F000000000000;
defparam \CPU|Bloco_Reg|enableReg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N49
dffeas \CPU|Bloco_Reg|REG2|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG2|DOUT[6]~feeder_combout ),
	.asdata(\CPU|ULA|saida[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG2|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG2|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[6]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[6]~feeder_combout  = ( \CPU|ULA|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N45
cyclonev_lcell_comb \CPU|Bloco_Reg|enableReg2~1 (
// Equation(s):
// \CPU|Bloco_Reg|enableReg2~1_combout  = ( !\CPU|Dec_Instruction|sinais_controle[5]~4_combout  & ( (\ROM1|memROM~89_combout  & !\ROM1|memROM~6_combout ) ) )

	.dataa(!\ROM1|memROM~89_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|enableReg2~1 .extended_lut = "off";
defparam \CPU|Bloco_Reg|enableReg2~1 .lut_mask = 64'h5050505000000000;
defparam \CPU|Bloco_Reg|enableReg2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N1
dffeas \CPU|Bloco_Reg|REG1|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[6]~feeder_combout ),
	.asdata(\CPU|ULA|saida[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \CPU|Bloco_Reg|REG3|DOUT[6]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG3|DOUT[6]~feeder_combout  = ( \CPU|ULA|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG3|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG3|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG3|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N3
cyclonev_lcell_comb \CPU|Bloco_Reg|enableReg2~2 (
// Equation(s):
// \CPU|Bloco_Reg|enableReg2~2_combout  = ( \ROM1|memROM~6_combout  & ( !\CPU|Dec_Instruction|sinais_controle[5]~4_combout  & ( \ROM1|memROM~89_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~89_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~6_combout ),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|enableReg2~2 .extended_lut = "off";
defparam \CPU|Bloco_Reg|enableReg2~2 .lut_mask = 64'h00000F0F00000000;
defparam \CPU|Bloco_Reg|enableReg2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N46
dffeas \CPU|Bloco_Reg|REG3|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG3|DOUT[6]~feeder_combout ),
	.asdata(\CPU|ULA|saida[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG3|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG3|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[6]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[6]~feeder_combout  = ( \CPU|ULA|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[6]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N45
cyclonev_lcell_comb \CPU|Bloco_Reg|enableReg0 (
// Equation(s):
// \CPU|Bloco_Reg|enableReg0~combout  = ( !\CPU|Dec_Instruction|sinais_controle[5]~4_combout  & ( !\ROM1|memROM~89_combout  & ( !\ROM1|memROM~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|Dec_Instruction|sinais_controle[5]~4_combout ),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|enableReg0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|enableReg0 .extended_lut = "off";
defparam \CPU|Bloco_Reg|enableReg0 .lut_mask = 64'hCCCC000000000000;
defparam \CPU|Bloco_Reg|enableReg0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \CPU|Bloco_Reg|REG0|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[6]~feeder_combout ),
	.asdata(\CPU|ULA|saida[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [6] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG1|DOUT [6])) # (\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG3|DOUT [6]))) ) ) ) # ( 
// !\CPU|Bloco_Reg|REG0|DOUT [6] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG1|DOUT [6])) # (\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG3|DOUT [6]))) ) ) ) # ( \CPU|Bloco_Reg|REG0|DOUT [6] & ( !\ROM1|memROM~89_combout  
// & ( (!\ROM1|memROM~6_combout ) # (\CPU|Bloco_Reg|REG2|DOUT [6]) ) ) ) # ( !\CPU|Bloco_Reg|REG0|DOUT [6] & ( !\ROM1|memROM~89_combout  & ( (\CPU|Bloco_Reg|REG2|DOUT [6] & \ROM1|memROM~6_combout ) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG2|DOUT [6]),
	.datab(!\CPU|Bloco_Reg|REG1|DOUT [6]),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\CPU|Bloco_Reg|REG3|DOUT [6]),
	.datae(!\CPU|Bloco_Reg|REG0|DOUT [6]),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6 .lut_mask = 64'h0505F5F5303F303F;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N27
cyclonev_lcell_comb \RAM1|ram~469feeder (
// Equation(s):
// \RAM1|ram~469feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~469feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~469feeder .extended_lut = "off";
defparam \RAM1|ram~469feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~469feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal12~3 (
// Equation(s):
// \CPU|Dec_Instruction|Equal12~3_combout  = ( \ROM1|memROM~39_combout  & ( (\ROM1|memROM~33_combout  & (((!\ROM1|memROM~49_combout  & !\ROM1|memROM~44_combout )) # (\CPU|PC|DOUT [8]))) ) )

	.dataa(!\ROM1|memROM~49_combout ),
	.datab(!\ROM1|memROM~33_combout ),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\ROM1|memROM~44_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal12~3 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal12~3 .lut_mask = 64'h0000000023032303;
defparam \CPU|Dec_Instruction|Equal12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \DECODER1|enableLed9~1 (
// Equation(s):
// \DECODER1|enableLed9~1_combout  = ( \ROM1|memROM~64_combout  & ( !\CPU|PC|DOUT [8] ) ) # ( !\ROM1|memROM~64_combout  & ( (\ROM1|memROM~59_combout  & !\CPU|PC|DOUT [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~59_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableLed9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableLed9~1 .extended_lut = "off";
defparam \DECODER1|enableLed9~1 .lut_mask = 64'h0F000F00FF00FF00;
defparam \DECODER1|enableLed9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \RAM1|process_0~0 (
// Equation(s):
// \RAM1|process_0~0_combout  = ( \CPU|Dec_Instruction|Equal12~3_combout  & ( !\DECODER1|enableLed9~1_combout  & ( (!\ROM1|memROM~54_combout ) # (\CPU|PC|DOUT [8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\ROM1|memROM~54_combout ),
	.datae(!\CPU|Dec_Instruction|Equal12~3_combout ),
	.dataf(!\DECODER1|enableLed9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|process_0~0 .extended_lut = "off";
defparam \RAM1|process_0~0 .lut_mask = 64'h0000FF0F00000000;
defparam \RAM1|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N9
cyclonev_lcell_comb \RAM1|ram~779 (
// Equation(s):
// \RAM1|ram~779_combout  = ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (\ROM1|memROM~15_combout  & (\ROM1|memROM~85_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~779 .extended_lut = "off";
defparam \RAM1|ram~779 .lut_mask = 64'h0002000000000000;
defparam \RAM1|ram~779 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N15
cyclonev_lcell_comb \RAM1|ram~780 (
// Equation(s):
// \RAM1|ram~780_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~779_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~779_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~780 .extended_lut = "off";
defparam \RAM1|ram~780 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~780 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N29
dffeas \RAM1|ram~469 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~469 .is_wysiwyg = "true";
defparam \RAM1|ram~469 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \RAM1|ram~717 (
// Equation(s):
// \RAM1|ram~717_combout  = ( \ROM1|memROM~80_combout  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~70_combout  & (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~27_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~717_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~717 .extended_lut = "off";
defparam \RAM1|ram~717 .lut_mask = 64'h0000004000000000;
defparam \RAM1|ram~717 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N39
cyclonev_lcell_comb \RAM1|ram~718 (
// Equation(s):
// \RAM1|ram~718_combout  = ( \RAM1|ram~717_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~717_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~718 .extended_lut = "off";
defparam \RAM1|ram~718 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~718 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N28
dffeas \RAM1|ram~245 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~245 .is_wysiwyg = "true";
defparam \RAM1|ram~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \RAM1|ram~715 (
// Equation(s):
// \RAM1|ram~715_combout  = ( \ROM1|memROM~80_combout  & ( !\ROM1|memROM~70_combout  & ( (\ROM1|memROM~85_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~15_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~715 .extended_lut = "off";
defparam \RAM1|ram~715 .lut_mask = 64'h0000400000000000;
defparam \RAM1|ram~715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \RAM1|ram~716 (
// Equation(s):
// \RAM1|ram~716_combout  = ( \RAM1|ram~715_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~715_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~716 .extended_lut = "off";
defparam \RAM1|ram~716 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~716 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N52
dffeas \RAM1|ram~213 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~213 .is_wysiwyg = "true";
defparam \RAM1|ram~213 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N3
cyclonev_lcell_comb \RAM1|ram~781 (
// Equation(s):
// \RAM1|ram~781_combout  = ( \ROM1|memROM~85_combout  & ( !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~80_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~70_combout  & \ROM1|memROM~15_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~781_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~781 .extended_lut = "off";
defparam \RAM1|ram~781 .lut_mask = 64'h0000000400000000;
defparam \RAM1|ram~781 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N24
cyclonev_lcell_comb \RAM1|ram~782 (
// Equation(s):
// \RAM1|ram~782_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~781_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~781_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~782 .extended_lut = "off";
defparam \RAM1|ram~782 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~782 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N8
dffeas \RAM1|ram~501 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~501 .is_wysiwyg = "true";
defparam \RAM1|ram~501 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \RAM1|ram~665 (
// Equation(s):
// \RAM1|ram~665_combout  = ( \RAM1|ram~501_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~469_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~501_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~469_q ) ) ) ) # ( 
// \RAM1|ram~501_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~213_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~245_q )) ) ) ) # ( !\RAM1|ram~501_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~213_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~245_q )) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\RAM1|ram~469_q ),
	.datac(!\RAM1|ram~245_q ),
	.datad(!\RAM1|ram~213_q ),
	.datae(!\RAM1|ram~501_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~665 .extended_lut = "off";
defparam \RAM1|ram~665 .lut_mask = 64'h05AF05AF22227777;
defparam \RAM1|ram~665 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \RAM1|ram~699 (
// Equation(s):
// \RAM1|ram~699_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~80_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~699 .extended_lut = "off";
defparam \RAM1|ram~699 .lut_mask = 64'h0080000000000000;
defparam \RAM1|ram~699 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \RAM1|ram~700 (
// Equation(s):
// \RAM1|ram~700_combout  = ( \RAM1|ram~699_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~699_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~700 .extended_lut = "off";
defparam \RAM1|ram~700 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~700 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N46
dffeas \RAM1|ram~149 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~149 .is_wysiwyg = "true";
defparam \RAM1|ram~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N45
cyclonev_lcell_comb \RAM1|ram~701 (
// Equation(s):
// \RAM1|ram~701_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~21_combout  & (\ROM1|memROM~85_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~701 .extended_lut = "off";
defparam \RAM1|ram~701 .lut_mask = 64'h0008000000000000;
defparam \RAM1|ram~701 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \RAM1|ram~702 (
// Equation(s):
// \RAM1|ram~702_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~701_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~701_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~702 .extended_lut = "off";
defparam \RAM1|ram~702 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N40
dffeas \RAM1|ram~181 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~181 .is_wysiwyg = "true";
defparam \RAM1|ram~181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N48
cyclonev_lcell_comb \RAM1|ram~775 (
// Equation(s):
// \RAM1|ram~775_combout  = ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~70_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~775 .extended_lut = "off";
defparam \RAM1|ram~775 .lut_mask = 64'h0000008000000000;
defparam \RAM1|ram~775 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \RAM1|ram~776 (
// Equation(s):
// \RAM1|ram~776_combout  = ( \RAM1|ram~775_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~775_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~776 .extended_lut = "off";
defparam \RAM1|ram~776 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~776 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N47
dffeas \RAM1|ram~405 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~405 .is_wysiwyg = "true";
defparam \RAM1|ram~405 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N48
cyclonev_lcell_comb \RAM1|ram~777 (
// Equation(s):
// \RAM1|ram~777_combout  = ( !\ROM1|memROM~80_combout  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & (\ROM1|memROM~70_combout  & (!\ROM1|memROM~21_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~777 .extended_lut = "off";
defparam \RAM1|ram~777 .lut_mask = 64'h0000000000200000;
defparam \RAM1|ram~777 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \RAM1|ram~778 (
// Equation(s):
// \RAM1|ram~778_combout  = ( \RAM1|ram~777_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~777_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~778 .extended_lut = "off";
defparam \RAM1|ram~778 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~778 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N32
dffeas \RAM1|ram~437 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~437 .is_wysiwyg = "true";
defparam \RAM1|ram~437 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \RAM1|ram~663 (
// Equation(s):
// \RAM1|ram~663_combout  = ( \RAM1|ram~437_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~405_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~437_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~405_q ) ) ) ) # ( 
// \RAM1|ram~437_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~149_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~181_q ))) ) ) ) # ( !\RAM1|ram~437_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~149_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~181_q ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\RAM1|ram~149_q ),
	.datac(!\RAM1|ram~181_q ),
	.datad(!\RAM1|ram~405_q ),
	.datae(!\RAM1|ram~437_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~663 .extended_lut = "off";
defparam \RAM1|ram~663 .lut_mask = 64'h2727272700AA55FF;
defparam \RAM1|ram~663 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \RAM1|ram~261feeder (
// Equation(s):
// \RAM1|ram~261feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~261feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~261feeder .extended_lut = "off";
defparam \RAM1|ram~261feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~261feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \RAM1|ram~755 (
// Equation(s):
// \RAM1|ram~755_combout  = ( \ROM1|memROM~85_combout  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & (\ROM1|memROM~80_combout  & (\ROM1|memROM~70_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~755 .extended_lut = "off";
defparam \RAM1|ram~755 .lut_mask = 64'h0000000200000000;
defparam \RAM1|ram~755 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \RAM1|ram~756 (
// Equation(s):
// \RAM1|ram~756_combout  = ( \RAM1|ram~755_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~755_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~756 .extended_lut = "off";
defparam \RAM1|ram~756 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~756 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N53
dffeas \RAM1|ram~261 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~261 .is_wysiwyg = "true";
defparam \RAM1|ram~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \RAM1|ram~229feeder (
// Equation(s):
// \RAM1|ram~229feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~229feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~229feeder .extended_lut = "off";
defparam \RAM1|ram~229feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~229feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \RAM1|ram~747 (
// Equation(s):
// \RAM1|ram~747_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (\ROM1|memROM~21_combout  & (\ROM1|memROM~80_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~747 .extended_lut = "off";
defparam \RAM1|ram~747 .lut_mask = 64'h0002000000000000;
defparam \RAM1|ram~747 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \RAM1|ram~748 (
// Equation(s):
// \RAM1|ram~748_combout  = ( \RAM1|ram~747_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~747_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~748 .extended_lut = "off";
defparam \RAM1|ram~748 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~748 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N7
dffeas \RAM1|ram~229 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~229 .is_wysiwyg = "true";
defparam \RAM1|ram~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N6
cyclonev_lcell_comb \RAM1|ram~485feeder (
// Equation(s):
// \RAM1|ram~485feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~485feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~485feeder .extended_lut = "off";
defparam \RAM1|ram~485feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~485feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N0
cyclonev_lcell_comb \RAM1|ram~811 (
// Equation(s):
// \RAM1|ram~811_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~15_combout  & (\ROM1|memROM~80_combout  & (!\ROM1|memROM~27_combout  & !\ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~811_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~811 .extended_lut = "off";
defparam \RAM1|ram~811 .lut_mask = 64'h0000000000001000;
defparam \RAM1|ram~811 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N27
cyclonev_lcell_comb \RAM1|ram~812 (
// Equation(s):
// \RAM1|ram~812_combout  = (\RAM1|ram~811_combout  & \RAM1|process_0~0_combout )

	.dataa(!\RAM1|ram~811_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~812 .extended_lut = "off";
defparam \RAM1|ram~812 .lut_mask = 64'h0055005500550055;
defparam \RAM1|ram~812 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N7
dffeas \RAM1|ram~485 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~485feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~485 .is_wysiwyg = "true";
defparam \RAM1|ram~485 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N15
cyclonev_lcell_comb \RAM1|ram~819 (
// Equation(s):
// \RAM1|ram~819_combout  = ( \ROM1|memROM~80_combout  & ( !\ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout  & (\ROM1|memROM~70_combout  & (\ROM1|memROM~85_combout  & \ROM1|memROM~15_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~819_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~819 .extended_lut = "off";
defparam \RAM1|ram~819 .lut_mask = 64'h0000000100000000;
defparam \RAM1|ram~819 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N21
cyclonev_lcell_comb \RAM1|ram~820 (
// Equation(s):
// \RAM1|ram~820_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~819_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~819_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~820 .extended_lut = "off";
defparam \RAM1|ram~820 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~820 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N44
dffeas \RAM1|ram~517 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~517 .is_wysiwyg = "true";
defparam \RAM1|ram~517 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \RAM1|ram~666 (
// Equation(s):
// \RAM1|ram~666_combout  = ( \RAM1|ram~517_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~485_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~517_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~485_q ) ) ) ) # ( 
// \RAM1|ram~517_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~229_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~261_q )) ) ) ) # ( !\RAM1|ram~517_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~229_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~261_q )) ) ) )

	.dataa(!\RAM1|ram~261_q ),
	.datab(!\RAM1|ram~229_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~485_q ),
	.datae(!\RAM1|ram~517_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~666 .extended_lut = "off";
defparam \RAM1|ram~666 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~666 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \RAM1|ram~731 (
// Equation(s):
// \RAM1|ram~731_combout  = ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~15_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~731 .extended_lut = "off";
defparam \RAM1|ram~731 .lut_mask = 64'h0020000000000000;
defparam \RAM1|ram~731 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \RAM1|ram~732 (
// Equation(s):
// \RAM1|ram~732_combout  = ( \RAM1|ram~731_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~731_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~732 .extended_lut = "off";
defparam \RAM1|ram~732 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N28
dffeas \RAM1|ram~165 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~165 .is_wysiwyg = "true";
defparam \RAM1|ram~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \RAM1|ram~795 (
// Equation(s):
// \RAM1|ram~795_combout  = ( !\ROM1|memROM~70_combout  & ( !\ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout  & (!\ROM1|memROM~80_combout  & (\ROM1|memROM~15_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~795 .extended_lut = "off";
defparam \RAM1|ram~795 .lut_mask = 64'h0004000000000000;
defparam \RAM1|ram~795 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \RAM1|ram~796 (
// Equation(s):
// \RAM1|ram~796_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~795_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~795_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~796 .extended_lut = "off";
defparam \RAM1|ram~796 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~796 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N4
dffeas \RAM1|ram~421 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~421 .is_wysiwyg = "true";
defparam \RAM1|ram~421 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \RAM1|ram~739 (
// Equation(s):
// \RAM1|ram~739_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout  & (\ROM1|memROM~85_combout  & (\ROM1|memROM~70_combout  & !\ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~739 .extended_lut = "off";
defparam \RAM1|ram~739 .lut_mask = 64'h0100000000000000;
defparam \RAM1|ram~739 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \RAM1|ram~740 (
// Equation(s):
// \RAM1|ram~740_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~739_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~739_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~740 .extended_lut = "off";
defparam \RAM1|ram~740 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~740 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N28
dffeas \RAM1|ram~197 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~197 .is_wysiwyg = "true";
defparam \RAM1|ram~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \RAM1|ram~803 (
// Equation(s):
// \RAM1|ram~803_combout  = ( !\ROM1|memROM~80_combout  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~70_combout  & (\ROM1|memROM~21_combout  & (\ROM1|memROM~85_combout  & !\ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~803_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~803 .extended_lut = "off";
defparam \RAM1|ram~803 .lut_mask = 64'h0000000001000000;
defparam \RAM1|ram~803 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \RAM1|ram~804 (
// Equation(s):
// \RAM1|ram~804_combout  = ( \RAM1|ram~803_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~803_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~804 .extended_lut = "off";
defparam \RAM1|ram~804 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~804 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N2
dffeas \RAM1|ram~453 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~453 .is_wysiwyg = "true";
defparam \RAM1|ram~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \RAM1|ram~664 (
// Equation(s):
// \RAM1|ram~664_combout  = ( \RAM1|ram~453_q  & ( \ROM1|memROM~70_combout  & ( (\ROM1|memROM~15_combout ) # (\RAM1|ram~197_q ) ) ) ) # ( !\RAM1|ram~453_q  & ( \ROM1|memROM~70_combout  & ( (\RAM1|ram~197_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( 
// \RAM1|ram~453_q  & ( !\ROM1|memROM~70_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~165_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~421_q ))) ) ) ) # ( !\RAM1|ram~453_q  & ( !\ROM1|memROM~70_combout  & ( (!\ROM1|memROM~15_combout  & 
// (\RAM1|ram~165_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~421_q ))) ) ) )

	.dataa(!\RAM1|ram~165_q ),
	.datab(!\RAM1|ram~421_q ),
	.datac(!\RAM1|ram~197_q ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM1|ram~453_q ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~664 .extended_lut = "off";
defparam \RAM1|ram~664 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \RAM1|ram~667 (
// Equation(s):
// \RAM1|ram~667_combout  = ( \RAM1|ram~666_combout  & ( \RAM1|ram~664_combout  & ( ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~663_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~665_combout ))) # (\ROM1|memROM~21_combout ) ) ) ) # ( 
// !\RAM1|ram~666_combout  & ( \RAM1|ram~664_combout  & ( (!\ROM1|memROM~80_combout  & (((\ROM1|memROM~21_combout ) # (\RAM1|ram~663_combout )))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~665_combout  & ((!\ROM1|memROM~21_combout )))) ) ) ) # ( 
// \RAM1|ram~666_combout  & ( !\RAM1|ram~664_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~663_combout  & !\ROM1|memROM~21_combout )))) # (\ROM1|memROM~80_combout  & (((\ROM1|memROM~21_combout )) # (\RAM1|ram~665_combout ))) ) ) ) # ( 
// !\RAM1|ram~666_combout  & ( !\RAM1|ram~664_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~663_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~665_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\RAM1|ram~665_combout ),
	.datac(!\RAM1|ram~663_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~666_combout ),
	.dataf(!\RAM1|ram~664_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~667 .extended_lut = "off";
defparam \RAM1|ram~667 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \RAM1|ram~667 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \RAM1|ram~117feeder (
// Equation(s):
// \RAM1|ram~117feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~117feeder .extended_lut = "off";
defparam \RAM1|ram~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N21
cyclonev_lcell_comb \RAM1|ram~713 (
// Equation(s):
// \RAM1|ram~713_combout  = ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~80_combout  & (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~27_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~713_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~713 .extended_lut = "off";
defparam \RAM1|ram~713 .lut_mask = 64'h0040000000000000;
defparam \RAM1|ram~713 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \RAM1|ram~714 (
// Equation(s):
// \RAM1|ram~714_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~713_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~713_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~714 .extended_lut = "off";
defparam \RAM1|ram~714 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~714 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N1
dffeas \RAM1|ram~117 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~117 .is_wysiwyg = "true";
defparam \RAM1|ram~117 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N51
cyclonev_lcell_comb \RAM1|ram~373feeder (
// Equation(s):
// \RAM1|ram~373feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~373feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~373feeder .extended_lut = "off";
defparam \RAM1|ram~373feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~373feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N9
cyclonev_lcell_comb \RAM1|ram~765 (
// Equation(s):
// \RAM1|ram~765_combout  = ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~27_combout  & ( (\ROM1|memROM~15_combout  & (!\ROM1|memROM~21_combout  & (\ROM1|memROM~70_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~765_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~765 .extended_lut = "off";
defparam \RAM1|ram~765 .lut_mask = 64'h0004000000000000;
defparam \RAM1|ram~765 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N42
cyclonev_lcell_comb \RAM1|ram~766 (
// Equation(s):
// \RAM1|ram~766_combout  = ( \RAM1|ram~765_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~765_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~766 .extended_lut = "off";
defparam \RAM1|ram~766 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~766 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N52
dffeas \RAM1|ram~373 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~373 .is_wysiwyg = "true";
defparam \RAM1|ram~373 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \RAM1|ram~751 (
// Equation(s):
// \RAM1|ram~751_combout  = ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~70_combout  & ( (\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~15_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~751 .extended_lut = "off";
defparam \RAM1|ram~751 .lut_mask = 64'h0000000000400000;
defparam \RAM1|ram~751 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \RAM1|ram~752 (
// Equation(s):
// \RAM1|ram~752_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~751_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~751_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~752 .extended_lut = "off";
defparam \RAM1|ram~752 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~752 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N10
dffeas \RAM1|ram~133 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~133 .is_wysiwyg = "true";
defparam \RAM1|ram~133 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \RAM1|ram~389feeder (
// Equation(s):
// \RAM1|ram~389feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~389feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~389feeder .extended_lut = "off";
defparam \RAM1|ram~389feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~389feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \RAM1|ram~815 (
// Equation(s):
// \RAM1|ram~815_combout  = ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~70_combout  & (!\ROM1|memROM~85_combout  & (\ROM1|memROM~21_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~815 .extended_lut = "off";
defparam \RAM1|ram~815 .lut_mask = 64'h0000000000040000;
defparam \RAM1|ram~815 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \RAM1|ram~816 (
// Equation(s):
// \RAM1|ram~816_combout  = ( \RAM1|ram~815_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~815_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~816 .extended_lut = "off";
defparam \RAM1|ram~816 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~816 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N23
dffeas \RAM1|ram~389 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~389feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~389 .is_wysiwyg = "true";
defparam \RAM1|ram~389 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \RAM1|ram~656 (
// Equation(s):
// \RAM1|ram~656_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~15_combout  & ( \RAM1|ram~389_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~15_combout  & ( \RAM1|ram~373_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~15_combout  & 
// ( \RAM1|ram~133_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~15_combout  & ( \RAM1|ram~117_q  ) ) )

	.dataa(!\RAM1|ram~117_q ),
	.datab(!\RAM1|ram~373_q ),
	.datac(!\RAM1|ram~133_q ),
	.datad(!\RAM1|ram~389_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~656 .extended_lut = "off";
defparam \RAM1|ram~656 .lut_mask = 64'h55550F0F333300FF;
defparam \RAM1|ram~656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \RAM1|ram~743 (
// Equation(s):
// \RAM1|ram~743_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~85_combout  & (\ROM1|memROM~21_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~743 .extended_lut = "off";
defparam \RAM1|ram~743 .lut_mask = 64'h0008000000000000;
defparam \RAM1|ram~743 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \RAM1|ram~744 (
// Equation(s):
// \RAM1|ram~744_combout  = ( \RAM1|ram~743_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~743_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~744 .extended_lut = "off";
defparam \RAM1|ram~744 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~744 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N28
dffeas \RAM1|ram~101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~101 .is_wysiwyg = "true";
defparam \RAM1|ram~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N3
cyclonev_lcell_comb \RAM1|ram~763 (
// Equation(s):
// \RAM1|ram~763_combout  = ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~85_combout  & (\ROM1|memROM~15_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~763 .extended_lut = "off";
defparam \RAM1|ram~763 .lut_mask = 64'h0008000000000000;
defparam \RAM1|ram~763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N39
cyclonev_lcell_comb \RAM1|ram~764 (
// Equation(s):
// \RAM1|ram~764_combout  = (\RAM1|ram~763_combout  & \RAM1|process_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~763_combout ),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~764 .extended_lut = "off";
defparam \RAM1|ram~764 .lut_mask = 64'h000F000F000F000F;
defparam \RAM1|ram~764 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N34
dffeas \RAM1|ram~341 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~341 .is_wysiwyg = "true";
defparam \RAM1|ram~341 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \RAM1|ram~711 (
// Equation(s):
// \RAM1|ram~711_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~70_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~711 .extended_lut = "off";
defparam \RAM1|ram~711 .lut_mask = 64'h0080000000000000;
defparam \RAM1|ram~711 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \RAM1|ram~712 (
// Equation(s):
// \RAM1|ram~712_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~711_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~711_combout ),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~712 .extended_lut = "off";
defparam \RAM1|ram~712 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM1|ram~712 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N37
dffeas \RAM1|ram~85 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~85 .is_wysiwyg = "true";
defparam \RAM1|ram~85 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N39
cyclonev_lcell_comb \RAM1|ram~807 (
// Equation(s):
// \RAM1|ram~807_combout  = ( !\ROM1|memROM~85_combout  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~15_combout  & (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~27_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~807_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~807 .extended_lut = "off";
defparam \RAM1|ram~807 .lut_mask = 64'h0000000000400000;
defparam \RAM1|ram~807 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N33
cyclonev_lcell_comb \RAM1|ram~808 (
// Equation(s):
// \RAM1|ram~808_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~807_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~807_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~808 .extended_lut = "off";
defparam \RAM1|ram~808 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~808 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N56
dffeas \RAM1|ram~357 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~357 .is_wysiwyg = "true";
defparam \RAM1|ram~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N54
cyclonev_lcell_comb \RAM1|ram~655 (
// Equation(s):
// \RAM1|ram~655_combout  = ( \RAM1|ram~357_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~15_combout ) # (\RAM1|ram~101_q ) ) ) ) # ( !\RAM1|ram~357_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~101_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( 
// \RAM1|ram~357_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM1|ram~85_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~341_q )) ) ) ) # ( !\RAM1|ram~357_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & 
// ((\RAM1|ram~85_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~341_q )) ) ) )

	.dataa(!\RAM1|ram~101_q ),
	.datab(!\RAM1|ram~341_q ),
	.datac(!\RAM1|ram~85_q ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM1|ram~357_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~655 .extended_lut = "off";
defparam \RAM1|ram~655 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~655 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \RAM1|ram~735 (
// Equation(s):
// \RAM1|ram~735_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout  & (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~80_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~735 .extended_lut = "off";
defparam \RAM1|ram~735 .lut_mask = 64'h0040000000000000;
defparam \RAM1|ram~735 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \RAM1|ram~736 (
// Equation(s):
// \RAM1|ram~736_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~735_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~735_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~736 .extended_lut = "off";
defparam \RAM1|ram~736 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N40
dffeas \RAM1|ram~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~69 .is_wysiwyg = "true";
defparam \RAM1|ram~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \RAM1|ram~697 (
// Equation(s):
// \RAM1|ram~697_combout  = ( !\ROM1|memROM~80_combout  & ( \ROM1|memROM~70_combout  & ( (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~27_combout  & !\ROM1|memROM~15_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~697 .extended_lut = "off";
defparam \RAM1|ram~697 .lut_mask = 64'h0000000080000000;
defparam \RAM1|ram~697 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N57
cyclonev_lcell_comb \RAM1|ram~698 (
// Equation(s):
// \RAM1|ram~698_combout  = (\RAM1|process_0~0_combout  & \RAM1|ram~697_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(!\RAM1|ram~697_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~698 .extended_lut = "off";
defparam \RAM1|ram~698 .lut_mask = 64'h000F000F000F000F;
defparam \RAM1|ram~698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N28
dffeas \RAM1|ram~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~53 .is_wysiwyg = "true";
defparam \RAM1|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N36
cyclonev_lcell_comb \RAM1|ram~761 (
// Equation(s):
// \RAM1|ram~761_combout  = ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & (\ROM1|memROM~70_combout  & (!\ROM1|memROM~80_combout  & !\ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~761_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~761 .extended_lut = "off";
defparam \RAM1|ram~761 .lut_mask = 64'h0000200000000000;
defparam \RAM1|ram~761 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N9
cyclonev_lcell_comb \RAM1|ram~762 (
// Equation(s):
// \RAM1|ram~762_combout  = ( \RAM1|ram~761_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~761_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~762 .extended_lut = "off";
defparam \RAM1|ram~762 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~762 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N37
dffeas \RAM1|ram~309 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~309 .is_wysiwyg = "true";
defparam \RAM1|ram~309 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N9
cyclonev_lcell_comb \RAM1|ram~799 (
// Equation(s):
// \RAM1|ram~799_combout  = ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~85_combout  & ( (\ROM1|memROM~70_combout  & (\ROM1|memROM~15_combout  & (!\ROM1|memROM~27_combout  & !\ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~799_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~799 .extended_lut = "off";
defparam \RAM1|ram~799 .lut_mask = 64'h0000100000000000;
defparam \RAM1|ram~799 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N39
cyclonev_lcell_comb \RAM1|ram~800 (
// Equation(s):
// \RAM1|ram~800_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~799_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~799_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~800 .extended_lut = "off";
defparam \RAM1|ram~800 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~800 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N44
dffeas \RAM1|ram~325 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~325 .is_wysiwyg = "true";
defparam \RAM1|ram~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N42
cyclonev_lcell_comb \RAM1|ram~654 (
// Equation(s):
// \RAM1|ram~654_combout  = ( \RAM1|ram~325_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~15_combout ) # (\RAM1|ram~69_q ) ) ) ) # ( !\RAM1|ram~325_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~69_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( 
// \RAM1|ram~325_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~53_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~309_q ))) ) ) ) # ( !\RAM1|ram~325_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & 
// (\RAM1|ram~53_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~309_q ))) ) ) )

	.dataa(!\RAM1|ram~69_q ),
	.datab(!\RAM1|ram~53_q ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~309_q ),
	.datae(!\RAM1|ram~325_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~654 .extended_lut = "off";
defparam \RAM1|ram~654 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \RAM1|ram~695 (
// Equation(s):
// \RAM1|ram~695_combout  = ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~70_combout  & !\ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~695 .extended_lut = "off";
defparam \RAM1|ram~695 .lut_mask = 64'h8000000000000000;
defparam \RAM1|ram~695 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \RAM1|ram~696 (
// Equation(s):
// \RAM1|ram~696_combout  = ( \RAM1|ram~695_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~695_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~696 .extended_lut = "off";
defparam \RAM1|ram~696 .lut_mask = 64'h0000000055555555;
defparam \RAM1|ram~696 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N58
dffeas \RAM1|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~21 .is_wysiwyg = "true";
defparam \RAM1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N39
cyclonev_lcell_comb \RAM1|ram~293feeder (
// Equation(s):
// \RAM1|ram~293feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~293feeder .extended_lut = "off";
defparam \RAM1|ram~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N15
cyclonev_lcell_comb \RAM1|ram~791 (
// Equation(s):
// \RAM1|ram~791_combout  = ( !\ROM1|memROM~70_combout  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~85_combout  & !\ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~791_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~791 .extended_lut = "off";
defparam \RAM1|ram~791 .lut_mask = 64'h0000000020000000;
defparam \RAM1|ram~791 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N24
cyclonev_lcell_comb \RAM1|ram~792 (
// Equation(s):
// \RAM1|ram~792_combout  = ( \RAM1|ram~791_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~791_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~792 .extended_lut = "off";
defparam \RAM1|ram~792 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~792 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N41
dffeas \RAM1|ram~293 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~293 .is_wysiwyg = "true";
defparam \RAM1|ram~293 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \RAM1|ram~727 (
// Equation(s):
// \RAM1|ram~727_combout  = ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~85_combout  & (\ROM1|memROM~21_combout  & !\ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~727 .extended_lut = "off";
defparam \RAM1|ram~727 .lut_mask = 64'h0800000000000000;
defparam \RAM1|ram~727 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \RAM1|ram~728 (
// Equation(s):
// \RAM1|ram~728_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~727_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|ram~727_combout ),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~728 .extended_lut = "off";
defparam \RAM1|ram~728 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N4
dffeas \RAM1|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~37 .is_wysiwyg = "true";
defparam \RAM1|ram~37 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N12
cyclonev_lcell_comb \RAM1|ram~759 (
// Equation(s):
// \RAM1|ram~759_combout  = ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~15_combout  & !\ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~759 .extended_lut = "off";
defparam \RAM1|ram~759 .lut_mask = 64'h0800000000000000;
defparam \RAM1|ram~759 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N18
cyclonev_lcell_comb \RAM1|ram~760 (
// Equation(s):
// \RAM1|ram~760_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~759_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~759_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~760 .extended_lut = "off";
defparam \RAM1|ram~760 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~760 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N53
dffeas \RAM1|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~277 .is_wysiwyg = "true";
defparam \RAM1|ram~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N51
cyclonev_lcell_comb \RAM1|ram~653 (
// Equation(s):
// \RAM1|ram~653_combout  = ( \RAM1|ram~277_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM1|ram~37_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~293_q )) ) ) ) # ( !\RAM1|ram~277_q  & ( \ROM1|memROM~21_combout  & ( 
// (!\ROM1|memROM~15_combout  & ((\RAM1|ram~37_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~293_q )) ) ) ) # ( \RAM1|ram~277_q  & ( !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~15_combout ) # (\RAM1|ram~21_q ) ) ) ) # ( !\RAM1|ram~277_q  & ( 
// !\ROM1|memROM~21_combout  & ( (\RAM1|ram~21_q  & !\ROM1|memROM~15_combout ) ) ) )

	.dataa(!\RAM1|ram~21_q ),
	.datab(!\RAM1|ram~293_q ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~37_q ),
	.datae(!\RAM1|ram~277_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~653 .extended_lut = "off";
defparam \RAM1|ram~653 .lut_mask = 64'h50505F5F03F303F3;
defparam \RAM1|ram~653 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N42
cyclonev_lcell_comb \RAM1|ram~657 (
// Equation(s):
// \RAM1|ram~657_combout  = ( \RAM1|ram~654_combout  & ( \RAM1|ram~653_combout  & ( (!\ROM1|memROM~80_combout ) # ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~655_combout ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~656_combout ))) ) ) ) # ( 
// !\RAM1|ram~654_combout  & ( \RAM1|ram~653_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~70_combout )) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~655_combout ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~656_combout 
// )))) ) ) ) # ( \RAM1|ram~654_combout  & ( !\RAM1|ram~653_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~70_combout )) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~655_combout ))) # (\ROM1|memROM~70_combout  & 
// (\RAM1|ram~656_combout )))) ) ) ) # ( !\RAM1|ram~654_combout  & ( !\RAM1|ram~653_combout  & ( (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~655_combout ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~656_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\RAM1|ram~656_combout ),
	.datad(!\RAM1|ram~655_combout ),
	.datae(!\RAM1|ram~654_combout ),
	.dataf(!\RAM1|ram~653_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~657 .extended_lut = "off";
defparam \RAM1|ram~657 .lut_mask = 64'h0145236789CDABEF;
defparam \RAM1|ram~657 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \RAM1|ram~703 (
// Equation(s):
// \RAM1|ram~703_combout  = ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~27_combout  & (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~70_combout  & !\ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~703 .extended_lut = "off";
defparam \RAM1|ram~703 .lut_mask = 64'h4000000000000000;
defparam \RAM1|ram~703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \RAM1|ram~704 (
// Equation(s):
// \RAM1|ram~704_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~703_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~703_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~704 .extended_lut = "off";
defparam \RAM1|ram~704 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~704 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \RAM1|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~29 .is_wysiwyg = "true";
defparam \RAM1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \RAM1|ram~719 (
// Equation(s):
// \RAM1|ram~719_combout  = ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~85_combout  & (\ROM1|memROM~80_combout  & !\ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~719 .extended_lut = "off";
defparam \RAM1|ram~719 .lut_mask = 64'h0000000008000000;
defparam \RAM1|ram~719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \RAM1|ram~720 (
// Equation(s):
// \RAM1|ram~720_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~719_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~719_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~720 .extended_lut = "off";
defparam \RAM1|ram~720 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~720 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N46
dffeas \RAM1|ram~93 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~93 .is_wysiwyg = "true";
defparam \RAM1|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \RAM1|ram~767 (
// Equation(s):
// \RAM1|ram~767_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~70_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~767 .extended_lut = "off";
defparam \RAM1|ram~767 .lut_mask = 64'h0000000000008000;
defparam \RAM1|ram~767 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \RAM1|ram~768 (
// Equation(s):
// \RAM1|ram~768_combout  = ( \RAM1|ram~767_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~767_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~768 .extended_lut = "off";
defparam \RAM1|ram~768 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~768 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N58
dffeas \RAM1|ram~285 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~285 .is_wysiwyg = "true";
defparam \RAM1|ram~285 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \RAM1|ram~771 (
// Equation(s):
// \RAM1|ram~771_combout  = ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~70_combout  & ( (!\ROM1|memROM~85_combout  & (\ROM1|memROM~27_combout  & (\ROM1|memROM~80_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~771 .extended_lut = "off";
defparam \RAM1|ram~771 .lut_mask = 64'h0000020000000000;
defparam \RAM1|ram~771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \RAM1|ram~772 (
// Equation(s):
// \RAM1|ram~772_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~771_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~771_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~772 .extended_lut = "off";
defparam \RAM1|ram~772 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~772 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N8
dffeas \RAM1|ram~349 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~349 .is_wysiwyg = "true";
defparam \RAM1|ram~349 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N6
cyclonev_lcell_comb \RAM1|ram~658 (
// Equation(s):
// \RAM1|ram~658_combout  = ( \RAM1|ram~349_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~285_q ) # (\ROM1|memROM~80_combout ) ) ) ) # ( !\RAM1|ram~349_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~80_combout  & \RAM1|ram~285_q ) ) ) ) # ( 
// \RAM1|ram~349_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~29_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~93_q ))) ) ) ) # ( !\RAM1|ram~349_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~80_combout  & 
// (\RAM1|ram~29_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~93_q ))) ) ) )

	.dataa(!\RAM1|ram~29_q ),
	.datab(!\RAM1|ram~93_q ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\RAM1|ram~285_q ),
	.datae(!\RAM1|ram~349_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~658 .extended_lut = "off";
defparam \RAM1|ram~658 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~658 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \RAM1|ram~753 (
// Equation(s):
// \RAM1|ram~753_combout  = ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout  & (!\ROM1|memROM~85_combout  & (\ROM1|memROM~70_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~753_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~753 .extended_lut = "off";
defparam \RAM1|ram~753 .lut_mask = 64'h0000000000040000;
defparam \RAM1|ram~753 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \RAM1|ram~754 (
// Equation(s):
// \RAM1|ram~754_combout  = ( \RAM1|ram~753_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~753_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~754 .extended_lut = "off";
defparam \RAM1|ram~754 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~754 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N10
dffeas \RAM1|ram~141 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~141 .is_wysiwyg = "true";
defparam \RAM1|ram~141 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \RAM1|ram~817 (
// Equation(s):
// \RAM1|ram~817_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & (\ROM1|memROM~15_combout  & (\ROM1|memROM~80_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~817 .extended_lut = "off";
defparam \RAM1|ram~817 .lut_mask = 64'h0000000000000002;
defparam \RAM1|ram~817 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N3
cyclonev_lcell_comb \RAM1|ram~818 (
// Equation(s):
// \RAM1|ram~818_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~817_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~817_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~818 .extended_lut = "off";
defparam \RAM1|ram~818 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~818 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N1
dffeas \RAM1|ram~397 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~397 .is_wysiwyg = "true";
defparam \RAM1|ram~397 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N15
cyclonev_lcell_comb \RAM1|ram~801 (
// Equation(s):
// \RAM1|ram~801_combout  = ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout  & (\ROM1|memROM~27_combout  & (!\ROM1|memROM~80_combout  & !\ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~801 .extended_lut = "off";
defparam \RAM1|ram~801 .lut_mask = 64'h0000000000001000;
defparam \RAM1|ram~801 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \RAM1|ram~802 (
// Equation(s):
// \RAM1|ram~802_combout  = ( \RAM1|ram~801_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~801_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~802 .extended_lut = "off";
defparam \RAM1|ram~802 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~802 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N52
dffeas \RAM1|ram~333 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~333 .is_wysiwyg = "true";
defparam \RAM1|ram~333 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \RAM1|ram~737 (
// Equation(s):
// \RAM1|ram~737_combout  = ( !\ROM1|memROM~85_combout  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~70_combout  & (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~15_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~737 .extended_lut = "off";
defparam \RAM1|ram~737 .lut_mask = 64'h0000000000400000;
defparam \RAM1|ram~737 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \RAM1|ram~738 (
// Equation(s):
// \RAM1|ram~738_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~737_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~737_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~738 .extended_lut = "off";
defparam \RAM1|ram~738 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N58
dffeas \RAM1|ram~77 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~77 .is_wysiwyg = "true";
defparam \RAM1|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N27
cyclonev_lcell_comb \RAM1|ram~661 (
// Equation(s):
// \RAM1|ram~661_combout  = ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~397_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~141_q  ) ) ) # ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~80_combout  & 
// ( \RAM1|ram~333_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~80_combout  & ( \RAM1|ram~77_q  ) ) )

	.dataa(!\RAM1|ram~141_q ),
	.datab(!\RAM1|ram~397_q ),
	.datac(!\RAM1|ram~333_q ),
	.datad(!\RAM1|ram~77_q ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~661 .extended_lut = "off";
defparam \RAM1|ram~661 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM1|ram~661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \RAM1|ram~773 (
// Equation(s):
// \RAM1|ram~773_combout  = ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~70_combout  & (\ROM1|memROM~80_combout  & !\ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~773_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~773 .extended_lut = "off";
defparam \RAM1|ram~773 .lut_mask = 64'h0000000000000200;
defparam \RAM1|ram~773 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N27
cyclonev_lcell_comb \RAM1|ram~774 (
// Equation(s):
// \RAM1|ram~774_combout  = ( \RAM1|ram~773_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~773_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~774 .extended_lut = "off";
defparam \RAM1|ram~774 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~774 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N1
dffeas \RAM1|ram~381 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~381 .is_wysiwyg = "true";
defparam \RAM1|ram~381 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N3
cyclonev_lcell_comb \RAM1|ram~769 (
// Equation(s):
// \RAM1|ram~769_combout  = ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~15_combout  & (\ROM1|memROM~27_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~769_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~769 .extended_lut = "off";
defparam \RAM1|ram~769 .lut_mask = 64'h0002000000000000;
defparam \RAM1|ram~769 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \RAM1|ram~770 (
// Equation(s):
// \RAM1|ram~770_combout  = ( \RAM1|ram~769_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~769_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~770 .extended_lut = "off";
defparam \RAM1|ram~770 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~770 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N25
dffeas \RAM1|ram~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~317 .is_wysiwyg = "true";
defparam \RAM1|ram~317 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N54
cyclonev_lcell_comb \RAM1|ram~705 (
// Equation(s):
// \RAM1|ram~705_combout  = ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & (\ROM1|memROM~27_combout  & (\ROM1|memROM~70_combout  & !\ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~705_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~705 .extended_lut = "off";
defparam \RAM1|ram~705 .lut_mask = 64'h0200000000000000;
defparam \RAM1|ram~705 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \RAM1|ram~706 (
// Equation(s):
// \RAM1|ram~706_combout  = ( \RAM1|ram~705_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~705_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~706 .extended_lut = "off";
defparam \RAM1|ram~706 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~706 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N49
dffeas \RAM1|ram~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~61 .is_wysiwyg = "true";
defparam \RAM1|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N54
cyclonev_lcell_comb \RAM1|ram~721 (
// Equation(s):
// \RAM1|ram~721_combout  = ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~70_combout  & (!\ROM1|memROM~85_combout  & (\ROM1|memROM~80_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~721 .extended_lut = "off";
defparam \RAM1|ram~721 .lut_mask = 64'h0000040000000000;
defparam \RAM1|ram~721 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \RAM1|ram~722 (
// Equation(s):
// \RAM1|ram~722_combout  = ( \RAM1|ram~721_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~721_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~722 .extended_lut = "off";
defparam \RAM1|ram~722 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~722 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N26
dffeas \RAM1|ram~125 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~125 .is_wysiwyg = "true";
defparam \RAM1|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \RAM1|ram~659 (
// Equation(s):
// \RAM1|ram~659_combout  = ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~381_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~125_q  ) ) ) # ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~80_combout  & 
// ( \RAM1|ram~317_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~80_combout  & ( \RAM1|ram~61_q  ) ) )

	.dataa(!\RAM1|ram~381_q ),
	.datab(!\RAM1|ram~317_q ),
	.datac(!\RAM1|ram~61_q ),
	.datad(!\RAM1|ram~125_q ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~659 .extended_lut = "off";
defparam \RAM1|ram~659 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM1|ram~659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \RAM1|ram~729 (
// Equation(s):
// \RAM1|ram~729_combout  = ( !\ROM1|memROM~70_combout  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~15_combout  & (\ROM1|memROM~27_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~729 .extended_lut = "off";
defparam \RAM1|ram~729 .lut_mask = 64'h0008000000000000;
defparam \RAM1|ram~729 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \RAM1|ram~730 (
// Equation(s):
// \RAM1|ram~730_combout  = ( \RAM1|ram~729_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~729_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~730 .extended_lut = "off";
defparam \RAM1|ram~730 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N25
dffeas \RAM1|ram~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~45 .is_wysiwyg = "true";
defparam \RAM1|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N24
cyclonev_lcell_comb \RAM1|ram~301feeder (
// Equation(s):
// \RAM1|ram~301feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~301feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~301feeder .extended_lut = "off";
defparam \RAM1|ram~301feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~301feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N54
cyclonev_lcell_comb \RAM1|ram~793 (
// Equation(s):
// \RAM1|ram~793_combout  = ( !\ROM1|memROM~70_combout  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~27_combout  & (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~80_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~793 .extended_lut = "off";
defparam \RAM1|ram~793 .lut_mask = 64'h0000000000400000;
defparam \RAM1|ram~793 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N42
cyclonev_lcell_comb \RAM1|ram~794 (
// Equation(s):
// \RAM1|ram~794_combout  = ( \RAM1|ram~793_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(!\RAM1|ram~793_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~794 .extended_lut = "off";
defparam \RAM1|ram~794 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM1|ram~794 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \RAM1|ram~301 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~301 .is_wysiwyg = "true";
defparam \RAM1|ram~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \RAM1|ram~745 (
// Equation(s):
// \RAM1|ram~745_combout  = ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~80_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~85_combout  & !\ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~745 .extended_lut = "off";
defparam \RAM1|ram~745 .lut_mask = 64'h0000100000000000;
defparam \RAM1|ram~745 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N9
cyclonev_lcell_comb \RAM1|ram~746 (
// Equation(s):
// \RAM1|ram~746_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~745_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~745_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~746 .extended_lut = "off";
defparam \RAM1|ram~746 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~746 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N7
dffeas \RAM1|ram~109 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~109 .is_wysiwyg = "true";
defparam \RAM1|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N51
cyclonev_lcell_comb \RAM1|ram~809 (
// Equation(s):
// \RAM1|ram~809_combout  = ( !\ROM1|memROM~70_combout  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~80_combout  & (\ROM1|memROM~15_combout  & (!\ROM1|memROM~85_combout  & \ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~809 .extended_lut = "off";
defparam \RAM1|ram~809 .lut_mask = 64'h0000000000100000;
defparam \RAM1|ram~809 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N3
cyclonev_lcell_comb \RAM1|ram~810 (
// Equation(s):
// \RAM1|ram~810_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~809_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~809_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~810 .extended_lut = "off";
defparam \RAM1|ram~810 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~810 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N20
dffeas \RAM1|ram~365 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~365 .is_wysiwyg = "true";
defparam \RAM1|ram~365 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N18
cyclonev_lcell_comb \RAM1|ram~660 (
// Equation(s):
// \RAM1|ram~660_combout  = ( \RAM1|ram~365_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~109_q ) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM1|ram~365_q  & ( \ROM1|memROM~80_combout  & ( (!\ROM1|memROM~15_combout  & \RAM1|ram~109_q ) ) ) ) # ( 
// \RAM1|ram~365_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~45_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~301_q ))) ) ) ) # ( !\RAM1|ram~365_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~15_combout  & 
// (\RAM1|ram~45_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~301_q ))) ) ) )

	.dataa(!\RAM1|ram~45_q ),
	.datab(!\RAM1|ram~301_q ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~109_q ),
	.datae(!\RAM1|ram~365_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~660 .extended_lut = "off";
defparam \RAM1|ram~660 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N27
cyclonev_lcell_comb \RAM1|ram~662 (
// Equation(s):
// \RAM1|ram~662_combout  = ( \RAM1|ram~659_combout  & ( \RAM1|ram~660_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~658_combout )) # (\ROM1|memROM~70_combout ))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~70_combout ) # ((\RAM1|ram~661_combout 
// )))) ) ) ) # ( !\RAM1|ram~659_combout  & ( \RAM1|ram~660_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~70_combout  & (\RAM1|ram~658_combout ))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~70_combout ) # ((\RAM1|ram~661_combout )))) ) ) ) # ( 
// \RAM1|ram~659_combout  & ( !\RAM1|ram~660_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~658_combout )) # (\ROM1|memROM~70_combout ))) # (\ROM1|memROM~21_combout  & (\ROM1|memROM~70_combout  & ((\RAM1|ram~661_combout )))) ) ) ) # ( 
// !\RAM1|ram~659_combout  & ( !\RAM1|ram~660_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~70_combout  & (\RAM1|ram~658_combout ))) # (\ROM1|memROM~21_combout  & (\ROM1|memROM~70_combout  & ((\RAM1|ram~661_combout )))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\RAM1|ram~658_combout ),
	.datad(!\RAM1|ram~661_combout ),
	.datae(!\RAM1|ram~659_combout ),
	.dataf(!\RAM1|ram~660_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~662 .extended_lut = "off";
defparam \RAM1|ram~662 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \RAM1|ram~662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \RAM1|ram~785 (
// Equation(s):
// \RAM1|ram~785_combout  = ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout  & (!\ROM1|memROM~21_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~785_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~785 .extended_lut = "off";
defparam \RAM1|ram~785 .lut_mask = 64'h0000000000000020;
defparam \RAM1|ram~785 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N57
cyclonev_lcell_comb \RAM1|ram~786 (
// Equation(s):
// \RAM1|ram~786_combout  = ( \RAM1|ram~785_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~785_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~786 .extended_lut = "off";
defparam \RAM1|ram~786 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~786 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N26
dffeas \RAM1|ram~445 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~445 .is_wysiwyg = "true";
defparam \RAM1|ram~445 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \RAM1|ram~741 (
// Equation(s):
// \RAM1|ram~741_combout  = ( \ROM1|memROM~85_combout  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~27_combout  & (\ROM1|memROM~70_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~741 .extended_lut = "off";
defparam \RAM1|ram~741 .lut_mask = 64'h0000000200000000;
defparam \RAM1|ram~741 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \RAM1|ram~742 (
// Equation(s):
// \RAM1|ram~742_combout  = ( \RAM1|ram~741_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~741_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~742 .extended_lut = "off";
defparam \RAM1|ram~742 .lut_mask = 64'h0000000055555555;
defparam \RAM1|ram~742 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N4
dffeas \RAM1|ram~205 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~205 .is_wysiwyg = "true";
defparam \RAM1|ram~205 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \RAM1|ram~805 (
// Equation(s):
// \RAM1|ram~805_combout  = ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~80_combout  & ( (\ROM1|memROM~21_combout  & (\ROM1|memROM~70_combout  & (\ROM1|memROM~15_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~805 .extended_lut = "off";
defparam \RAM1|ram~805 .lut_mask = 64'h0000000100000000;
defparam \RAM1|ram~805 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \RAM1|ram~806 (
// Equation(s):
// \RAM1|ram~806_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~805_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~805_combout ),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~806 .extended_lut = "off";
defparam \RAM1|ram~806 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM1|ram~806 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N8
dffeas \RAM1|ram~461 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~461 .is_wysiwyg = "true";
defparam \RAM1|ram~461 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \RAM1|ram~709 (
// Equation(s):
// \RAM1|ram~709_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~70_combout  & ( (!\ROM1|memROM~15_combout  & (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~80_combout  & \ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~709_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~709 .extended_lut = "off";
defparam \RAM1|ram~709 .lut_mask = 64'h0000000000000080;
defparam \RAM1|ram~709 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \RAM1|ram~710 (
// Equation(s):
// \RAM1|ram~710_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~709_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~709_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~710 .extended_lut = "off";
defparam \RAM1|ram~710 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \RAM1|ram~189 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~189 .is_wysiwyg = "true";
defparam \RAM1|ram~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \RAM1|ram~669 (
// Equation(s):
// \RAM1|ram~669_combout  = ( \RAM1|ram~461_q  & ( \RAM1|ram~189_q  & ( (!\ROM1|memROM~15_combout  & (((!\ROM1|memROM~21_combout ) # (\RAM1|ram~205_q )))) # (\ROM1|memROM~15_combout  & (((\ROM1|memROM~21_combout )) # (\RAM1|ram~445_q ))) ) ) ) # ( 
// !\RAM1|ram~461_q  & ( \RAM1|ram~189_q  & ( (!\ROM1|memROM~15_combout  & (((!\ROM1|memROM~21_combout ) # (\RAM1|ram~205_q )))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~445_q  & (!\ROM1|memROM~21_combout ))) ) ) ) # ( \RAM1|ram~461_q  & ( !\RAM1|ram~189_q  
// & ( (!\ROM1|memROM~15_combout  & (((\ROM1|memROM~21_combout  & \RAM1|ram~205_q )))) # (\ROM1|memROM~15_combout  & (((\ROM1|memROM~21_combout )) # (\RAM1|ram~445_q ))) ) ) ) # ( !\RAM1|ram~461_q  & ( !\RAM1|ram~189_q  & ( (!\ROM1|memROM~15_combout  & 
// (((\ROM1|memROM~21_combout  & \RAM1|ram~205_q )))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~445_q  & (!\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\RAM1|ram~445_q ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~205_q ),
	.datae(!\RAM1|ram~461_q ),
	.dataf(!\RAM1|ram~189_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~669 .extended_lut = "off";
defparam \RAM1|ram~669 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \RAM1|ram~669 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \RAM1|ram~787 (
// Equation(s):
// \RAM1|ram~787_combout  = ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~85_combout  & (\ROM1|memROM~80_combout  & (\ROM1|memROM~27_combout  & !\ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~787 .extended_lut = "off";
defparam \RAM1|ram~787 .lut_mask = 64'h0000010000000000;
defparam \RAM1|ram~787 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \RAM1|ram~788 (
// Equation(s):
// \RAM1|ram~788_combout  = ( \RAM1|ram~787_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~787_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~788 .extended_lut = "off";
defparam \RAM1|ram~788 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~788 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \RAM1|ram~477 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~477 .is_wysiwyg = "true";
defparam \RAM1|ram~477 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \RAM1|ram~237feeder (
// Equation(s):
// \RAM1|ram~237feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~237feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~237feeder .extended_lut = "off";
defparam \RAM1|ram~237feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~237feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N27
cyclonev_lcell_comb \RAM1|ram~749 (
// Equation(s):
// \RAM1|ram~749_combout  = ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout  & (!\ROM1|memROM~70_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~749 .extended_lut = "off";
defparam \RAM1|ram~749 .lut_mask = 64'h0000001000000000;
defparam \RAM1|ram~749 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \RAM1|ram~750 (
// Equation(s):
// \RAM1|ram~750_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~749_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~749_combout ),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~750 .extended_lut = "off";
defparam \RAM1|ram~750 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM1|ram~750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N46
dffeas \RAM1|ram~237 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~237 .is_wysiwyg = "true";
defparam \RAM1|ram~237 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \RAM1|ram~493feeder (
// Equation(s):
// \RAM1|ram~493feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~493feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~493feeder .extended_lut = "off";
defparam \RAM1|ram~493feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~493feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \RAM1|ram~813 (
// Equation(s):
// \RAM1|ram~813_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~80_combout  & (!\ROM1|memROM~70_combout  & (\ROM1|memROM~85_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~813 .extended_lut = "off";
defparam \RAM1|ram~813 .lut_mask = 64'h0000000000000004;
defparam \RAM1|ram~813 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \RAM1|ram~814 (
// Equation(s):
// \RAM1|ram~814_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~813_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~813_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~814 .extended_lut = "off";
defparam \RAM1|ram~814 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~814 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N13
dffeas \RAM1|ram~493 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~493feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~493 .is_wysiwyg = "true";
defparam \RAM1|ram~493 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N57
cyclonev_lcell_comb \RAM1|ram~723 (
// Equation(s):
// \RAM1|ram~723_combout  = ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~85_combout  & (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~70_combout  & \ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~723 .extended_lut = "off";
defparam \RAM1|ram~723 .lut_mask = 64'h0000004000000000;
defparam \RAM1|ram~723 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \RAM1|ram~724 (
// Equation(s):
// \RAM1|ram~724_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~723_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~723_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~724 .extended_lut = "off";
defparam \RAM1|ram~724 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N13
dffeas \RAM1|ram~221 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~221 .is_wysiwyg = "true";
defparam \RAM1|ram~221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \RAM1|ram~670 (
// Equation(s):
// \RAM1|ram~670_combout  = ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~493_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~237_q  ) ) ) # ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~21_combout  & 
// ( \RAM1|ram~477_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~221_q  ) ) )

	.dataa(!\RAM1|ram~477_q ),
	.datab(!\RAM1|ram~237_q ),
	.datac(!\RAM1|ram~493_q ),
	.datad(!\RAM1|ram~221_q ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~670 .extended_lut = "off";
defparam \RAM1|ram~670 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM1|ram~670 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \RAM1|ram~733 (
// Equation(s):
// \RAM1|ram~733_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~15_combout  & (\ROM1|memROM~27_combout  & !\ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~733 .extended_lut = "off";
defparam \RAM1|ram~733 .lut_mask = 64'h0000000000000800;
defparam \RAM1|ram~733 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \RAM1|ram~734 (
// Equation(s):
// \RAM1|ram~734_combout  = ( \RAM1|ram~733_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~733_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~734 .extended_lut = "off";
defparam \RAM1|ram~734 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N22
dffeas \RAM1|ram~173 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~173 .is_wysiwyg = "true";
defparam \RAM1|ram~173 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N51
cyclonev_lcell_comb \RAM1|ram~413feeder (
// Equation(s):
// \RAM1|ram~413feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~413feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~413feeder .extended_lut = "off";
defparam \RAM1|ram~413feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~413feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N54
cyclonev_lcell_comb \RAM1|ram~783 (
// Equation(s):
// \RAM1|ram~783_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~70_combout  & (\ROM1|memROM~15_combout  & !\ROM1|memROM~80_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~783 .extended_lut = "off";
defparam \RAM1|ram~783 .lut_mask = 64'h0000000000000800;
defparam \RAM1|ram~783 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N39
cyclonev_lcell_comb \RAM1|ram~784 (
// Equation(s):
// \RAM1|ram~784_combout  = ( \RAM1|ram~783_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~783_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~784 .extended_lut = "off";
defparam \RAM1|ram~784 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~784 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N52
dffeas \RAM1|ram~413 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~413 .is_wysiwyg = "true";
defparam \RAM1|ram~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N27
cyclonev_lcell_comb \RAM1|ram~157feeder (
// Equation(s):
// \RAM1|ram~157feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~157feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~157feeder .extended_lut = "off";
defparam \RAM1|ram~157feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~157feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N3
cyclonev_lcell_comb \RAM1|ram~707 (
// Equation(s):
// \RAM1|ram~707_combout  = ( !\ROM1|memROM~80_combout  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~85_combout  & (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~21_combout  & \ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~707 .extended_lut = "off";
defparam \RAM1|ram~707 .lut_mask = 64'h0040000000000000;
defparam \RAM1|ram~707 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \RAM1|ram~708 (
// Equation(s):
// \RAM1|ram~708_combout  = ( \RAM1|ram~707_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~707_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~708 .extended_lut = "off";
defparam \RAM1|ram~708 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~708 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N29
dffeas \RAM1|ram~157 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~157 .is_wysiwyg = "true";
defparam \RAM1|ram~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N36
cyclonev_lcell_comb \RAM1|ram~797 (
// Equation(s):
// \RAM1|ram~797_combout  = ( !\ROM1|memROM~80_combout  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~27_combout  & (!\ROM1|memROM~70_combout  & (\ROM1|memROM~21_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~797 .extended_lut = "off";
defparam \RAM1|ram~797 .lut_mask = 64'h0000000000040000;
defparam \RAM1|ram~797 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N21
cyclonev_lcell_comb \RAM1|ram~798 (
// Equation(s):
// \RAM1|ram~798_combout  = ( \RAM1|ram~797_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~797_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~798 .extended_lut = "off";
defparam \RAM1|ram~798 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~798 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \RAM1|ram~429 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~429 .is_wysiwyg = "true";
defparam \RAM1|ram~429 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \RAM1|ram~668 (
// Equation(s):
// \RAM1|ram~668_combout  = ( \RAM1|ram~429_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~15_combout ) # (\RAM1|ram~173_q ) ) ) ) # ( !\RAM1|ram~429_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~173_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( 
// \RAM1|ram~429_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM1|ram~157_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~413_q )) ) ) ) # ( !\RAM1|ram~429_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & 
// ((\RAM1|ram~157_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~413_q )) ) ) )

	.dataa(!\RAM1|ram~173_q ),
	.datab(!\RAM1|ram~413_q ),
	.datac(!\RAM1|ram~157_q ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM1|ram~429_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~668 .extended_lut = "off";
defparam \RAM1|ram~668 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~668 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \RAM1|ram~789 (
// Equation(s):
// \RAM1|ram~789_combout  = ( \ROM1|memROM~80_combout  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~27_combout  & (\ROM1|memROM~85_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~789 .extended_lut = "off";
defparam \RAM1|ram~789 .lut_mask = 64'h0000000000000002;
defparam \RAM1|ram~789 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N42
cyclonev_lcell_comb \RAM1|ram~790 (
// Equation(s):
// \RAM1|ram~790_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~789_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~789_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~790 .extended_lut = "off";
defparam \RAM1|ram~790 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~790 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N26
dffeas \RAM1|ram~509 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~509 .is_wysiwyg = "true";
defparam \RAM1|ram~509 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \RAM1|ram~821 (
// Equation(s):
// \RAM1|ram~821_combout  = ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout  & (\ROM1|memROM~27_combout  & (\ROM1|memROM~80_combout  & \ROM1|memROM~85_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~821_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~821 .extended_lut = "off";
defparam \RAM1|ram~821 .lut_mask = 64'h0000000000000001;
defparam \RAM1|ram~821 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \RAM1|ram~822 (
// Equation(s):
// \RAM1|ram~822_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~821_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~821_combout ),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~822 .extended_lut = "off";
defparam \RAM1|ram~822 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM1|ram~822 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \RAM1|ram~525 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~525 .is_wysiwyg = "true";
defparam \RAM1|ram~525 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N54
cyclonev_lcell_comb \RAM1|ram~253feeder (
// Equation(s):
// \RAM1|ram~253feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~253feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~253feeder .extended_lut = "off";
defparam \RAM1|ram~253feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~253feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \RAM1|ram~725 (
// Equation(s):
// \RAM1|ram~725_combout  = ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~85_combout  & ( (\ROM1|memROM~70_combout  & (!\ROM1|memROM~21_combout  & (\ROM1|memROM~80_combout  & \ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~725 .extended_lut = "off";
defparam \RAM1|ram~725 .lut_mask = 64'h0000000000040000;
defparam \RAM1|ram~725 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N30
cyclonev_lcell_comb \RAM1|ram~726 (
// Equation(s):
// \RAM1|ram~726_combout  = ( \RAM1|ram~725_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~725_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~726 .extended_lut = "off";
defparam \RAM1|ram~726 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N56
dffeas \RAM1|ram~253 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~253 .is_wysiwyg = "true";
defparam \RAM1|ram~253 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \RAM1|ram~757 (
// Equation(s):
// \RAM1|ram~757_combout  = ( \ROM1|memROM~80_combout  & ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~21_combout  & (\ROM1|memROM~85_combout  & (\ROM1|memROM~70_combout  & \ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~757 .extended_lut = "off";
defparam \RAM1|ram~757 .lut_mask = 64'h0000000100000000;
defparam \RAM1|ram~757 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \RAM1|ram~758 (
// Equation(s):
// \RAM1|ram~758_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~757_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~757_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~758 .extended_lut = "off";
defparam \RAM1|ram~758 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~758 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N50
dffeas \RAM1|ram~269 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~269 .is_wysiwyg = "true";
defparam \RAM1|ram~269 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \RAM1|ram~671 (
// Equation(s):
// \RAM1|ram~671_combout  = ( \RAM1|ram~269_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout ) # (\RAM1|ram~525_q ) ) ) ) # ( !\RAM1|ram~269_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~525_q  & \ROM1|memROM~15_combout ) ) ) ) # ( 
// \RAM1|ram~269_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM1|ram~253_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~509_q )) ) ) ) # ( !\RAM1|ram~269_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~15_combout  & 
// ((\RAM1|ram~253_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~509_q )) ) ) )

	.dataa(!\RAM1|ram~509_q ),
	.datab(!\RAM1|ram~525_q ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~253_q ),
	.datae(!\RAM1|ram~269_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~671 .extended_lut = "off";
defparam \RAM1|ram~671 .lut_mask = 64'h05F505F50303F3F3;
defparam \RAM1|ram~671 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N18
cyclonev_lcell_comb \RAM1|ram~672 (
// Equation(s):
// \RAM1|ram~672_combout  = ( \RAM1|ram~668_combout  & ( \RAM1|ram~671_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout ) # ((\RAM1|ram~669_combout )))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~670_combout )) # (\ROM1|memROM~70_combout 
// ))) ) ) ) # ( !\RAM1|ram~668_combout  & ( \RAM1|ram~671_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~70_combout  & (\RAM1|ram~669_combout ))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~670_combout )) # (\ROM1|memROM~70_combout ))) ) ) ) # ( 
// \RAM1|ram~668_combout  & ( !\RAM1|ram~671_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout ) # ((\RAM1|ram~669_combout )))) # (\ROM1|memROM~80_combout  & (!\ROM1|memROM~70_combout  & ((\RAM1|ram~670_combout )))) ) ) ) # ( 
// !\RAM1|ram~668_combout  & ( !\RAM1|ram~671_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~70_combout  & (\RAM1|ram~669_combout ))) # (\ROM1|memROM~80_combout  & (!\ROM1|memROM~70_combout  & ((\RAM1|ram~670_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\RAM1|ram~669_combout ),
	.datad(!\RAM1|ram~670_combout ),
	.datae(!\RAM1|ram~668_combout ),
	.dataf(!\RAM1|ram~671_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~672 .extended_lut = "off";
defparam \RAM1|ram~672 .lut_mask = 64'h02468ACE13579BDF;
defparam \RAM1|ram~672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N30
cyclonev_lcell_comb \RAM1|ram~673 (
// Equation(s):
// \RAM1|ram~673_combout  = ( \RAM1|ram~662_combout  & ( \RAM1|ram~672_combout  & ( ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~657_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~667_combout ))) # (\ROM1|memROM~27_combout ) ) ) ) # ( 
// !\RAM1|ram~662_combout  & ( \RAM1|ram~672_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~657_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~667_combout )))) # (\ROM1|memROM~27_combout  & (\ROM1|memROM~85_combout 
// )) ) ) ) # ( \RAM1|ram~662_combout  & ( !\RAM1|ram~672_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~657_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~667_combout )))) # (\ROM1|memROM~27_combout  & 
// (!\ROM1|memROM~85_combout )) ) ) ) # ( !\RAM1|ram~662_combout  & ( !\RAM1|ram~672_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~657_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~667_combout )))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~667_combout ),
	.datad(!\RAM1|ram~657_combout ),
	.datae(!\RAM1|ram~662_combout ),
	.dataf(!\RAM1|ram~672_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~673 .extended_lut = "off";
defparam \RAM1|ram~673 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM1|ram~673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N36
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout  = ( \RAM1|ram~673_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & ((!\DECODER1|enableSWVector~3_combout ) # ((\SW[6]~input_o )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (((\ROM1|memROM~84_combout )))) ) ) # ( !\RAM1|ram~673_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (\DECODER1|enableSWVector~3_combout  & (\SW[6]~input_o ))) # (\CPU|Dec_Instruction|Equal12~0_combout  & (((\ROM1|memROM~84_combout )))) ) )

	.dataa(!\DECODER1|enableSWVector~3_combout ),
	.datab(!\SW[6]~input_o ),
	.datac(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datad(!\ROM1|memROM~84_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~673_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \Data_In[0]~1 (
// Equation(s):
// \Data_In[0]~1_combout  = ( \CPU|Dec_Instruction|sinais_controle[1]~0_combout  & ( (\SW[0]~input_o  & (\DECODER1|enableSWVector~2_combout  & \DECODER1|enableSWVector~0_combout )) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\DECODER1|enableSWVector~2_combout ),
	.datad(!\DECODER1|enableSWVector~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~1 .extended_lut = "off";
defparam \Data_In[0]~1 .lut_mask = 64'h0000000000030003;
defparam \Data_In[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \Data_In[0]~0 (
// Equation(s):
// \Data_In[0]~0_combout  = ( !\DECODER1|enableLed9~1_combout  & ( (\CPU|Dec_Instruction|sinais_controle[1]~0_combout  & ((!\ROM1|memROM~54_combout ) # (\CPU|PC|DOUT [8]))) ) )

	.dataa(gnd),
	.datab(!\CPU|Dec_Instruction|sinais_controle[1]~0_combout ),
	.datac(!\ROM1|memROM~54_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\DECODER1|enableLed9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~0 .extended_lut = "off";
defparam \Data_In[0]~0 .lut_mask = 64'h3033303300000000;
defparam \Data_In[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N12
cyclonev_lcell_comb \RAM1|ram~319feeder (
// Equation(s):
// \RAM1|ram~319feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~319feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~319feeder .extended_lut = "off";
defparam \RAM1|ram~319feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~319feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N13
dffeas \RAM1|ram~319 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~319 .is_wysiwyg = "true";
defparam \RAM1|ram~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N5
dffeas \RAM1|ram~447 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~447 .is_wysiwyg = "true";
defparam \RAM1|ram~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N58
dffeas \RAM1|ram~327 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~327 .is_wysiwyg = "true";
defparam \RAM1|ram~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N8
dffeas \RAM1|ram~455 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~455 .is_wysiwyg = "true";
defparam \RAM1|ram~455 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \RAM1|ram~543 (
// Equation(s):
// \RAM1|ram~543_combout  = ( \RAM1|ram~455_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~327_q ) ) ) ) # ( !\RAM1|ram~455_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~327_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~455_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~319_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~447_q ))) ) ) ) # ( !\RAM1|ram~455_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & 
// (\RAM1|ram~319_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~447_q ))) ) ) )

	.dataa(!\RAM1|ram~319_q ),
	.datab(!\RAM1|ram~447_q ),
	.datac(!\RAM1|ram~327_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~455_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~543 .extended_lut = "off";
defparam \RAM1|ram~543 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N19
dffeas \RAM1|ram~479 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~479 .is_wysiwyg = "true";
defparam \RAM1|ram~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N58
dffeas \RAM1|ram~351 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~351 .is_wysiwyg = "true";
defparam \RAM1|ram~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \RAM1|ram~359 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~359 .is_wysiwyg = "true";
defparam \RAM1|ram~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N50
dffeas \RAM1|ram~487 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~487 .is_wysiwyg = "true";
defparam \RAM1|ram~487 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \RAM1|ram~544 (
// Equation(s):
// \RAM1|ram~544_combout  = ( \RAM1|ram~487_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~359_q ) ) ) ) # ( !\RAM1|ram~487_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~359_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~487_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~351_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~479_q )) ) ) ) # ( !\RAM1|ram~487_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~351_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~479_q )) ) ) )

	.dataa(!\RAM1|ram~479_q ),
	.datab(!\RAM1|ram~351_q ),
	.datac(!\RAM1|ram~359_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~487_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~544 .extended_lut = "off";
defparam \RAM1|ram~544 .lut_mask = 64'h335533550F000FFF;
defparam \RAM1|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N52
dffeas \RAM1|ram~391 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~391 .is_wysiwyg = "true";
defparam \RAM1|ram~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \RAM1|ram~383 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~383 .is_wysiwyg = "true";
defparam \RAM1|ram~383 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \RAM1|ram~519feeder (
// Equation(s):
// \RAM1|ram~519feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~519feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~519feeder .extended_lut = "off";
defparam \RAM1|ram~519feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~519feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N31
dffeas \RAM1|ram~519 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~519feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~519 .is_wysiwyg = "true";
defparam \RAM1|ram~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N56
dffeas \RAM1|ram~511 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~511 .is_wysiwyg = "true";
defparam \RAM1|ram~511 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \RAM1|ram~545 (
// Equation(s):
// \RAM1|ram~545_combout  = ( \RAM1|ram~511_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~391_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~519_q ))) ) ) ) # ( !\RAM1|ram~511_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~85_combout  & (\RAM1|ram~391_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~519_q ))) ) ) ) # ( \RAM1|ram~511_q  & ( !\ROM1|memROM~27_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~383_q ) ) ) ) # ( !\RAM1|ram~511_q  & ( 
// !\ROM1|memROM~27_combout  & ( (\RAM1|ram~383_q  & !\ROM1|memROM~85_combout ) ) ) )

	.dataa(!\RAM1|ram~391_q ),
	.datab(!\RAM1|ram~383_q ),
	.datac(!\RAM1|ram~519_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~511_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~545 .extended_lut = "off";
defparam \RAM1|ram~545 .lut_mask = 64'h330033FF550F550F;
defparam \RAM1|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N2
dffeas \RAM1|ram~295 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~295 .is_wysiwyg = "true";
defparam \RAM1|ram~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N41
dffeas \RAM1|ram~415 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~415 .is_wysiwyg = "true";
defparam \RAM1|ram~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N39
cyclonev_lcell_comb \RAM1|ram~287feeder (
// Equation(s):
// \RAM1|ram~287feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~287feeder .extended_lut = "off";
defparam \RAM1|ram~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N40
dffeas \RAM1|ram~287 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~287 .is_wysiwyg = "true";
defparam \RAM1|ram~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N8
dffeas \RAM1|ram~423 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~423 .is_wysiwyg = "true";
defparam \RAM1|ram~423 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N6
cyclonev_lcell_comb \RAM1|ram~542 (
// Equation(s):
// \RAM1|ram~542_combout  = ( \RAM1|ram~423_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~295_q ) ) ) ) # ( !\RAM1|ram~423_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~295_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~423_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~287_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~415_q )) ) ) ) # ( !\RAM1|ram~423_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~287_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~415_q )) ) ) )

	.dataa(!\RAM1|ram~295_q ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~415_q ),
	.datad(!\RAM1|ram~287_q ),
	.datae(!\RAM1|ram~423_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~542 .extended_lut = "off";
defparam \RAM1|ram~542 .lut_mask = 64'h03CF03CF44447777;
defparam \RAM1|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N39
cyclonev_lcell_comb \RAM1|ram~546 (
// Equation(s):
// \RAM1|ram~546_combout  = ( \RAM1|ram~545_combout  & ( \RAM1|ram~542_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout ) # ((\RAM1|ram~543_combout )))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~544_combout )) # (\ROM1|memROM~70_combout 
// ))) ) ) ) # ( !\RAM1|ram~545_combout  & ( \RAM1|ram~542_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout ) # ((\RAM1|ram~543_combout )))) # (\ROM1|memROM~80_combout  & (!\ROM1|memROM~70_combout  & ((\RAM1|ram~544_combout )))) ) ) ) # ( 
// \RAM1|ram~545_combout  & ( !\RAM1|ram~542_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~70_combout  & (\RAM1|ram~543_combout ))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~544_combout )) # (\ROM1|memROM~70_combout ))) ) ) ) # ( 
// !\RAM1|ram~545_combout  & ( !\RAM1|ram~542_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~70_combout  & (\RAM1|ram~543_combout ))) # (\ROM1|memROM~80_combout  & (!\ROM1|memROM~70_combout  & ((\RAM1|ram~544_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\RAM1|ram~543_combout ),
	.datad(!\RAM1|ram~544_combout ),
	.datae(!\RAM1|ram~545_combout ),
	.dataf(!\RAM1|ram~542_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~546 .extended_lut = "off";
defparam \RAM1|ram~546 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM1|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N37
dffeas \RAM1|ram~471 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~471 .is_wysiwyg = "true";
defparam \RAM1|ram~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N32
dffeas \RAM1|ram~439 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~439 .is_wysiwyg = "true";
defparam \RAM1|ram~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \RAM1|ram~407feeder (
// Equation(s):
// \RAM1|ram~407feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~407feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~407feeder .extended_lut = "off";
defparam \RAM1|ram~407feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~407feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N38
dffeas \RAM1|ram~407 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~407 .is_wysiwyg = "true";
defparam \RAM1|ram~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N2
dffeas \RAM1|ram~503 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~503 .is_wysiwyg = "true";
defparam \RAM1|ram~503 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \RAM1|ram~540 (
// Equation(s):
// \RAM1|ram~540_combout  = ( \RAM1|ram~503_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~471_q ) ) ) ) # ( !\RAM1|ram~503_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~471_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~503_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~407_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~439_q )) ) ) ) # ( !\RAM1|ram~503_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~407_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~439_q )) ) ) )

	.dataa(!\RAM1|ram~471_q ),
	.datab(!\RAM1|ram~439_q ),
	.datac(!\RAM1|ram~407_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~503_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~540 .extended_lut = "off";
defparam \RAM1|ram~540 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N12
cyclonev_lcell_comb \RAM1|ram~335feeder (
// Equation(s):
// \RAM1|ram~335feeder_combout  = \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout 

	.dataa(gnd),
	.datab(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~335feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~335feeder .extended_lut = "off";
defparam \RAM1|ram~335feeder .lut_mask = 64'h3333333333333333;
defparam \RAM1|ram~335feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N13
dffeas \RAM1|ram~335 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~335 .is_wysiwyg = "true";
defparam \RAM1|ram~335 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N48
cyclonev_lcell_comb \RAM1|ram~303feeder (
// Equation(s):
// \RAM1|ram~303feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~303feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~303feeder .extended_lut = "off";
defparam \RAM1|ram~303feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~303feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N49
dffeas \RAM1|ram~303 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~303 .is_wysiwyg = "true";
defparam \RAM1|ram~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y2_N13
dffeas \RAM1|ram~271 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~271 .is_wysiwyg = "true";
defparam \RAM1|ram~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N17
dffeas \RAM1|ram~367 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~367 .is_wysiwyg = "true";
defparam \RAM1|ram~367 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \RAM1|ram~537 (
// Equation(s):
// \RAM1|ram~537_combout  = ( \RAM1|ram~367_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~335_q ) ) ) ) # ( !\RAM1|ram~367_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~335_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~367_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~271_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~303_q )) ) ) ) # ( !\RAM1|ram~367_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~271_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~303_q )) ) ) )

	.dataa(!\RAM1|ram~335_q ),
	.datab(!\RAM1|ram~303_q ),
	.datac(!\RAM1|ram~271_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~367_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~537 .extended_lut = "off";
defparam \RAM1|ram~537 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N44
dffeas \RAM1|ram~311 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~311 .is_wysiwyg = "true";
defparam \RAM1|ram~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \RAM1|ram~343 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~343 .is_wysiwyg = "true";
defparam \RAM1|ram~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N56
dffeas \RAM1|ram~279 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~279 .is_wysiwyg = "true";
defparam \RAM1|ram~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N35
dffeas \RAM1|ram~375 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~375 .is_wysiwyg = "true";
defparam \RAM1|ram~375 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb \RAM1|ram~538 (
// Equation(s):
// \RAM1|ram~538_combout  = ( \RAM1|ram~375_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~343_q ) ) ) ) # ( !\RAM1|ram~375_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~343_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~375_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~279_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~311_q )) ) ) ) # ( !\RAM1|ram~375_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~279_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~311_q )) ) ) )

	.dataa(!\RAM1|ram~311_q ),
	.datab(!\RAM1|ram~343_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~279_q ),
	.datae(!\RAM1|ram~375_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~538 .extended_lut = "off";
defparam \RAM1|ram~538 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N2
dffeas \RAM1|ram~463 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~463 .is_wysiwyg = "true";
defparam \RAM1|ram~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N49
dffeas \RAM1|ram~431 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~431 .is_wysiwyg = "true";
defparam \RAM1|ram~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N38
dffeas \RAM1|ram~399 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~399 .is_wysiwyg = "true";
defparam \RAM1|ram~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N44
dffeas \RAM1|ram~495 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~495 .is_wysiwyg = "true";
defparam \RAM1|ram~495 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \RAM1|ram~539 (
// Equation(s):
// \RAM1|ram~539_combout  = ( \RAM1|ram~495_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~463_q ) ) ) ) # ( !\RAM1|ram~495_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~463_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~495_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~399_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~431_q )) ) ) ) # ( !\RAM1|ram~495_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~399_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~431_q )) ) ) )

	.dataa(!\RAM1|ram~463_q ),
	.datab(!\RAM1|ram~431_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~399_q ),
	.datae(!\RAM1|ram~495_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~539 .extended_lut = "off";
defparam \RAM1|ram~539 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N9
cyclonev_lcell_comb \RAM1|ram~541 (
// Equation(s):
// \RAM1|ram~541_combout  = ( \RAM1|ram~538_combout  & ( \RAM1|ram~539_combout  & ( (!\ROM1|memROM~85_combout  & (((\RAM1|ram~537_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM1|ram~540_combout 
// )))) ) ) ) # ( !\RAM1|ram~538_combout  & ( \RAM1|ram~539_combout  & ( (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~27_combout  & ((\RAM1|ram~537_combout )))) # (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM1|ram~540_combout )))) ) ) ) # 
// ( \RAM1|ram~538_combout  & ( !\RAM1|ram~539_combout  & ( (!\ROM1|memROM~85_combout  & (((\RAM1|ram~537_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~85_combout  & (\ROM1|memROM~27_combout  & (\RAM1|ram~540_combout ))) ) ) ) # ( 
// !\RAM1|ram~538_combout  & ( !\RAM1|ram~539_combout  & ( (!\ROM1|memROM~85_combout  & (!\ROM1|memROM~27_combout  & ((\RAM1|ram~537_combout )))) # (\ROM1|memROM~85_combout  & (\ROM1|memROM~27_combout  & (\RAM1|ram~540_combout ))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM1|ram~540_combout ),
	.datad(!\RAM1|ram~537_combout ),
	.datae(!\RAM1|ram~538_combout ),
	.dataf(!\RAM1|ram~539_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~541 .extended_lut = "off";
defparam \RAM1|ram~541 .lut_mask = 64'h018923AB45CD67EF;
defparam \RAM1|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \RAM1|ram~175 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~175 .is_wysiwyg = "true";
defparam \RAM1|ram~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \RAM1|ram~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~15 .is_wysiwyg = "true";
defparam \RAM1|ram~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \RAM1|ram~143 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~143 .is_wysiwyg = "true";
defparam \RAM1|ram~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \RAM1|ram~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~47 .is_wysiwyg = "true";
defparam \RAM1|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N24
cyclonev_lcell_comb \RAM1|ram~527 (
// Equation(s):
// \RAM1|ram~527_combout  = ( \RAM1|ram~47_q  & ( \ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~143_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~175_q )) ) ) ) # ( !\RAM1|ram~47_q  & ( \ROM1|memROM~85_combout  & ( 
// (!\ROM1|memROM~70_combout  & ((\RAM1|ram~143_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~175_q )) ) ) ) # ( \RAM1|ram~47_q  & ( !\ROM1|memROM~85_combout  & ( (\RAM1|ram~15_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~47_q  & ( 
// !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~15_q ) ) ) )

	.dataa(!\RAM1|ram~175_q ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\RAM1|ram~15_q ),
	.datad(!\RAM1|ram~143_q ),
	.datae(!\RAM1|ram~47_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~527 .extended_lut = "off";
defparam \RAM1|ram~527 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \RAM1|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \RAM1|ram~111feeder (
// Equation(s):
// \RAM1|ram~111feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~111feeder .extended_lut = "off";
defparam \RAM1|ram~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N43
dffeas \RAM1|ram~111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~111 .is_wysiwyg = "true";
defparam \RAM1|ram~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N49
dffeas \RAM1|ram~207 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~207 .is_wysiwyg = "true";
defparam \RAM1|ram~207 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N39
cyclonev_lcell_comb \RAM1|ram~79feeder (
// Equation(s):
// \RAM1|ram~79feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~79feeder .extended_lut = "off";
defparam \RAM1|ram~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N41
dffeas \RAM1|ram~79 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~79 .is_wysiwyg = "true";
defparam \RAM1|ram~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N26
dffeas \RAM1|ram~239 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~239 .is_wysiwyg = "true";
defparam \RAM1|ram~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \RAM1|ram~529 (
// Equation(s):
// \RAM1|ram~529_combout  = ( \RAM1|ram~239_q  & ( \ROM1|memROM~85_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~207_q ) ) ) ) # ( !\RAM1|ram~239_q  & ( \ROM1|memROM~85_combout  & ( (\RAM1|ram~207_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~239_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~79_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~111_q )) ) ) ) # ( !\RAM1|ram~239_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~79_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~111_q )) ) ) )

	.dataa(!\RAM1|ram~111_q ),
	.datab(!\RAM1|ram~207_q ),
	.datac(!\RAM1|ram~79_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~239_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~529 .extended_lut = "off";
defparam \RAM1|ram~529 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM1|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N17
dffeas \RAM1|ram~87 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~87 .is_wysiwyg = "true";
defparam \RAM1|ram~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N52
dffeas \RAM1|ram~119 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~119 .is_wysiwyg = "true";
defparam \RAM1|ram~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N32
dffeas \RAM1|ram~215 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~215 .is_wysiwyg = "true";
defparam \RAM1|ram~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N2
dffeas \RAM1|ram~247 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~247 .is_wysiwyg = "true";
defparam \RAM1|ram~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N0
cyclonev_lcell_comb \RAM1|ram~530 (
// Equation(s):
// \RAM1|ram~530_combout  = ( \RAM1|ram~247_q  & ( \ROM1|memROM~85_combout  & ( (\RAM1|ram~215_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~247_q  & ( \ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~215_q ) ) ) ) # ( 
// \RAM1|ram~247_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~87_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~119_q ))) ) ) ) # ( !\RAM1|ram~247_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~87_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~119_q ))) ) ) )

	.dataa(!\RAM1|ram~87_q ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\RAM1|ram~119_q ),
	.datad(!\RAM1|ram~215_q ),
	.datae(!\RAM1|ram~247_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~530 .extended_lut = "off";
defparam \RAM1|ram~530 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM1|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N49
dffeas \RAM1|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~23 .is_wysiwyg = "true";
defparam \RAM1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N44
dffeas \RAM1|ram~151 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~151 .is_wysiwyg = "true";
defparam \RAM1|ram~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N25
dffeas \RAM1|ram~183 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~183 .is_wysiwyg = "true";
defparam \RAM1|ram~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N2
dffeas \RAM1|ram~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~55 .is_wysiwyg = "true";
defparam \RAM1|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \RAM1|ram~528 (
// Equation(s):
// \RAM1|ram~528_combout  = ( \RAM1|ram~55_q  & ( \ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~151_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~183_q ))) ) ) ) # ( !\RAM1|ram~55_q  & ( \ROM1|memROM~85_combout  & ( 
// (!\ROM1|memROM~70_combout  & (\RAM1|ram~151_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~183_q ))) ) ) ) # ( \RAM1|ram~55_q  & ( !\ROM1|memROM~85_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~23_q ) ) ) ) # ( !\RAM1|ram~55_q  & ( 
// !\ROM1|memROM~85_combout  & ( (\RAM1|ram~23_q  & !\ROM1|memROM~70_combout ) ) ) )

	.dataa(!\RAM1|ram~23_q ),
	.datab(!\RAM1|ram~151_q ),
	.datac(!\RAM1|ram~183_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~55_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~528 .extended_lut = "off";
defparam \RAM1|ram~528 .lut_mask = 64'h550055FF330F330F;
defparam \RAM1|ram~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N12
cyclonev_lcell_comb \RAM1|ram~531 (
// Equation(s):
// \RAM1|ram~531_combout  = ( \RAM1|ram~530_combout  & ( \RAM1|ram~528_combout  & ( ((!\ROM1|memROM~80_combout  & (\RAM1|ram~527_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~529_combout )))) # (\ROM1|memROM~27_combout ) ) ) ) # ( 
// !\RAM1|ram~530_combout  & ( \RAM1|ram~528_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~527_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~529_combout ))))) # (\ROM1|memROM~27_combout  & 
// (((!\ROM1|memROM~80_combout )))) ) ) ) # ( \RAM1|ram~530_combout  & ( !\RAM1|ram~528_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~527_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~529_combout ))))) # 
// (\ROM1|memROM~27_combout  & (((\ROM1|memROM~80_combout )))) ) ) ) # ( !\RAM1|ram~530_combout  & ( !\RAM1|ram~528_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~527_combout )) # (\ROM1|memROM~80_combout  & 
// ((\RAM1|ram~529_combout ))))) ) ) )

	.dataa(!\RAM1|ram~527_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM1|ram~529_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\RAM1|ram~530_combout ),
	.dataf(!\RAM1|ram~528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~531 .extended_lut = "off";
defparam \RAM1|ram~531 .lut_mask = 64'h440C443F770C773F;
defparam \RAM1|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \RAM1|ram~191 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~191 .is_wysiwyg = "true";
defparam \RAM1|ram~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \RAM1|ram~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~63 .is_wysiwyg = "true";
defparam \RAM1|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \RAM1|ram~199 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~199 .is_wysiwyg = "true";
defparam \RAM1|ram~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N14
dffeas \RAM1|ram~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~71 .is_wysiwyg = "true";
defparam \RAM1|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \RAM1|ram~533 (
// Equation(s):
// \RAM1|ram~533_combout  = ( \RAM1|ram~71_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout ) # (\RAM1|ram~199_q ) ) ) ) # ( !\RAM1|ram~71_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~85_combout  & \RAM1|ram~199_q ) ) ) ) # ( \RAM1|ram~71_q 
//  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~63_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~191_q )) ) ) ) # ( !\RAM1|ram~71_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~63_q ))) # 
// (\ROM1|memROM~85_combout  & (\RAM1|ram~191_q )) ) ) )

	.dataa(!\RAM1|ram~191_q ),
	.datab(!\RAM1|ram~63_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~199_q ),
	.datae(!\RAM1|ram~71_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~533 .extended_lut = "off";
defparam \RAM1|ram~533 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM1|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N4
dffeas \RAM1|ram~167 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~167 .is_wysiwyg = "true";
defparam \RAM1|ram~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N7
dffeas \RAM1|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~39 .is_wysiwyg = "true";
defparam \RAM1|ram~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N40
dffeas \RAM1|ram~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~31 .is_wysiwyg = "true";
defparam \RAM1|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \RAM1|ram~159 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~159 .is_wysiwyg = "true";
defparam \RAM1|ram~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N45
cyclonev_lcell_comb \RAM1|ram~532 (
// Equation(s):
// \RAM1|ram~532_combout  = ( \RAM1|ram~159_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~39_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~167_q )) ) ) ) # ( !\RAM1|ram~159_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~85_combout  & ((\RAM1|ram~39_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~167_q )) ) ) ) # ( \RAM1|ram~159_q  & ( !\ROM1|memROM~27_combout  & ( (\RAM1|ram~31_q ) # (\ROM1|memROM~85_combout ) ) ) ) # ( !\RAM1|ram~159_q  & ( 
// !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & \RAM1|ram~31_q ) ) ) )

	.dataa(!\RAM1|ram~167_q ),
	.datab(!\RAM1|ram~39_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~31_q ),
	.datae(!\RAM1|ram~159_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~532 .extended_lut = "off";
defparam \RAM1|ram~532 .lut_mask = 64'h00F00FFF35353535;
defparam \RAM1|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N53
dffeas \RAM1|ram~95 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~95 .is_wysiwyg = "true";
defparam \RAM1|ram~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \RAM1|ram~223 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~223 .is_wysiwyg = "true";
defparam \RAM1|ram~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \RAM1|ram~103feeder (
// Equation(s):
// \RAM1|ram~103feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~103feeder .extended_lut = "off";
defparam \RAM1|ram~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N32
dffeas \RAM1|ram~103 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~103 .is_wysiwyg = "true";
defparam \RAM1|ram~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N44
dffeas \RAM1|ram~231 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~231 .is_wysiwyg = "true";
defparam \RAM1|ram~231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \RAM1|ram~534 (
// Equation(s):
// \RAM1|ram~534_combout  = ( \RAM1|ram~231_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~103_q ) # (\ROM1|memROM~85_combout ) ) ) ) # ( !\RAM1|ram~231_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & \RAM1|ram~103_q ) ) ) ) # ( 
// \RAM1|ram~231_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~95_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~223_q ))) ) ) ) # ( !\RAM1|ram~231_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & 
// (\RAM1|ram~95_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~223_q ))) ) ) )

	.dataa(!\RAM1|ram~95_q ),
	.datab(!\RAM1|ram~223_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~103_q ),
	.datae(!\RAM1|ram~231_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~534 .extended_lut = "off";
defparam \RAM1|ram~534 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \RAM1|ram~135 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~135 .is_wysiwyg = "true";
defparam \RAM1|ram~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N58
dffeas \RAM1|ram~255 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~255 .is_wysiwyg = "true";
defparam \RAM1|ram~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N20
dffeas \RAM1|ram~263 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~263 .is_wysiwyg = "true";
defparam \RAM1|ram~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N11
dffeas \RAM1|ram~127 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~127 .is_wysiwyg = "true";
defparam \RAM1|ram~127 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \RAM1|ram~535 (
// Equation(s):
// \RAM1|ram~535_combout  = ( \RAM1|ram~127_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~135_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~263_q ))) ) ) ) # ( !\RAM1|ram~127_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~85_combout  & (\RAM1|ram~135_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~263_q ))) ) ) ) # ( \RAM1|ram~127_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout ) # (\RAM1|ram~255_q ) ) ) ) # ( !\RAM1|ram~127_q  & ( 
// !\ROM1|memROM~27_combout  & ( (\RAM1|ram~255_q  & \ROM1|memROM~85_combout ) ) ) )

	.dataa(!\RAM1|ram~135_q ),
	.datab(!\RAM1|ram~255_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~263_q ),
	.datae(!\RAM1|ram~127_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~535 .extended_lut = "off";
defparam \RAM1|ram~535 .lut_mask = 64'h0303F3F3505F505F;
defparam \RAM1|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \RAM1|ram~536 (
// Equation(s):
// \RAM1|ram~536_combout  = ( \RAM1|ram~534_combout  & ( \RAM1|ram~535_combout  & ( ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~532_combout ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~533_combout ))) # (\ROM1|memROM~80_combout ) ) ) ) # ( 
// !\RAM1|ram~534_combout  & ( \RAM1|ram~535_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~532_combout ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~533_combout )))) # (\ROM1|memROM~80_combout  & (\ROM1|memROM~70_combout 
// )) ) ) ) # ( \RAM1|ram~534_combout  & ( !\RAM1|ram~535_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~532_combout ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~533_combout )))) # (\ROM1|memROM~80_combout  & 
// (!\ROM1|memROM~70_combout )) ) ) ) # ( !\RAM1|ram~534_combout  & ( !\RAM1|ram~535_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~532_combout ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~533_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\RAM1|ram~533_combout ),
	.datad(!\RAM1|ram~532_combout ),
	.datae(!\RAM1|ram~534_combout ),
	.dataf(!\RAM1|ram~535_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~536 .extended_lut = "off";
defparam \RAM1|ram~536 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM1|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \RAM1|ram~547 (
// Equation(s):
// \RAM1|ram~547_combout  = ( \RAM1|ram~531_combout  & ( \RAM1|ram~536_combout  & ( (!\ROM1|memROM~15_combout ) # ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~541_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~546_combout ))) ) ) ) # ( 
// !\RAM1|ram~531_combout  & ( \RAM1|ram~536_combout  & ( (!\ROM1|memROM~15_combout  & (\ROM1|memROM~21_combout )) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~541_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~546_combout 
// )))) ) ) ) # ( \RAM1|ram~531_combout  & ( !\RAM1|ram~536_combout  & ( (!\ROM1|memROM~15_combout  & (!\ROM1|memROM~21_combout )) # (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~541_combout ))) # (\ROM1|memROM~21_combout  & 
// (\RAM1|ram~546_combout )))) ) ) ) # ( !\RAM1|ram~531_combout  & ( !\RAM1|ram~536_combout  & ( (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~541_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~546_combout )))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~546_combout ),
	.datad(!\RAM1|ram~541_combout ),
	.datae(!\RAM1|ram~531_combout ),
	.dataf(!\RAM1|ram~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~547 .extended_lut = "off";
defparam \RAM1|ram~547 .lut_mask = 64'h014589CD2367ABEF;
defparam \RAM1|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \DECODER1|enableSWVector~1 (
// Equation(s):
// \DECODER1|enableSWVector~1_combout  = ( \DECODER1|enableSWVector~0_combout  & ( \CPU|Dec_Instruction|sinais_controle[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|Dec_Instruction|sinais_controle[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DECODER1|enableSWVector~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableSWVector~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableSWVector~1 .extended_lut = "off";
defparam \DECODER1|enableSWVector~1 .lut_mask = 64'h0000000033333333;
defparam \DECODER1|enableSWVector~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \Data_In[0]~5 (
// Equation(s):
// \Data_In[0]~5_combout  = ( \ROM1|memROM~26_combout  & ( !\CPU|PC|DOUT [8] & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~20_combout  & \SW[8]~input_o )) ) ) ) # ( !\ROM1|memROM~26_combout  & ( !\CPU|PC|DOUT [8] & ( (!\ROM1|memROM~14_combout  & 
// (\ROM1|memROM~20_combout  & \SW[9]~input_o )) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~20_combout ),
	.datac(!\SW[9]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\ROM1|memROM~26_combout ),
	.dataf(!\CPU|PC|DOUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~5 .extended_lut = "off";
defparam \Data_In[0]~5 .lut_mask = 64'h0202008800000000;
defparam \Data_In[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \Data_In[0]~2 (
// Equation(s):
// \Data_In[0]~2_combout  = ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~21_combout  & ( (!\CPU|PC|DOUT [8] & (\ROM1|memROM~69_combout  & (!\ROM1|memROM~27_combout  & !\FPGA_RESET_N~input_o ))) ) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\ROM1|memROM~69_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\FPGA_RESET_N~input_o ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~2 .extended_lut = "off";
defparam \Data_In[0]~2 .lut_mask = 64'h0000200000000000;
defparam \Data_In[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \detectorKey1|saidaQ~0 (
// Equation(s):
// \detectorKey1|saidaQ~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorKey1|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorKey1|saidaQ~0 .extended_lut = "off";
defparam \detectorKey1|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \detectorKey1|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N53
dffeas \detectorKey1|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\detectorKey1|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\detectorKey1|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \detectorKey1|saidaQ .is_wysiwyg = "true";
defparam \detectorKey1|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \detectorKey1|saida (
// Equation(s):
// \detectorKey1|saida~combout  = LCELL(( !\detectorKey1|saidaQ~q  & ( !\KEY[1]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\detectorKey1|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorKey1|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorKey1|saida .extended_lut = "off";
defparam \detectorKey1|saida .lut_mask = 64'hF0F0F0F000000000;
defparam \detectorKey1|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \FlipFlop_Key1|DOUT~feeder (
// Equation(s):
// \FlipFlop_Key1|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FlipFlop_Key1|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FlipFlop_Key1|DOUT~feeder .extended_lut = "off";
defparam \FlipFlop_Key1|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \FlipFlop_Key1|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \DECODER1|clearReadKey0~0 (
// Equation(s):
// \DECODER1|clearReadKey0~0_combout  = ( \ROM1|memROM~14_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~79_combout  & \ROM1|memROM~20_combout )) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~79_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|clearReadKey0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|clearReadKey0~0 .extended_lut = "off";
defparam \DECODER1|clearReadKey0~0 .lut_mask = 64'h0000000002020202;
defparam \DECODER1|clearReadKey0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \DECODER1|clearReadKey0~1 (
// Equation(s):
// \DECODER1|clearReadKey0~1_combout  = ( \ROM1|memROM~64_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~59_combout  & (\ROM1|memROM~69_combout  & \DECODER1|clearReadKey0~0_combout ))) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~59_combout ),
	.datac(!\ROM1|memROM~69_combout ),
	.datad(!\DECODER1|clearReadKey0~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|clearReadKey0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|clearReadKey0~1 .extended_lut = "off";
defparam \DECODER1|clearReadKey0~1 .lut_mask = 64'h0000000000020002;
defparam \DECODER1|clearReadKey0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \DECODER1|enableLed9~0 (
// Equation(s):
// \DECODER1|enableLed9~0_combout  = ( \ROM1|memROM~54_combout  & ( \ROM1|memROM~33_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\ROM1|memROM~49_combout  & (\ROM1|memROM~39_combout  & !\ROM1|memROM~44_combout ))) ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~49_combout ),
	.datac(!\ROM1|memROM~39_combout ),
	.datad(!\ROM1|memROM~44_combout ),
	.datae(!\ROM1|memROM~54_combout ),
	.dataf(!\ROM1|memROM~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableLed9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableLed9~0 .extended_lut = "off";
defparam \DECODER1|enableLed9~0 .lut_mask = 64'h0000000000000800;
defparam \DECODER1|enableLed9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \DECODER1|clearReadKey1 (
// Equation(s):
// \DECODER1|clearReadKey1~combout  = ( \DECODER1|enableLed9~0_combout  & ( (\ROM1|memROM~85_combout  & (!\ROM1|memROM~27_combout  & \DECODER1|clearReadKey0~1_combout )) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\DECODER1|clearReadKey0~1_combout ),
	.datae(gnd),
	.dataf(!\DECODER1|enableLed9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|clearReadKey1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|clearReadKey1 .extended_lut = "off";
defparam \DECODER1|clearReadKey1 .lut_mask = 64'h0000000000500050;
defparam \DECODER1|clearReadKey1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N58
dffeas \FlipFlop_Key1|DOUT (
	.clk(\detectorKey1|saida~combout ),
	.d(\FlipFlop_Key1|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\DECODER1|clearReadKey1~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FlipFlop_Key1|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FlipFlop_Key1|DOUT .is_wysiwyg = "true";
defparam \FlipFlop_Key1|DOUT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N15
cyclonev_lcell_comb \detectorKey0|saidaQ~0 (
// Equation(s):
// \detectorKey0|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorKey0|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorKey0|saidaQ~0 .extended_lut = "off";
defparam \detectorKey0|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \detectorKey0|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N17
dffeas \detectorKey0|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\detectorKey0|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\detectorKey0|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \detectorKey0|saidaQ .is_wysiwyg = "true";
defparam \detectorKey0|saidaQ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N0
cyclonev_lcell_comb \detectorKey0|saida (
// Equation(s):
// \detectorKey0|saida~combout  = LCELL(( !\KEY[0]~input_o  & ( !\detectorKey0|saidaQ~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\detectorKey0|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorKey0|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorKey0|saida .extended_lut = "off";
defparam \detectorKey0|saida .lut_mask = 64'hFFFF000000000000;
defparam \detectorKey0|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \FlipFlop_Key0|DOUT~feeder (
// Equation(s):
// \FlipFlop_Key0|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FlipFlop_Key0|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FlipFlop_Key0|DOUT~feeder .extended_lut = "off";
defparam \FlipFlop_Key0|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \FlipFlop_Key0|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \DECODER1|clearReadKey0 (
// Equation(s):
// \DECODER1|clearReadKey0~combout  = ( \DECODER1|clearReadKey0~1_combout  & ( (\ROM1|memROM~27_combout  & (\DECODER1|enableLed9~0_combout  & \ROM1|memROM~85_combout )) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(gnd),
	.datac(!\DECODER1|enableLed9~0_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(gnd),
	.dataf(!\DECODER1|clearReadKey0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|clearReadKey0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|clearReadKey0 .extended_lut = "off";
defparam \DECODER1|clearReadKey0 .lut_mask = 64'h0000000000050005;
defparam \DECODER1|clearReadKey0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N47
dffeas \FlipFlop_Key0|DOUT (
	.clk(\detectorKey0|saida~combout ),
	.d(\FlipFlop_Key0|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\DECODER1|clearReadKey0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FlipFlop_Key0|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FlipFlop_Key0|DOUT .is_wysiwyg = "true";
defparam \FlipFlop_Key0|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \Data_In[0]~7 (
// Equation(s):
// \Data_In[0]~7_combout  = ( \FlipFlop_Key1|DOUT~q  & ( \FlipFlop_Key0|DOUT~q  & ( (!\ROM1|memROM~21_combout ) # ((!\ROM1|memROM~27_combout  & ((!\KEY[2]~input_o ))) # (\ROM1|memROM~27_combout  & (!\KEY[3]~input_o ))) ) ) ) # ( !\FlipFlop_Key1|DOUT~q  & ( 
// \FlipFlop_Key0|DOUT~q  & ( (!\ROM1|memROM~27_combout  & (((!\KEY[2]~input_o ) # (!\ROM1|memROM~21_combout )))) # (\ROM1|memROM~27_combout  & (!\KEY[3]~input_o  & ((\ROM1|memROM~21_combout )))) ) ) ) # ( \FlipFlop_Key1|DOUT~q  & ( !\FlipFlop_Key0|DOUT~q  & 
// ( (!\ROM1|memROM~27_combout  & (((!\KEY[2]~input_o  & \ROM1|memROM~21_combout )))) # (\ROM1|memROM~27_combout  & ((!\KEY[3]~input_o ) # ((!\ROM1|memROM~21_combout )))) ) ) ) # ( !\FlipFlop_Key1|DOUT~q  & ( !\FlipFlop_Key0|DOUT~q  & ( 
// (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~27_combout  & ((!\KEY[2]~input_o ))) # (\ROM1|memROM~27_combout  & (!\KEY[3]~input_o )))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\FlipFlop_Key1|DOUT~q ),
	.dataf(!\FlipFlop_Key0|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~7 .extended_lut = "off";
defparam \Data_In[0]~7 .lut_mask = 64'h00CA0FCAF0CAFFCA;
defparam \Data_In[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \Data_In[0]~8 (
// Equation(s):
// \Data_In[0]~8_combout  = ( \Data_In[0]~2_combout  & ( \Data_In[0]~7_combout  & ( \DECODER1|enableSWVector~1_combout  ) ) ) # ( !\Data_In[0]~2_combout  & ( \Data_In[0]~7_combout  & ( (!\ROM1|memROM~70_combout  & (\DECODER1|enableSWVector~1_combout  & 
// ((\Data_In[0]~5_combout ) # (\ROM1|memROM~15_combout )))) ) ) ) # ( \Data_In[0]~2_combout  & ( !\Data_In[0]~7_combout  & ( \DECODER1|enableSWVector~1_combout  ) ) ) # ( !\Data_In[0]~2_combout  & ( !\Data_In[0]~7_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\DECODER1|enableSWVector~1_combout  & \Data_In[0]~5_combout )) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\DECODER1|enableSWVector~1_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\Data_In[0]~5_combout ),
	.datae(!\Data_In[0]~2_combout ),
	.dataf(!\Data_In[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~8 .extended_lut = "off";
defparam \Data_In[0]~8 .lut_mask = 64'h0022333302223333;
defparam \Data_In[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout  = ( \RAM1|ram~547_combout  & ( \Data_In[0]~8_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM1|ram~547_combout  & ( \Data_In[0]~8_combout  & ( 
// (!\CPU|Dec_Instruction|Equal12~0_combout ) # (\ROM1|memROM~27_combout ) ) ) ) # ( \RAM1|ram~547_combout  & ( !\Data_In[0]~8_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((\Data_In[0]~0_combout )) # (\Data_In[0]~1_combout ))) # 
// (\CPU|Dec_Instruction|Equal12~0_combout  & (((\ROM1|memROM~27_combout )))) ) ) ) # ( !\RAM1|ram~547_combout  & ( !\Data_In[0]~8_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (\Data_In[0]~1_combout )) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// ((\ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datab(!\Data_In[0]~1_combout ),
	.datac(!\Data_In[0]~0_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM1|ram~547_combout ),
	.dataf(!\Data_In[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .lut_mask = 64'h22772A7FAAFFAAFF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N0
cyclonev_lcell_comb \CPU|ULA|Add0~34 (
// Equation(s):
// \CPU|ULA|Add0~34_cout  = CARRY(( (!\CPU|Dec_Instruction|sinais_controle~1_combout ) # ((!\CPU|Dec_Instruction|Equal12~1_combout  & \CPU|Dec_Instruction|sinais_controle[4]~6_combout )) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~34 .extended_lut = "off";
defparam \CPU|ULA|Add0~34 .lut_mask = 64'h000000000000CCFC;
defparam \CPU|ULA|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N3
cyclonev_lcell_comb \CPU|ULA|Add0~1 (
// Equation(s):
// \CPU|ULA|Add0~1_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  ) + ( \CPU|ULA|Add0~34_cout  ))
// \CPU|ULA|Add0~2  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  ) + ( \CPU|ULA|Add0~34_cout  ))

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~1_sumout ),
	.cout(\CPU|ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~1 .extended_lut = "off";
defparam \CPU|ULA|Add0~1 .lut_mask = 64'h0000FF000000C3E1;
defparam \CPU|ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N6
cyclonev_lcell_comb \CPU|ULA|Add0~5 (
// Equation(s):
// \CPU|ULA|Add0~5_sumout  = SUM(( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  ) + ( !\CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # 
// (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( \CPU|ULA|Add0~2  ))
// \CPU|ULA|Add0~6  = CARRY(( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  ) + ( !\CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # 
// (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( \CPU|ULA|Add0~2  ))

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout ),
	.datad(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~5_sumout ),
	.cout(\CPU|ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~5 .extended_lut = "off";
defparam \CPU|ULA|Add0~5 .lut_mask = 64'h00003C1E000000FF;
defparam \CPU|ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \CPU|Bloco_Reg|REG3|DOUT[1]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG3|DOUT[1]~feeder_combout  = ( \CPU|ULA|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG3|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG3|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG3|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \CPU|ULA|saida[1]~2 (
// Equation(s):
// \CPU|ULA|saida[1]~2_combout  = ( \CPU|Dec_Instruction|sinais_controle~1_combout  & ( !\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & ((\CPU|Dec_Instruction|sinais_controle~2_combout ) # 
// (\CPU|Dec_Instruction|Equal12~2_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datac(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datae(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[1]~2 .extended_lut = "off";
defparam \CPU|ULA|saida[1]~2 .lut_mask = 64'h000030F000000000;
defparam \CPU|ULA|saida[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \CPU|ULA|saida[1]~3 (
// Equation(s):
// \CPU|ULA|saida[1]~3_combout  = ( !\CPU|ULA|saida[1]~2_combout  & ( \RAM1|ram~568_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & ((!\DECODER1|enableSWVector~3_combout ) # ((\SW[1]~input_o )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (((\ROM1|memROM~21_combout )))) ) ) ) # ( !\CPU|ULA|saida[1]~2_combout  & ( !\RAM1|ram~568_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (\DECODER1|enableSWVector~3_combout  & ((\SW[1]~input_o )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (((\ROM1|memROM~21_combout )))) ) ) )

	.dataa(!\DECODER1|enableSWVector~3_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\CPU|ULA|saida[1]~2_combout ),
	.dataf(!\RAM1|ram~568_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[1]~3 .extended_lut = "off";
defparam \CPU|ULA|saida[1]~3 .lut_mask = 64'h03530000A3F30000;
defparam \CPU|ULA|saida[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N7
dffeas \CPU|Bloco_Reg|REG3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG3|DOUT[1]~feeder_combout ),
	.asdata(\CPU|ULA|saida[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[1]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout  = ( \CPU|ULA|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N41
dffeas \CPU|Bloco_Reg|REG1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[1]~feeder_combout ),
	.asdata(\CPU|ULA|saida[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[1]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[1]~feeder_combout  = ( \CPU|ULA|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N1
dffeas \CPU|Bloco_Reg|REG0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[1]~feeder_combout ),
	.asdata(\CPU|ULA|saida[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \CPU|Bloco_Reg|REG2|DOUT[1]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG2|DOUT[1]~feeder_combout  = ( \CPU|ULA|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG2|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[1]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG2|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG2|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N11
dffeas \CPU|Bloco_Reg|REG2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG2|DOUT[1]~feeder_combout ),
	.asdata(\CPU|ULA|saida[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N57
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  = ( \CPU|Bloco_Reg|REG2|DOUT [1] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG1|DOUT [1]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG3|DOUT [1])) ) ) ) # ( 
// !\CPU|Bloco_Reg|REG2|DOUT [1] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG1|DOUT [1]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG3|DOUT [1])) ) ) ) # ( \CPU|Bloco_Reg|REG2|DOUT [1] & ( !\ROM1|memROM~89_combout  
// & ( (\CPU|Bloco_Reg|REG0|DOUT [1]) # (\ROM1|memROM~6_combout ) ) ) ) # ( !\CPU|Bloco_Reg|REG2|DOUT [1] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & \CPU|Bloco_Reg|REG0|DOUT [1]) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\CPU|Bloco_Reg|REG3|DOUT [1]),
	.datac(!\CPU|Bloco_Reg|REG1|DOUT [1]),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [1]),
	.datae(!\CPU|Bloco_Reg|REG2|DOUT [1]),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N35
dffeas \RAM1|ram~400 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~400 .is_wysiwyg = "true";
defparam \RAM1|ram~400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N42
cyclonev_lcell_comb \RAM1|ram~272feeder (
// Equation(s):
// \RAM1|ram~272feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~272feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~272feeder .extended_lut = "off";
defparam \RAM1|ram~272feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~272feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N43
dffeas \RAM1|ram~272 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~272 .is_wysiwyg = "true";
defparam \RAM1|ram~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N1
dffeas \RAM1|ram~288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~288 .is_wysiwyg = "true";
defparam \RAM1|ram~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N50
dffeas \RAM1|ram~416 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~416 .is_wysiwyg = "true";
defparam \RAM1|ram~416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \RAM1|ram~553 (
// Equation(s):
// \RAM1|ram~553_combout  = ( \RAM1|ram~416_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~288_q ) # (\ROM1|memROM~85_combout ) ) ) ) # ( !\RAM1|ram~416_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & \RAM1|ram~288_q ) ) ) ) # ( 
// \RAM1|ram~416_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~272_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~400_q )) ) ) ) # ( !\RAM1|ram~416_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~272_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~400_q )) ) ) )

	.dataa(!\RAM1|ram~400_q ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~272_q ),
	.datad(!\RAM1|ram~288_q ),
	.datae(!\RAM1|ram~416_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~553 .extended_lut = "off";
defparam \RAM1|ram~553 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RAM1|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N58
dffeas \RAM1|ram~344 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~344 .is_wysiwyg = "true";
defparam \RAM1|ram~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N17
dffeas \RAM1|ram~488 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~488 .is_wysiwyg = "true";
defparam \RAM1|ram~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N55
dffeas \RAM1|ram~360 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~360 .is_wysiwyg = "true";
defparam \RAM1|ram~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \RAM1|ram~472 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~472 .is_wysiwyg = "true";
defparam \RAM1|ram~472 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \RAM1|ram~556 (
// Equation(s):
// \RAM1|ram~556_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~488_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~360_q  ) ) ) # ( \ROM1|memROM~85_combout  & ( !\ROM1|memROM~21_combout  & 
// ( \RAM1|ram~472_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~344_q  ) ) )

	.dataa(!\RAM1|ram~344_q ),
	.datab(!\RAM1|ram~488_q ),
	.datac(!\RAM1|ram~360_q ),
	.datad(!\RAM1|ram~472_q ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~556 .extended_lut = "off";
defparam \RAM1|ram~556 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM1|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N1
dffeas \RAM1|ram~352 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~352 .is_wysiwyg = "true";
defparam \RAM1|ram~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N25
dffeas \RAM1|ram~464 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~464 .is_wysiwyg = "true";
defparam \RAM1|ram~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N17
dffeas \RAM1|ram~336 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~336 .is_wysiwyg = "true";
defparam \RAM1|ram~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N14
dffeas \RAM1|ram~480 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~480 .is_wysiwyg = "true";
defparam \RAM1|ram~480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N12
cyclonev_lcell_comb \RAM1|ram~555 (
// Equation(s):
// \RAM1|ram~555_combout  = ( \RAM1|ram~480_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~352_q ) ) ) ) # ( !\RAM1|ram~480_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~352_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~480_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~336_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~464_q )) ) ) ) # ( !\RAM1|ram~480_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~336_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~464_q )) ) ) )

	.dataa(!\RAM1|ram~352_q ),
	.datab(!\RAM1|ram~464_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~336_q ),
	.datae(!\RAM1|ram~480_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~555 .extended_lut = "off";
defparam \RAM1|ram~555 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N51
cyclonev_lcell_comb \RAM1|ram~408feeder (
// Equation(s):
// \RAM1|ram~408feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~408feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~408feeder .extended_lut = "off";
defparam \RAM1|ram~408feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~408feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N52
dffeas \RAM1|ram~408 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~408 .is_wysiwyg = "true";
defparam \RAM1|ram~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N14
dffeas \RAM1|ram~280 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~280 .is_wysiwyg = "true";
defparam \RAM1|ram~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N56
dffeas \RAM1|ram~296 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~296 .is_wysiwyg = "true";
defparam \RAM1|ram~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N35
dffeas \RAM1|ram~424 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~424 .is_wysiwyg = "true";
defparam \RAM1|ram~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N33
cyclonev_lcell_comb \RAM1|ram~554 (
// Equation(s):
// \RAM1|ram~554_combout  = ( \RAM1|ram~424_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~296_q ) # (\ROM1|memROM~85_combout ) ) ) ) # ( !\RAM1|ram~424_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & \RAM1|ram~296_q ) ) ) ) # ( 
// \RAM1|ram~424_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~280_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~408_q )) ) ) ) # ( !\RAM1|ram~424_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~280_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~408_q )) ) ) )

	.dataa(!\RAM1|ram~408_q ),
	.datab(!\RAM1|ram~280_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~296_q ),
	.datae(!\RAM1|ram~424_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~554 .extended_lut = "off";
defparam \RAM1|ram~554 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \RAM1|ram~557 (
// Equation(s):
// \RAM1|ram~557_combout  = ( \RAM1|ram~555_combout  & ( \RAM1|ram~554_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~553_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM1|ram~556_combout 
// )))) ) ) ) # ( !\RAM1|ram~555_combout  & ( \RAM1|ram~554_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~553_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~80_combout  & (\ROM1|memROM~27_combout  & ((\RAM1|ram~556_combout )))) ) ) ) # ( 
// \RAM1|ram~555_combout  & ( !\RAM1|ram~554_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~27_combout  & (\RAM1|ram~553_combout ))) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM1|ram~556_combout )))) ) ) ) # ( 
// !\RAM1|ram~555_combout  & ( !\RAM1|ram~554_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~27_combout  & (\RAM1|ram~553_combout ))) # (\ROM1|memROM~80_combout  & (\ROM1|memROM~27_combout  & ((\RAM1|ram~556_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM1|ram~553_combout ),
	.datad(!\RAM1|ram~556_combout ),
	.datae(!\RAM1|ram~555_combout ),
	.dataf(!\RAM1|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~557 .extended_lut = "off";
defparam \RAM1|ram~557 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \RAM1|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N35
dffeas \RAM1|ram~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~64 .is_wysiwyg = "true";
defparam \RAM1|ram~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \RAM1|ram~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~48 .is_wysiwyg = "true";
defparam \RAM1|ram~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N28
dffeas \RAM1|ram~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~56 .is_wysiwyg = "true";
defparam \RAM1|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \RAM1|ram~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~72 .is_wysiwyg = "true";
defparam \RAM1|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \RAM1|ram~558 (
// Equation(s):
// \RAM1|ram~558_combout  = ( \RAM1|ram~72_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM1|ram~64_q ) ) ) ) # ( !\RAM1|ram~72_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~64_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( \RAM1|ram~72_q  
// & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM1|ram~48_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~56_q ))) ) ) ) # ( !\RAM1|ram~72_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM1|ram~48_q )) # 
// (\ROM1|memROM~27_combout  & ((\RAM1|ram~56_q ))) ) ) )

	.dataa(!\RAM1|ram~64_q ),
	.datab(!\RAM1|ram~48_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM1|ram~56_q ),
	.datae(!\RAM1|ram~72_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~558 .extended_lut = "off";
defparam \RAM1|ram~558 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N34
dffeas \RAM1|ram~240 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~240 .is_wysiwyg = "true";
defparam \RAM1|ram~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \RAM1|ram~256feeder (
// Equation(s):
// \RAM1|ram~256feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~256feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~256feeder .extended_lut = "off";
defparam \RAM1|ram~256feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~256feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N13
dffeas \RAM1|ram~256 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~256 .is_wysiwyg = "true";
defparam \RAM1|ram~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N29
dffeas \RAM1|ram~248 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~248 .is_wysiwyg = "true";
defparam \RAM1|ram~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \RAM1|ram~264 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~264 .is_wysiwyg = "true";
defparam \RAM1|ram~264 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \RAM1|ram~561 (
// Equation(s):
// \RAM1|ram~561_combout  = ( \RAM1|ram~264_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~248_q ) ) ) ) # ( !\RAM1|ram~264_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~248_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~264_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~240_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~256_q ))) ) ) ) # ( !\RAM1|ram~264_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~240_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~256_q ))) ) ) )

	.dataa(!\RAM1|ram~240_q ),
	.datab(!\RAM1|ram~256_q ),
	.datac(!\RAM1|ram~248_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~264_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~561 .extended_lut = "off";
defparam \RAM1|ram~561 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \RAM1|ram~112feeder (
// Equation(s):
// \RAM1|ram~112feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~112feeder .extended_lut = "off";
defparam \RAM1|ram~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N31
dffeas \RAM1|ram~112 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~112 .is_wysiwyg = "true";
defparam \RAM1|ram~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N1
dffeas \RAM1|ram~136 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~136 .is_wysiwyg = "true";
defparam \RAM1|ram~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N28
dffeas \RAM1|ram~128 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~128 .is_wysiwyg = "true";
defparam \RAM1|ram~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N29
dffeas \RAM1|ram~120 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~120 .is_wysiwyg = "true";
defparam \RAM1|ram~120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \RAM1|ram~560 (
// Equation(s):
// \RAM1|ram~560_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~136_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~120_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM1|ram~128_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM1|ram~112_q  ) ) )

	.dataa(!\RAM1|ram~112_q ),
	.datab(!\RAM1|ram~136_q ),
	.datac(!\RAM1|ram~128_q ),
	.datad(!\RAM1|ram~120_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~560 .extended_lut = "off";
defparam \RAM1|ram~560 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM1|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \RAM1|ram~192 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~192 .is_wysiwyg = "true";
defparam \RAM1|ram~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N52
dffeas \RAM1|ram~184 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~184 .is_wysiwyg = "true";
defparam \RAM1|ram~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \RAM1|ram~176feeder (
// Equation(s):
// \RAM1|ram~176feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~176feeder .extended_lut = "off";
defparam \RAM1|ram~176feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~176feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N58
dffeas \RAM1|ram~176 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~176 .is_wysiwyg = "true";
defparam \RAM1|ram~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \RAM1|ram~200 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~200 .is_wysiwyg = "true";
defparam \RAM1|ram~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \RAM1|ram~559 (
// Equation(s):
// \RAM1|ram~559_combout  = ( \RAM1|ram~200_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~184_q ) ) ) ) # ( !\RAM1|ram~200_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~184_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~200_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~176_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~192_q )) ) ) ) # ( !\RAM1|ram~200_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~176_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~192_q )) ) ) )

	.dataa(!\RAM1|ram~192_q ),
	.datab(!\RAM1|ram~184_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~176_q ),
	.datae(!\RAM1|ram~200_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~559 .extended_lut = "off";
defparam \RAM1|ram~559 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \RAM1|ram~562 (
// Equation(s):
// \RAM1|ram~562_combout  = ( \RAM1|ram~560_combout  & ( \RAM1|ram~559_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~558_combout )) # (\ROM1|memROM~85_combout ))) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout ) # ((\RAM1|ram~561_combout 
// )))) ) ) ) # ( !\RAM1|ram~560_combout  & ( \RAM1|ram~559_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~558_combout )) # (\ROM1|memROM~85_combout ))) # (\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout  & ((\RAM1|ram~561_combout )))) ) ) ) # ( 
// \RAM1|ram~560_combout  & ( !\RAM1|ram~559_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & (\RAM1|ram~558_combout ))) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout ) # ((\RAM1|ram~561_combout )))) ) ) ) # ( 
// !\RAM1|ram~560_combout  & ( !\RAM1|ram~559_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & (\RAM1|ram~558_combout ))) # (\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout  & ((\RAM1|ram~561_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~558_combout ),
	.datad(!\RAM1|ram~561_combout ),
	.datae(!\RAM1|ram~560_combout ),
	.dataf(!\RAM1|ram~559_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~562 .extended_lut = "off";
defparam \RAM1|ram~562 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \RAM1|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N34
dffeas \RAM1|ram~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~16 .is_wysiwyg = "true";
defparam \RAM1|ram~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N59
dffeas \RAM1|ram~96 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~96 .is_wysiwyg = "true";
defparam \RAM1|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \RAM1|ram~80feeder (
// Equation(s):
// \RAM1|ram~80feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~80feeder .extended_lut = "off";
defparam \RAM1|ram~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N37
dffeas \RAM1|ram~80 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~80 .is_wysiwyg = "true";
defparam \RAM1|ram~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N2
dffeas \RAM1|ram~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~32 .is_wysiwyg = "true";
defparam \RAM1|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \RAM1|ram~548 (
// Equation(s):
// \RAM1|ram~548_combout  = ( \RAM1|ram~32_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout ) # (\RAM1|ram~96_q ) ) ) ) # ( !\RAM1|ram~32_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~96_q  & \ROM1|memROM~80_combout ) ) ) ) # ( \RAM1|ram~32_q  
// & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~16_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~80_q ))) ) ) ) # ( !\RAM1|ram~32_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~16_q )) # 
// (\ROM1|memROM~80_combout  & ((\RAM1|ram~80_q ))) ) ) )

	.dataa(!\RAM1|ram~16_q ),
	.datab(!\RAM1|ram~96_q ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\RAM1|ram~80_q ),
	.datae(!\RAM1|ram~32_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~548 .extended_lut = "off";
defparam \RAM1|ram~548 .lut_mask = 64'h505F505F0303F3F3;
defparam \RAM1|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N40
dffeas \RAM1|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~24 .is_wysiwyg = "true";
defparam \RAM1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N46
dffeas \RAM1|ram~88 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~88 .is_wysiwyg = "true";
defparam \RAM1|ram~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N34
dffeas \RAM1|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~40 .is_wysiwyg = "true";
defparam \RAM1|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N5
dffeas \RAM1|ram~104 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~104 .is_wysiwyg = "true";
defparam \RAM1|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N3
cyclonev_lcell_comb \RAM1|ram~549 (
// Equation(s):
// \RAM1|ram~549_combout  = ( \RAM1|ram~104_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~80_combout ) # (\RAM1|ram~40_q ) ) ) ) # ( !\RAM1|ram~104_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~40_q  & !\ROM1|memROM~80_combout ) ) ) ) # ( 
// \RAM1|ram~104_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~24_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~88_q ))) ) ) ) # ( !\RAM1|ram~104_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & 
// (\RAM1|ram~24_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~88_q ))) ) ) )

	.dataa(!\RAM1|ram~24_q ),
	.datab(!\RAM1|ram~88_q ),
	.datac(!\RAM1|ram~40_q ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\RAM1|ram~104_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~549 .extended_lut = "off";
defparam \RAM1|ram~549 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N34
dffeas \RAM1|ram~216 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~216 .is_wysiwyg = "true";
defparam \RAM1|ram~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N43
dffeas \RAM1|ram~168 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~168 .is_wysiwyg = "true";
defparam \RAM1|ram~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N30
cyclonev_lcell_comb \RAM1|ram~152feeder (
// Equation(s):
// \RAM1|ram~152feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~152feeder .extended_lut = "off";
defparam \RAM1|ram~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~152feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N31
dffeas \RAM1|ram~152 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~152 .is_wysiwyg = "true";
defparam \RAM1|ram~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N53
dffeas \RAM1|ram~232 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~232 .is_wysiwyg = "true";
defparam \RAM1|ram~232 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N51
cyclonev_lcell_comb \RAM1|ram~551 (
// Equation(s):
// \RAM1|ram~551_combout  = ( \RAM1|ram~232_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~216_q ) ) ) ) # ( !\RAM1|ram~232_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~216_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~232_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~152_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~168_q )) ) ) ) # ( !\RAM1|ram~232_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~152_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~168_q )) ) ) )

	.dataa(!\RAM1|ram~216_q ),
	.datab(!\RAM1|ram~168_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~152_q ),
	.datae(!\RAM1|ram~232_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~551 .extended_lut = "off";
defparam \RAM1|ram~551 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N46
dffeas \RAM1|ram~208 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~208 .is_wysiwyg = "true";
defparam \RAM1|ram~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \RAM1|ram~144feeder (
// Equation(s):
// \RAM1|ram~144feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~144feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~144feeder .extended_lut = "off";
defparam \RAM1|ram~144feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~144feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N16
dffeas \RAM1|ram~144 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~144 .is_wysiwyg = "true";
defparam \RAM1|ram~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \RAM1|ram~160feeder (
// Equation(s):
// \RAM1|ram~160feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~160feeder .extended_lut = "off";
defparam \RAM1|ram~160feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~160feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N38
dffeas \RAM1|ram~160 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~160 .is_wysiwyg = "true";
defparam \RAM1|ram~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N14
dffeas \RAM1|ram~224 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~224 .is_wysiwyg = "true";
defparam \RAM1|ram~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \RAM1|ram~550 (
// Equation(s):
// \RAM1|ram~550_combout  = ( \RAM1|ram~224_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~208_q ) ) ) ) # ( !\RAM1|ram~224_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~208_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~224_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~144_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~160_q ))) ) ) ) # ( !\RAM1|ram~224_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~144_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~160_q ))) ) ) )

	.dataa(!\RAM1|ram~208_q ),
	.datab(!\RAM1|ram~144_q ),
	.datac(!\RAM1|ram~160_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~224_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~550 .extended_lut = "off";
defparam \RAM1|ram~550 .lut_mask = 64'h330F330F550055FF;
defparam \RAM1|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \RAM1|ram~552 (
// Equation(s):
// \RAM1|ram~552_combout  = ( \RAM1|ram~551_combout  & ( \RAM1|ram~550_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM1|ram~548_combout )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~549_combout )))) # (\ROM1|memROM~85_combout ) ) ) ) # ( 
// !\RAM1|ram~551_combout  & ( \RAM1|ram~550_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~27_combout  & (\RAM1|ram~548_combout )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~549_combout ))))) # (\ROM1|memROM~85_combout  & 
// (((!\ROM1|memROM~27_combout )))) ) ) ) # ( \RAM1|ram~551_combout  & ( !\RAM1|ram~550_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~27_combout  & (\RAM1|ram~548_combout )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~549_combout ))))) # 
// (\ROM1|memROM~85_combout  & (((\ROM1|memROM~27_combout )))) ) ) ) # ( !\RAM1|ram~551_combout  & ( !\RAM1|ram~550_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~27_combout  & (\RAM1|ram~548_combout )) # (\ROM1|memROM~27_combout  & 
// ((\RAM1|ram~549_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\RAM1|ram~548_combout ),
	.datac(!\RAM1|ram~549_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM1|ram~551_combout ),
	.dataf(!\RAM1|ram~550_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~552 .extended_lut = "off";
defparam \RAM1|ram~552 .lut_mask = 64'h220A225F770A775F;
defparam \RAM1|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N31
dffeas \RAM1|ram~376 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~376 .is_wysiwyg = "true";
defparam \RAM1|ram~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N28
dffeas \RAM1|ram~328 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~328 .is_wysiwyg = "true";
defparam \RAM1|ram~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N52
dffeas \RAM1|ram~312 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~312 .is_wysiwyg = "true";
defparam \RAM1|ram~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N56
dffeas \RAM1|ram~392 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~392 .is_wysiwyg = "true";
defparam \RAM1|ram~392 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \RAM1|ram~564 (
// Equation(s):
// \RAM1|ram~564_combout  = ( \RAM1|ram~392_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~376_q ) ) ) ) # ( !\RAM1|ram~392_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~376_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~392_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~312_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~328_q )) ) ) ) # ( !\RAM1|ram~392_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~312_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~328_q )) ) ) )

	.dataa(!\RAM1|ram~376_q ),
	.datab(!\RAM1|ram~328_q ),
	.datac(!\RAM1|ram~312_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~392_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~564 .extended_lut = "off";
defparam \RAM1|ram~564 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N13
dffeas \RAM1|ram~368 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~368 .is_wysiwyg = "true";
defparam \RAM1|ram~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N10
dffeas \RAM1|ram~320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~320 .is_wysiwyg = "true";
defparam \RAM1|ram~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N11
dffeas \RAM1|ram~304 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~304 .is_wysiwyg = "true";
defparam \RAM1|ram~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N1
dffeas \RAM1|ram~384 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~384 .is_wysiwyg = "true";
defparam \RAM1|ram~384 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N27
cyclonev_lcell_comb \RAM1|ram~563 (
// Equation(s):
// \RAM1|ram~563_combout  = ( \ROM1|memROM~80_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~384_q  ) ) ) # ( !\ROM1|memROM~80_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~320_q  ) ) ) # ( \ROM1|memROM~80_combout  & ( !\ROM1|memROM~21_combout  & 
// ( \RAM1|ram~368_q  ) ) ) # ( !\ROM1|memROM~80_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~304_q  ) ) )

	.dataa(!\RAM1|ram~368_q ),
	.datab(!\RAM1|ram~320_q ),
	.datac(!\RAM1|ram~304_q ),
	.datad(!\RAM1|ram~384_q ),
	.datae(!\ROM1|memROM~80_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~563 .extended_lut = "off";
defparam \RAM1|ram~563 .lut_mask = 64'h0F0F5555333300FF;
defparam \RAM1|ram~563 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N58
dffeas \RAM1|ram~448 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~448 .is_wysiwyg = "true";
defparam \RAM1|ram~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N34
dffeas \RAM1|ram~432 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~432 .is_wysiwyg = "true";
defparam \RAM1|ram~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N16
dffeas \RAM1|ram~496 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~496 .is_wysiwyg = "true";
defparam \RAM1|ram~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N38
dffeas \RAM1|ram~512 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~512 .is_wysiwyg = "true";
defparam \RAM1|ram~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N36
cyclonev_lcell_comb \RAM1|ram~565 (
// Equation(s):
// \RAM1|ram~565_combout  = ( \RAM1|ram~512_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~80_combout ) # (\RAM1|ram~448_q ) ) ) ) # ( !\RAM1|ram~512_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~448_q  & !\ROM1|memROM~80_combout ) ) ) ) # ( 
// \RAM1|ram~512_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~432_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~496_q ))) ) ) ) # ( !\RAM1|ram~512_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & 
// (\RAM1|ram~432_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~496_q ))) ) ) )

	.dataa(!\RAM1|ram~448_q ),
	.datab(!\RAM1|ram~432_q ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\RAM1|ram~496_q ),
	.datae(!\RAM1|ram~512_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~565 .extended_lut = "off";
defparam \RAM1|ram~565 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N27
cyclonev_lcell_comb \RAM1|ram~440feeder (
// Equation(s):
// \RAM1|ram~440feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~440feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~440feeder .extended_lut = "off";
defparam \RAM1|ram~440feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~440feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N29
dffeas \RAM1|ram~440 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~440 .is_wysiwyg = "true";
defparam \RAM1|ram~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N40
dffeas \RAM1|ram~520 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~520 .is_wysiwyg = "true";
defparam \RAM1|ram~520 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N41
dffeas \RAM1|ram~456 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~456 .is_wysiwyg = "true";
defparam \RAM1|ram~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \RAM1|ram~504 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~504 .is_wysiwyg = "true";
defparam \RAM1|ram~504 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \RAM1|ram~566 (
// Equation(s):
// \RAM1|ram~566_combout  = ( \RAM1|ram~504_q  & ( \ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~520_q ) ) ) ) # ( !\RAM1|ram~504_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~520_q  & \ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~504_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~440_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~456_q ))) ) ) ) # ( !\RAM1|ram~504_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~440_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~456_q ))) ) ) )

	.dataa(!\RAM1|ram~440_q ),
	.datab(!\RAM1|ram~520_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~456_q ),
	.datae(!\RAM1|ram~504_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~566 .extended_lut = "off";
defparam \RAM1|ram~566 .lut_mask = 64'h505F505F0303F3F3;
defparam \RAM1|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \RAM1|ram~567 (
// Equation(s):
// \RAM1|ram~567_combout  = ( \RAM1|ram~565_combout  & ( \RAM1|ram~566_combout  & ( ((!\ROM1|memROM~27_combout  & ((\RAM1|ram~563_combout ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~564_combout ))) # (\ROM1|memROM~85_combout ) ) ) ) # ( 
// !\RAM1|ram~565_combout  & ( \RAM1|ram~566_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~27_combout  & ((\RAM1|ram~563_combout ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~564_combout )))) # (\ROM1|memROM~85_combout  & (\ROM1|memROM~27_combout 
// )) ) ) ) # ( \RAM1|ram~565_combout  & ( !\RAM1|ram~566_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~27_combout  & ((\RAM1|ram~563_combout ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~564_combout )))) # (\ROM1|memROM~85_combout  & 
// (!\ROM1|memROM~27_combout )) ) ) ) # ( !\RAM1|ram~565_combout  & ( !\RAM1|ram~566_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~27_combout  & ((\RAM1|ram~563_combout ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~564_combout )))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM1|ram~564_combout ),
	.datad(!\RAM1|ram~563_combout ),
	.datae(!\RAM1|ram~565_combout ),
	.dataf(!\RAM1|ram~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~567 .extended_lut = "off";
defparam \RAM1|ram~567 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM1|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \RAM1|ram~568 (
// Equation(s):
// \RAM1|ram~568_combout  = ( \RAM1|ram~552_combout  & ( \RAM1|ram~567_combout  & ( (!\ROM1|memROM~70_combout  & ((!\ROM1|memROM~15_combout ) # ((\RAM1|ram~557_combout )))) # (\ROM1|memROM~70_combout  & (((\RAM1|ram~562_combout )) # (\ROM1|memROM~15_combout 
// ))) ) ) ) # ( !\RAM1|ram~552_combout  & ( \RAM1|ram~567_combout  & ( (!\ROM1|memROM~70_combout  & (\ROM1|memROM~15_combout  & (\RAM1|ram~557_combout ))) # (\ROM1|memROM~70_combout  & (((\RAM1|ram~562_combout )) # (\ROM1|memROM~15_combout ))) ) ) ) # ( 
// \RAM1|ram~552_combout  & ( !\RAM1|ram~567_combout  & ( (!\ROM1|memROM~70_combout  & ((!\ROM1|memROM~15_combout ) # ((\RAM1|ram~557_combout )))) # (\ROM1|memROM~70_combout  & (!\ROM1|memROM~15_combout  & ((\RAM1|ram~562_combout )))) ) ) ) # ( 
// !\RAM1|ram~552_combout  & ( !\RAM1|ram~567_combout  & ( (!\ROM1|memROM~70_combout  & (\ROM1|memROM~15_combout  & (\RAM1|ram~557_combout ))) # (\ROM1|memROM~70_combout  & (!\ROM1|memROM~15_combout  & ((\RAM1|ram~562_combout )))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM1|ram~557_combout ),
	.datad(!\RAM1|ram~562_combout ),
	.datae(!\RAM1|ram~552_combout ),
	.dataf(!\RAM1|ram~567_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~568 .extended_lut = "off";
defparam \RAM1|ram~568 .lut_mask = 64'h02468ACE13579BDF;
defparam \RAM1|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N48
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout  = ( \CPU|Dec_Instruction|Equal12~0_combout  & ( \RAM1|ram~568_combout  & ( \ROM1|memROM~21_combout  ) ) ) # ( !\CPU|Dec_Instruction|Equal12~0_combout  & ( \RAM1|ram~568_combout  & ( 
// (!\DECODER1|enableSWVector~3_combout ) # (\SW[1]~input_o ) ) ) ) # ( \CPU|Dec_Instruction|Equal12~0_combout  & ( !\RAM1|ram~568_combout  & ( \ROM1|memROM~21_combout  ) ) ) # ( !\CPU|Dec_Instruction|Equal12~0_combout  & ( !\RAM1|ram~568_combout  & ( 
// (\SW[1]~input_o  & \DECODER1|enableSWVector~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\DECODER1|enableSWVector~3_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.dataf(!\RAM1|ram~568_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1 .lut_mask = 64'h030300FFF3F300FF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N9
cyclonev_lcell_comb \CPU|ULA|Add0~9 (
// Equation(s):
// \CPU|ULA|Add0~9_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  ) + ( \CPU|ULA|Add0~6  ))
// \CPU|ULA|Add0~10  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  ) + ( \CPU|ULA|Add0~6  ))

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~9_sumout ),
	.cout(\CPU|ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~9 .extended_lut = "off";
defparam \CPU|ULA|Add0~9 .lut_mask = 64'h0000FF000000C3E1;
defparam \CPU|ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[2]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[2]~feeder_combout  = ( \CPU|ULA|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \CPU|ULA|saida[2]~4 (
// Equation(s):
// \CPU|ULA|saida[2]~4_combout  = ( \CPU|Dec_Instruction|sinais_controle~1_combout  & ( !\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & ((\CPU|Dec_Instruction|sinais_controle~2_combout ) # 
// (\CPU|Dec_Instruction|Equal12~2_combout ))) ) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datab(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datad(gnd),
	.datae(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[2]~4 .extended_lut = "off";
defparam \CPU|ULA|saida[2]~4 .lut_mask = 64'h00004C4C00000000;
defparam \CPU|ULA|saida[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \CPU|ULA|saida[2]~5 (
// Equation(s):
// \CPU|ULA|saida[2]~5_combout  = ( \CPU|Dec_Instruction|Equal12~0_combout  & ( !\CPU|ULA|saida[2]~4_combout  & ( \ROM1|memROM~70_combout  ) ) ) # ( !\CPU|Dec_Instruction|Equal12~0_combout  & ( !\CPU|ULA|saida[2]~4_combout  & ( 
// (!\DECODER1|enableSWVector~3_combout  & ((\RAM1|ram~589_combout ))) # (\DECODER1|enableSWVector~3_combout  & (\SW[2]~input_o )) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\DECODER1|enableSWVector~3_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\RAM1|ram~589_combout ),
	.datae(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.dataf(!\CPU|ULA|saida[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[2]~5 .extended_lut = "off";
defparam \CPU|ULA|saida[2]~5 .lut_mask = 64'h03CF555500000000;
defparam \CPU|ULA|saida[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \CPU|Bloco_Reg|REG1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA|saida[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \CPU|Bloco_Reg|REG3|DOUT[2]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG3|DOUT[2]~feeder_combout  = ( \CPU|ULA|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG3|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG3|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG3|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N10
dffeas \CPU|Bloco_Reg|REG3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG3|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA|saida[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[2]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout  = ( \CPU|ULA|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N4
dffeas \CPU|Bloco_Reg|REG0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA|saida[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \CPU|Bloco_Reg|REG2|DOUT[2]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG2|DOUT[2]~feeder_combout  = ( \CPU|ULA|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG2|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[2]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG2|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG2|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N1
dffeas \CPU|Bloco_Reg|REG2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG2|DOUT[2]~feeder_combout ),
	.asdata(\CPU|ULA|saida[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  = ( \CPU|Bloco_Reg|REG2|DOUT [2] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG1|DOUT [2])) # (\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG3|DOUT [2]))) ) ) ) # ( 
// !\CPU|Bloco_Reg|REG2|DOUT [2] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG1|DOUT [2])) # (\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG3|DOUT [2]))) ) ) ) # ( \CPU|Bloco_Reg|REG2|DOUT [2] & ( !\ROM1|memROM~89_combout  
// & ( (\CPU|Bloco_Reg|REG0|DOUT [2]) # (\ROM1|memROM~6_combout ) ) ) ) # ( !\CPU|Bloco_Reg|REG2|DOUT [2] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & \CPU|Bloco_Reg|REG0|DOUT [2]) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG1|DOUT [2]),
	.datab(!\CPU|Bloco_Reg|REG3|DOUT [2]),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [2]),
	.datae(!\CPU|Bloco_Reg|REG2|DOUT [2]),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2 .lut_mask = 64'h00F00FFF53535353;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \RAM1|ram~41feeder (
// Equation(s):
// \RAM1|ram~41feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~41feeder .extended_lut = "off";
defparam \RAM1|ram~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N20
dffeas \RAM1|ram~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~41 .is_wysiwyg = "true";
defparam \RAM1|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N37
dffeas \RAM1|ram~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~73 .is_wysiwyg = "true";
defparam \RAM1|ram~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N7
dffeas \RAM1|ram~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~57 .is_wysiwyg = "true";
defparam \RAM1|ram~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N1
dffeas \RAM1|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~25 .is_wysiwyg = "true";
defparam \RAM1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \RAM1|ram~579 (
// Equation(s):
// \RAM1|ram~579_combout  = ( \RAM1|ram~25_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~41_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~73_q ))) ) ) ) # ( !\RAM1|ram~25_q  & ( \ROM1|memROM~21_combout  & ( 
// (!\ROM1|memROM~70_combout  & (\RAM1|ram~41_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~73_q ))) ) ) ) # ( \RAM1|ram~25_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout ) # (\RAM1|ram~57_q ) ) ) ) # ( !\RAM1|ram~25_q  & ( 
// !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout  & \RAM1|ram~57_q ) ) ) )

	.dataa(!\RAM1|ram~41_q ),
	.datab(!\RAM1|ram~73_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~57_q ),
	.datae(!\RAM1|ram~25_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~579 .extended_lut = "off";
defparam \RAM1|ram~579 .lut_mask = 64'h000FF0FF53535353;
defparam \RAM1|ram~579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N38
dffeas \RAM1|ram~217 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~217 .is_wysiwyg = "true";
defparam \RAM1|ram~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N22
dffeas \RAM1|ram~233 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~233 .is_wysiwyg = "true";
defparam \RAM1|ram~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N11
dffeas \RAM1|ram~249 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~249 .is_wysiwyg = "true";
defparam \RAM1|ram~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N20
dffeas \RAM1|ram~265 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~265 .is_wysiwyg = "true";
defparam \RAM1|ram~265 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \RAM1|ram~582 (
// Equation(s):
// \RAM1|ram~582_combout  = ( \RAM1|ram~265_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~233_q ) ) ) ) # ( !\RAM1|ram~265_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~233_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~265_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~217_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~249_q ))) ) ) ) # ( !\RAM1|ram~265_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~217_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~249_q ))) ) ) )

	.dataa(!\RAM1|ram~217_q ),
	.datab(!\RAM1|ram~233_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~249_q ),
	.datae(!\RAM1|ram~265_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~582 .extended_lut = "off";
defparam \RAM1|ram~582 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N50
dffeas \RAM1|ram~185 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~185 .is_wysiwyg = "true";
defparam \RAM1|ram~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N8
dffeas \RAM1|ram~169 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~169 .is_wysiwyg = "true";
defparam \RAM1|ram~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N7
dffeas \RAM1|ram~153 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~153 .is_wysiwyg = "true";
defparam \RAM1|ram~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \RAM1|ram~201 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~201 .is_wysiwyg = "true";
defparam \RAM1|ram~201 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \RAM1|ram~580 (
// Equation(s):
// \RAM1|ram~580_combout  = ( \RAM1|ram~201_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~169_q ) ) ) ) # ( !\RAM1|ram~201_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~169_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~201_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~153_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~185_q )) ) ) ) # ( !\RAM1|ram~201_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~153_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~185_q )) ) ) )

	.dataa(!\RAM1|ram~185_q ),
	.datab(!\RAM1|ram~169_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~153_q ),
	.datae(!\RAM1|ram~201_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~580 .extended_lut = "off";
defparam \RAM1|ram~580 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N1
dffeas \RAM1|ram~105 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~105 .is_wysiwyg = "true";
defparam \RAM1|ram~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N32
dffeas \RAM1|ram~89 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~89 .is_wysiwyg = "true";
defparam \RAM1|ram~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N26
dffeas \RAM1|ram~121 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~121 .is_wysiwyg = "true";
defparam \RAM1|ram~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N56
dffeas \RAM1|ram~137 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~137 .is_wysiwyg = "true";
defparam \RAM1|ram~137 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \RAM1|ram~581 (
// Equation(s):
// \RAM1|ram~581_combout  = ( \RAM1|ram~137_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~105_q ) ) ) ) # ( !\RAM1|ram~137_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~105_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~137_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~89_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~121_q ))) ) ) ) # ( !\RAM1|ram~137_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~89_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~121_q ))) ) ) )

	.dataa(!\RAM1|ram~105_q ),
	.datab(!\RAM1|ram~89_q ),
	.datac(!\RAM1|ram~121_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~137_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~581 .extended_lut = "off";
defparam \RAM1|ram~581 .lut_mask = 64'h330F330F550055FF;
defparam \RAM1|ram~581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \RAM1|ram~583 (
// Equation(s):
// \RAM1|ram~583_combout  = ( \RAM1|ram~580_combout  & ( \RAM1|ram~581_combout  & ( (!\ROM1|memROM~85_combout  & (((\ROM1|memROM~80_combout )) # (\RAM1|ram~579_combout ))) # (\ROM1|memROM~85_combout  & (((!\ROM1|memROM~80_combout ) # (\RAM1|ram~582_combout 
// )))) ) ) ) # ( !\RAM1|ram~580_combout  & ( \RAM1|ram~581_combout  & ( (!\ROM1|memROM~85_combout  & (((\ROM1|memROM~80_combout )) # (\RAM1|ram~579_combout ))) # (\ROM1|memROM~85_combout  & (((\ROM1|memROM~80_combout  & \RAM1|ram~582_combout )))) ) ) ) # ( 
// \RAM1|ram~580_combout  & ( !\RAM1|ram~581_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~579_combout  & (!\ROM1|memROM~80_combout ))) # (\ROM1|memROM~85_combout  & (((!\ROM1|memROM~80_combout ) # (\RAM1|ram~582_combout )))) ) ) ) # ( 
// !\RAM1|ram~580_combout  & ( !\RAM1|ram~581_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~579_combout  & (!\ROM1|memROM~80_combout ))) # (\ROM1|memROM~85_combout  & (((\ROM1|memROM~80_combout  & \RAM1|ram~582_combout )))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\RAM1|ram~579_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\RAM1|ram~582_combout ),
	.datae(!\RAM1|ram~580_combout ),
	.dataf(!\RAM1|ram~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~583 .extended_lut = "off";
defparam \RAM1|ram~583 .lut_mask = 64'h202570752A2F7A7F;
defparam \RAM1|ram~583 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N34
dffeas \RAM1|ram~441 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~441 .is_wysiwyg = "true";
defparam \RAM1|ram~441 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \RAM1|ram~409feeder (
// Equation(s):
// \RAM1|ram~409feeder_combout  = \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~409feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~409feeder .extended_lut = "off";
defparam \RAM1|ram~409feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM1|ram~409feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N41
dffeas \RAM1|ram~409 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~409 .is_wysiwyg = "true";
defparam \RAM1|ram~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N22
dffeas \RAM1|ram~473 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~473 .is_wysiwyg = "true";
defparam \RAM1|ram~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \RAM1|ram~505 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~505 .is_wysiwyg = "true";
defparam \RAM1|ram~505 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \RAM1|ram~585 (
// Equation(s):
// \RAM1|ram~585_combout  = ( \ROM1|memROM~70_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~505_q  ) ) ) # ( !\ROM1|memROM~70_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~473_q  ) ) ) # ( \ROM1|memROM~70_combout  & ( !\ROM1|memROM~80_combout  & 
// ( \RAM1|ram~441_q  ) ) ) # ( !\ROM1|memROM~70_combout  & ( !\ROM1|memROM~80_combout  & ( \RAM1|ram~409_q  ) ) )

	.dataa(!\RAM1|ram~441_q ),
	.datab(!\RAM1|ram~409_q ),
	.datac(!\RAM1|ram~473_q ),
	.datad(!\RAM1|ram~505_q ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~585 .extended_lut = "off";
defparam \RAM1|ram~585 .lut_mask = 64'h333355550F0F00FF;
defparam \RAM1|ram~585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N7
dffeas \RAM1|ram~521 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~521 .is_wysiwyg = "true";
defparam \RAM1|ram~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N46
dffeas \RAM1|ram~457 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~457 .is_wysiwyg = "true";
defparam \RAM1|ram~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N52
dffeas \RAM1|ram~425 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~425 .is_wysiwyg = "true";
defparam \RAM1|ram~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \RAM1|ram~489 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~489 .is_wysiwyg = "true";
defparam \RAM1|ram~489 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \RAM1|ram~587 (
// Equation(s):
// \RAM1|ram~587_combout  = ( \RAM1|ram~489_q  & ( \ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout ) # (\RAM1|ram~521_q ) ) ) ) # ( !\RAM1|ram~489_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~521_q  & \ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~489_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~425_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~457_q )) ) ) ) # ( !\RAM1|ram~489_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~425_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~457_q )) ) ) )

	.dataa(!\RAM1|ram~521_q ),
	.datab(!\RAM1|ram~457_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~425_q ),
	.datae(!\RAM1|ram~489_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~587 .extended_lut = "off";
defparam \RAM1|ram~587 .lut_mask = 64'h03F303F30505F5F5;
defparam \RAM1|ram~587 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N3
cyclonev_lcell_comb \RAM1|ram~281feeder (
// Equation(s):
// \RAM1|ram~281feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~281feeder .extended_lut = "off";
defparam \RAM1|ram~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N4
dffeas \RAM1|ram~281 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~281 .is_wysiwyg = "true";
defparam \RAM1|ram~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N59
dffeas \RAM1|ram~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~313 .is_wysiwyg = "true";
defparam \RAM1|ram~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N49
dffeas \RAM1|ram~345 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~345 .is_wysiwyg = "true";
defparam \RAM1|ram~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N20
dffeas \RAM1|ram~377 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~377 .is_wysiwyg = "true";
defparam \RAM1|ram~377 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \RAM1|ram~584 (
// Equation(s):
// \RAM1|ram~584_combout  = ( \RAM1|ram~377_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~345_q ) ) ) ) # ( !\RAM1|ram~377_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~345_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~377_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~281_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~313_q ))) ) ) ) # ( !\RAM1|ram~377_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~281_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~313_q ))) ) ) )

	.dataa(!\RAM1|ram~281_q ),
	.datab(!\RAM1|ram~313_q ),
	.datac(!\RAM1|ram~345_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~377_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~584 .extended_lut = "off";
defparam \RAM1|ram~584 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N58
dffeas \RAM1|ram~361 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~361 .is_wysiwyg = "true";
defparam \RAM1|ram~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \RAM1|ram~329 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~329 .is_wysiwyg = "true";
defparam \RAM1|ram~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N7
dffeas \RAM1|ram~297 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~297 .is_wysiwyg = "true";
defparam \RAM1|ram~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N38
dffeas \RAM1|ram~393 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~393 .is_wysiwyg = "true";
defparam \RAM1|ram~393 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \RAM1|ram~586 (
// Equation(s):
// \RAM1|ram~586_combout  = ( \RAM1|ram~393_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~361_q ) ) ) ) # ( !\RAM1|ram~393_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~361_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~393_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~297_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~329_q )) ) ) ) # ( !\RAM1|ram~393_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~297_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~329_q )) ) ) )

	.dataa(!\RAM1|ram~361_q ),
	.datab(!\RAM1|ram~329_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~297_q ),
	.datae(!\RAM1|ram~393_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~586 .extended_lut = "off";
defparam \RAM1|ram~586 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \RAM1|ram~588 (
// Equation(s):
// \RAM1|ram~588_combout  = ( \RAM1|ram~584_combout  & ( \RAM1|ram~586_combout  & ( (!\ROM1|memROM~85_combout ) # ((!\ROM1|memROM~21_combout  & (\RAM1|ram~585_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~587_combout )))) ) ) ) # ( 
// !\RAM1|ram~584_combout  & ( \RAM1|ram~586_combout  & ( (!\ROM1|memROM~85_combout  & (((\ROM1|memROM~21_combout )))) # (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~585_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~587_combout 
// ))))) ) ) ) # ( \RAM1|ram~584_combout  & ( !\RAM1|ram~586_combout  & ( (!\ROM1|memROM~85_combout  & (((!\ROM1|memROM~21_combout )))) # (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~585_combout )) # (\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~587_combout ))))) ) ) ) # ( !\RAM1|ram~584_combout  & ( !\RAM1|ram~586_combout  & ( (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~585_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~587_combout ))))) ) ) )

	.dataa(!\RAM1|ram~585_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~587_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~584_combout ),
	.dataf(!\RAM1|ram~586_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~588 .extended_lut = "off";
defparam \RAM1|ram~588 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \RAM1|ram~588 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \RAM1|ram~177feeder (
// Equation(s):
// \RAM1|ram~177feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~177feeder .extended_lut = "off";
defparam \RAM1|ram~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \RAM1|ram~177 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~177 .is_wysiwyg = "true";
defparam \RAM1|ram~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N28
dffeas \RAM1|ram~145 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~145 .is_wysiwyg = "true";
defparam \RAM1|ram~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N49
dffeas \RAM1|ram~161 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~161 .is_wysiwyg = "true";
defparam \RAM1|ram~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N2
dffeas \RAM1|ram~193 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~193 .is_wysiwyg = "true";
defparam \RAM1|ram~193 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \RAM1|ram~570 (
// Equation(s):
// \RAM1|ram~570_combout  = ( \RAM1|ram~193_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~161_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~193_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~161_q ) ) ) ) # ( 
// \RAM1|ram~193_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~145_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~177_q )) ) ) ) # ( !\RAM1|ram~193_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~145_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~177_q )) ) ) )

	.dataa(!\RAM1|ram~177_q ),
	.datab(!\RAM1|ram~145_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~161_q ),
	.datae(!\RAM1|ram~193_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~570 .extended_lut = "off";
defparam \RAM1|ram~570 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \RAM1|ram~33feeder (
// Equation(s):
// \RAM1|ram~33feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~33feeder .extended_lut = "off";
defparam \RAM1|ram~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N1
dffeas \RAM1|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~33 .is_wysiwyg = "true";
defparam \RAM1|ram~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N16
dffeas \RAM1|ram~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~49 .is_wysiwyg = "true";
defparam \RAM1|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N52
dffeas \RAM1|ram~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~65 .is_wysiwyg = "true";
defparam \RAM1|ram~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N40
dffeas \RAM1|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~17 .is_wysiwyg = "true";
defparam \RAM1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \RAM1|ram~569 (
// Equation(s):
// \RAM1|ram~569_combout  = ( \ROM1|memROM~21_combout  & ( \RAM1|ram~17_q  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~33_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~65_q ))) ) ) ) # ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~17_q  & ( 
// (!\ROM1|memROM~70_combout ) # (\RAM1|ram~49_q ) ) ) ) # ( \ROM1|memROM~21_combout  & ( !\RAM1|ram~17_q  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~33_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~65_q ))) ) ) ) # ( !\ROM1|memROM~21_combout  & ( 
// !\RAM1|ram~17_q  & ( (\RAM1|ram~49_q  & \ROM1|memROM~70_combout ) ) ) )

	.dataa(!\RAM1|ram~33_q ),
	.datab(!\RAM1|ram~49_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~65_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\RAM1|ram~17_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~569 .extended_lut = "off";
defparam \RAM1|ram~569 .lut_mask = 64'h0303505FF3F3505F;
defparam \RAM1|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas \RAM1|ram~81 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~81 .is_wysiwyg = "true";
defparam \RAM1|ram~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N55
dffeas \RAM1|ram~97 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~97 .is_wysiwyg = "true";
defparam \RAM1|ram~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \RAM1|ram~113 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~113 .is_wysiwyg = "true";
defparam \RAM1|ram~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N14
dffeas \RAM1|ram~129 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~129 .is_wysiwyg = "true";
defparam \RAM1|ram~129 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \RAM1|ram~571 (
// Equation(s):
// \RAM1|ram~571_combout  = ( \RAM1|ram~129_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~97_q ) ) ) ) # ( !\RAM1|ram~129_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~97_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~129_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~81_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~113_q ))) ) ) ) # ( !\RAM1|ram~129_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~81_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~113_q ))) ) ) )

	.dataa(!\RAM1|ram~81_q ),
	.datab(!\RAM1|ram~97_q ),
	.datac(!\RAM1|ram~113_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~129_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~571 .extended_lut = "off";
defparam \RAM1|ram~571 .lut_mask = 64'h550F550F330033FF;
defparam \RAM1|ram~571 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \RAM1|ram~209feeder (
// Equation(s):
// \RAM1|ram~209feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~209feeder .extended_lut = "off";
defparam \RAM1|ram~209feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~209feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N55
dffeas \RAM1|ram~209 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~209 .is_wysiwyg = "true";
defparam \RAM1|ram~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N44
dffeas \RAM1|ram~225 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~225 .is_wysiwyg = "true";
defparam \RAM1|ram~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \RAM1|ram~241feeder (
// Equation(s):
// \RAM1|ram~241feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~241feeder .extended_lut = "off";
defparam \RAM1|ram~241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~241feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N31
dffeas \RAM1|ram~241 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~241 .is_wysiwyg = "true";
defparam \RAM1|ram~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \RAM1|ram~257 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~257 .is_wysiwyg = "true";
defparam \RAM1|ram~257 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \RAM1|ram~572 (
// Equation(s):
// \RAM1|ram~572_combout  = ( \RAM1|ram~257_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~225_q ) ) ) ) # ( !\RAM1|ram~257_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~225_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~257_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~209_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~241_q ))) ) ) ) # ( !\RAM1|ram~257_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~209_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~241_q ))) ) ) )

	.dataa(!\RAM1|ram~209_q ),
	.datab(!\RAM1|ram~225_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~241_q ),
	.datae(!\RAM1|ram~257_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~572 .extended_lut = "off";
defparam \RAM1|ram~572 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \RAM1|ram~573 (
// Equation(s):
// \RAM1|ram~573_combout  = ( \RAM1|ram~571_combout  & ( \RAM1|ram~572_combout  & ( ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~569_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~570_combout ))) # (\ROM1|memROM~80_combout ) ) ) ) # ( 
// !\RAM1|ram~571_combout  & ( \RAM1|ram~572_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~569_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~570_combout )))) # (\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout 
// )) ) ) ) # ( \RAM1|ram~571_combout  & ( !\RAM1|ram~572_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~569_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~570_combout )))) # (\ROM1|memROM~80_combout  & 
// (!\ROM1|memROM~85_combout )) ) ) ) # ( !\RAM1|ram~571_combout  & ( !\RAM1|ram~572_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~569_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~570_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~570_combout ),
	.datad(!\RAM1|ram~569_combout ),
	.datae(!\RAM1|ram~571_combout ),
	.dataf(!\RAM1|ram~572_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~573 .extended_lut = "off";
defparam \RAM1|ram~573 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM1|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N20
dffeas \RAM1|ram~401 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~401 .is_wysiwyg = "true";
defparam \RAM1|ram~401 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N21
cyclonev_lcell_comb \RAM1|ram~273feeder (
// Equation(s):
// \RAM1|ram~273feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~273feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~273feeder .extended_lut = "off";
defparam \RAM1|ram~273feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~273feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N22
dffeas \RAM1|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~273 .is_wysiwyg = "true";
defparam \RAM1|ram~273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N51
cyclonev_lcell_comb \RAM1|ram~305feeder (
// Equation(s):
// \RAM1|ram~305feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~305feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~305feeder .extended_lut = "off";
defparam \RAM1|ram~305feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~305feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N52
dffeas \RAM1|ram~305 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~305 .is_wysiwyg = "true";
defparam \RAM1|ram~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N53
dffeas \RAM1|ram~433 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~433 .is_wysiwyg = "true";
defparam \RAM1|ram~433 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \RAM1|ram~574 (
// Equation(s):
// \RAM1|ram~574_combout  = ( \RAM1|ram~433_q  & ( \ROM1|memROM~85_combout  & ( (\RAM1|ram~401_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~433_q  & ( \ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~401_q ) ) ) ) # ( 
// \RAM1|ram~433_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~273_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~305_q ))) ) ) ) # ( !\RAM1|ram~433_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~273_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~305_q ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\RAM1|ram~401_q ),
	.datac(!\RAM1|ram~273_q ),
	.datad(!\RAM1|ram~305_q ),
	.datae(!\RAM1|ram~433_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~574 .extended_lut = "off";
defparam \RAM1|ram~574 .lut_mask = 64'h0A5F0A5F22227777;
defparam \RAM1|ram~574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N46
dffeas \RAM1|ram~337 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~337 .is_wysiwyg = "true";
defparam \RAM1|ram~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N19
dffeas \RAM1|ram~465 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~465 .is_wysiwyg = "true";
defparam \RAM1|ram~465 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \RAM1|ram~369feeder (
// Equation(s):
// \RAM1|ram~369feeder_combout  = \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout 

	.dataa(gnd),
	.datab(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~369feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~369feeder .extended_lut = "off";
defparam \RAM1|ram~369feeder .lut_mask = 64'h3333333333333333;
defparam \RAM1|ram~369feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N7
dffeas \RAM1|ram~369 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~369 .is_wysiwyg = "true";
defparam \RAM1|ram~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N56
dffeas \RAM1|ram~497 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~497 .is_wysiwyg = "true";
defparam \RAM1|ram~497 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \RAM1|ram~576 (
// Equation(s):
// \RAM1|ram~576_combout  = ( \RAM1|ram~497_q  & ( \ROM1|memROM~85_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~465_q ) ) ) ) # ( !\RAM1|ram~497_q  & ( \ROM1|memROM~85_combout  & ( (\RAM1|ram~465_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~497_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~337_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~369_q ))) ) ) ) # ( !\RAM1|ram~497_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~337_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~369_q ))) ) ) )

	.dataa(!\RAM1|ram~337_q ),
	.datab(!\RAM1|ram~465_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~369_q ),
	.datae(!\RAM1|ram~497_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~576 .extended_lut = "off";
defparam \RAM1|ram~576 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N43
dffeas \RAM1|ram~385 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~385 .is_wysiwyg = "true";
defparam \RAM1|ram~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N47
dffeas \RAM1|ram~353 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~353 .is_wysiwyg = "true";
defparam \RAM1|ram~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N37
dffeas \RAM1|ram~481 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~481 .is_wysiwyg = "true";
defparam \RAM1|ram~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N8
dffeas \RAM1|ram~513 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~513 .is_wysiwyg = "true";
defparam \RAM1|ram~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \RAM1|ram~577 (
// Equation(s):
// \RAM1|ram~577_combout  = ( \RAM1|ram~513_q  & ( \ROM1|memROM~85_combout  & ( (\RAM1|ram~481_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~513_q  & ( \ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~481_q ) ) ) ) # ( 
// \RAM1|ram~513_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~353_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~385_q )) ) ) ) # ( !\RAM1|ram~513_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~353_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~385_q )) ) ) )

	.dataa(!\RAM1|ram~385_q ),
	.datab(!\RAM1|ram~353_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~481_q ),
	.datae(!\RAM1|ram~513_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~577 .extended_lut = "off";
defparam \RAM1|ram~577 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N35
dffeas \RAM1|ram~289 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~289 .is_wysiwyg = "true";
defparam \RAM1|ram~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N28
dffeas \RAM1|ram~417 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~417 .is_wysiwyg = "true";
defparam \RAM1|ram~417 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N33
cyclonev_lcell_comb \RAM1|ram~321feeder (
// Equation(s):
// \RAM1|ram~321feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~321feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~321feeder .extended_lut = "off";
defparam \RAM1|ram~321feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~321feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N35
dffeas \RAM1|ram~321 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~321feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~321 .is_wysiwyg = "true";
defparam \RAM1|ram~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \RAM1|ram~449 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~449 .is_wysiwyg = "true";
defparam \RAM1|ram~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \RAM1|ram~575 (
// Equation(s):
// \RAM1|ram~575_combout  = ( \RAM1|ram~449_q  & ( \ROM1|memROM~70_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~321_q ) ) ) ) # ( !\RAM1|ram~449_q  & ( \ROM1|memROM~70_combout  & ( (\RAM1|ram~321_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~449_q  & ( !\ROM1|memROM~70_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~289_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~417_q ))) ) ) ) # ( !\RAM1|ram~449_q  & ( !\ROM1|memROM~70_combout  & ( (!\ROM1|memROM~85_combout  & 
// (\RAM1|ram~289_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~417_q ))) ) ) )

	.dataa(!\RAM1|ram~289_q ),
	.datab(!\RAM1|ram~417_q ),
	.datac(!\RAM1|ram~321_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~449_q ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~575 .extended_lut = "off";
defparam \RAM1|ram~575 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~575 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \RAM1|ram~578 (
// Equation(s):
// \RAM1|ram~578_combout  = ( \RAM1|ram~577_combout  & ( \RAM1|ram~575_combout  & ( ((!\ROM1|memROM~80_combout  & (\RAM1|ram~574_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~576_combout )))) # (\ROM1|memROM~21_combout ) ) ) ) # ( 
// !\RAM1|ram~577_combout  & ( \RAM1|ram~575_combout  & ( (!\ROM1|memROM~80_combout  & (((\ROM1|memROM~21_combout )) # (\RAM1|ram~574_combout ))) # (\ROM1|memROM~80_combout  & (((!\ROM1|memROM~21_combout  & \RAM1|ram~576_combout )))) ) ) ) # ( 
// \RAM1|ram~577_combout  & ( !\RAM1|ram~575_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~574_combout  & (!\ROM1|memROM~21_combout ))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~576_combout ) # (\ROM1|memROM~21_combout )))) ) ) ) # ( 
// !\RAM1|ram~577_combout  & ( !\RAM1|ram~575_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~574_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~576_combout ))))) ) ) )

	.dataa(!\RAM1|ram~574_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~576_combout ),
	.datae(!\RAM1|ram~577_combout ),
	.dataf(!\RAM1|ram~575_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~578 .extended_lut = "off";
defparam \RAM1|ram~578 .lut_mask = 64'h407043734C7C4F7F;
defparam \RAM1|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \RAM1|ram~589 (
// Equation(s):
// \RAM1|ram~589_combout  = ( \RAM1|ram~573_combout  & ( \RAM1|ram~578_combout  & ( (!\ROM1|memROM~27_combout ) # ((!\ROM1|memROM~15_combout  & (\RAM1|ram~583_combout )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~588_combout )))) ) ) ) # ( 
// !\RAM1|ram~573_combout  & ( \RAM1|ram~578_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~583_combout  & (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~15_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM1|ram~588_combout )))) ) ) ) # ( 
// \RAM1|ram~573_combout  & ( !\RAM1|ram~578_combout  & ( (!\ROM1|memROM~15_combout  & (((!\ROM1|memROM~27_combout )) # (\RAM1|ram~583_combout ))) # (\ROM1|memROM~15_combout  & (((\ROM1|memROM~27_combout  & \RAM1|ram~588_combout )))) ) ) ) # ( 
// !\RAM1|ram~573_combout  & ( !\RAM1|ram~578_combout  & ( (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~15_combout  & (\RAM1|ram~583_combout )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~588_combout ))))) ) ) )

	.dataa(!\RAM1|ram~583_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM1|ram~588_combout ),
	.datae(!\RAM1|ram~573_combout ),
	.dataf(!\RAM1|ram~578_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~589 .extended_lut = "off";
defparam \RAM1|ram~589 .lut_mask = 64'h0407C4C73437F4F7;
defparam \RAM1|ram~589 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout  = ( \DECODER1|enableSWVector~3_combout  & ( \RAM1|ram~589_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (\SW[2]~input_o )) # (\CPU|Dec_Instruction|Equal12~0_combout  & ((\ROM1|memROM~70_combout ))) 
// ) ) ) # ( !\DECODER1|enableSWVector~3_combout  & ( \RAM1|ram~589_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout ) # (\ROM1|memROM~70_combout ) ) ) ) # ( \DECODER1|enableSWVector~3_combout  & ( !\RAM1|ram~589_combout  & ( 
// (!\CPU|Dec_Instruction|Equal12~0_combout  & (\SW[2]~input_o )) # (\CPU|Dec_Instruction|Equal12~0_combout  & ((\ROM1|memROM~70_combout ))) ) ) ) # ( !\DECODER1|enableSWVector~3_combout  & ( !\RAM1|ram~589_combout  & ( 
// (\CPU|Dec_Instruction|Equal12~0_combout  & \ROM1|memROM~70_combout ) ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\DECODER1|enableSWVector~3_combout ),
	.dataf(!\RAM1|ram~589_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .lut_mask = 64'h000F303FF0FF303F;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N12
cyclonev_lcell_comb \CPU|ULA|Add0~13 (
// Equation(s):
// \CPU|ULA|Add0~13_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  ) + ( \CPU|ULA|Add0~10  ))
// \CPU|ULA|Add0~14  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  ) + ( \CPU|ULA|Add0~10  ))

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~13_sumout ),
	.cout(\CPU|ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~13 .extended_lut = "off";
defparam \CPU|ULA|Add0~13 .lut_mask = 64'h0000FF000000CE31;
defparam \CPU|ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \CPU|Bloco_Reg|REG2|DOUT[3]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG2|DOUT[3]~feeder_combout  = ( \CPU|ULA|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG2|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG2|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG2|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \CPU|ULA|saida[3]~6 (
// Equation(s):
// \CPU|ULA|saida[3]~6_combout  = ( \CPU|Dec_Instruction|sinais_controle~2_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & (\CPU|Dec_Instruction|sinais_controle~1_combout  & !\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout )) ) ) # ( 
// !\CPU|Dec_Instruction|sinais_controle~2_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & (\CPU|Dec_Instruction|sinais_controle~1_combout  & (!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  & \CPU|Dec_Instruction|Equal12~2_combout ))) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datad(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[3]~6 .extended_lut = "off";
defparam \CPU|ULA|saida[3]~6 .lut_mask = 64'h0020002020202020;
defparam \CPU|ULA|saida[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \CPU|ULA|saida[3]~7 (
// Equation(s):
// \CPU|ULA|saida[3]~7_combout  = ( !\CPU|ULA|saida[3]~6_combout  & ( \RAM1|ram~610_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((!\DECODER1|enableSWVector~3_combout )) # (\SW[3]~input_o ))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (((\ROM1|memROM~80_combout )))) ) ) ) # ( !\CPU|ULA|saida[3]~6_combout  & ( !\RAM1|ram~610_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (\SW[3]~input_o  & ((\DECODER1|enableSWVector~3_combout )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (((\ROM1|memROM~80_combout )))) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datad(!\DECODER1|enableSWVector~3_combout ),
	.datae(!\CPU|ULA|saida[3]~6_combout ),
	.dataf(!\RAM1|ram~610_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[3]~7 .extended_lut = "off";
defparam \CPU|ULA|saida[3]~7 .lut_mask = 64'h03530000F3530000;
defparam \CPU|ULA|saida[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \CPU|Bloco_Reg|REG2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG2|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA|saida[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \CPU|Bloco_Reg|REG3|DOUT[3]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG3|DOUT[3]~feeder_combout  = ( \CPU|ULA|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG3|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG3|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG3|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \CPU|Bloco_Reg|REG3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG3|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA|saida[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[3]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout  = ( \CPU|ULA|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N19
dffeas \CPU|Bloco_Reg|REG0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA|saida[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[3]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout  = ( \CPU|ULA|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[3]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \CPU|Bloco_Reg|REG1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[3]~feeder_combout ),
	.asdata(\CPU|ULA|saida[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  = ( \CPU|Bloco_Reg|REG1|DOUT [3] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout ) # (\CPU|Bloco_Reg|REG3|DOUT [3]) ) ) ) # ( !\CPU|Bloco_Reg|REG1|DOUT [3] & ( \ROM1|memROM~89_combout  & ( 
// (\CPU|Bloco_Reg|REG3|DOUT [3] & \ROM1|memROM~6_combout ) ) ) ) # ( \CPU|Bloco_Reg|REG1|DOUT [3] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [3]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG2|DOUT [3])) ) 
// ) ) # ( !\CPU|Bloco_Reg|REG1|DOUT [3] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [3]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG2|DOUT [3])) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG2|DOUT [3]),
	.datab(!\CPU|Bloco_Reg|REG3|DOUT [3]),
	.datac(!\CPU|Bloco_Reg|REG0|DOUT [3]),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\CPU|Bloco_Reg|REG1|DOUT [3]),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3 .lut_mask = 64'h0F550F550033FF33;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N34
dffeas \RAM1|ram~354 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~354 .is_wysiwyg = "true";
defparam \RAM1|ram~354 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \RAM1|ram~386feeder (
// Equation(s):
// \RAM1|ram~386feeder_combout  = \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout 

	.dataa(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~386feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~386feeder .extended_lut = "off";
defparam \RAM1|ram~386feeder .lut_mask = 64'h5555555555555555;
defparam \RAM1|ram~386feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N46
dffeas \RAM1|ram~386 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~386 .is_wysiwyg = "true";
defparam \RAM1|ram~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \RAM1|ram~362 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~362 .is_wysiwyg = "true";
defparam \RAM1|ram~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \RAM1|ram~394 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~394 .is_wysiwyg = "true";
defparam \RAM1|ram~394 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \RAM1|ram~607 (
// Equation(s):
// \RAM1|ram~607_combout  = ( \RAM1|ram~394_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~362_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~394_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~362_q ) ) ) ) # ( 
// \RAM1|ram~394_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~354_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~386_q ))) ) ) ) # ( !\RAM1|ram~394_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~354_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~386_q ))) ) ) )

	.dataa(!\RAM1|ram~354_q ),
	.datab(!\RAM1|ram~386_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~362_q ),
	.datae(!\RAM1|ram~394_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~607 .extended_lut = "off";
defparam \RAM1|ram~607 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~607 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N37
dffeas \RAM1|ram~290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~290 .is_wysiwyg = "true";
defparam \RAM1|ram~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N58
dffeas \RAM1|ram~298 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~298 .is_wysiwyg = "true";
defparam \RAM1|ram~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N15
cyclonev_lcell_comb \RAM1|ram~322feeder (
// Equation(s):
// \RAM1|ram~322feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~322feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~322feeder .extended_lut = "off";
defparam \RAM1|ram~322feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~322feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N17
dffeas \RAM1|ram~322 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~322 .is_wysiwyg = "true";
defparam \RAM1|ram~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N26
dffeas \RAM1|ram~330 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~330 .is_wysiwyg = "true";
defparam \RAM1|ram~330 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \RAM1|ram~605 (
// Equation(s):
// \RAM1|ram~605_combout  = ( \RAM1|ram~330_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~298_q ) ) ) ) # ( !\RAM1|ram~330_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~298_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~330_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~290_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~322_q ))) ) ) ) # ( !\RAM1|ram~330_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~290_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~322_q ))) ) ) )

	.dataa(!\RAM1|ram~290_q ),
	.datab(!\RAM1|ram~298_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~322_q ),
	.datae(!\RAM1|ram~330_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~605 .extended_lut = "off";
defparam \RAM1|ram~605 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~605 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N10
dffeas \RAM1|ram~522 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~522 .is_wysiwyg = "true";
defparam \RAM1|ram~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N52
dffeas \RAM1|ram~482 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~482 .is_wysiwyg = "true";
defparam \RAM1|ram~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N53
dffeas \RAM1|ram~490 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~490 .is_wysiwyg = "true";
defparam \RAM1|ram~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N26
dffeas \RAM1|ram~514 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~514 .is_wysiwyg = "true";
defparam \RAM1|ram~514 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \RAM1|ram~608 (
// Equation(s):
// \RAM1|ram~608_combout  = ( \RAM1|ram~514_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~490_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~522_q )) ) ) ) # ( !\RAM1|ram~514_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~70_combout  & ((\RAM1|ram~490_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~522_q )) ) ) ) # ( \RAM1|ram~514_q  & ( !\ROM1|memROM~27_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~482_q ) ) ) ) # ( !\RAM1|ram~514_q  & ( 
// !\ROM1|memROM~27_combout  & ( (\RAM1|ram~482_q  & !\ROM1|memROM~70_combout ) ) ) )

	.dataa(!\RAM1|ram~522_q ),
	.datab(!\RAM1|ram~482_q ),
	.datac(!\RAM1|ram~490_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~514_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~608 .extended_lut = "off";
defparam \RAM1|ram~608 .lut_mask = 64'h330033FF0F550F55;
defparam \RAM1|ram~608 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N25
dffeas \RAM1|ram~418 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~418 .is_wysiwyg = "true";
defparam \RAM1|ram~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N47
dffeas \RAM1|ram~450 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~450 .is_wysiwyg = "true";
defparam \RAM1|ram~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N46
dffeas \RAM1|ram~426 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~426 .is_wysiwyg = "true";
defparam \RAM1|ram~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N50
dffeas \RAM1|ram~458 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~458 .is_wysiwyg = "true";
defparam \RAM1|ram~458 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \RAM1|ram~606 (
// Equation(s):
// \RAM1|ram~606_combout  = ( \RAM1|ram~458_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~426_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~458_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~426_q ) ) ) ) # ( 
// \RAM1|ram~458_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~418_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~450_q ))) ) ) ) # ( !\RAM1|ram~458_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~418_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~450_q ))) ) ) )

	.dataa(!\RAM1|ram~418_q ),
	.datab(!\RAM1|ram~450_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~426_q ),
	.datae(!\RAM1|ram~458_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~606 .extended_lut = "off";
defparam \RAM1|ram~606 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \RAM1|ram~609 (
// Equation(s):
// \RAM1|ram~609_combout  = ( \RAM1|ram~608_combout  & ( \RAM1|ram~606_combout  & ( ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~605_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~607_combout ))) # (\ROM1|memROM~85_combout ) ) ) ) # ( 
// !\RAM1|ram~608_combout  & ( \RAM1|ram~606_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~605_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~607_combout )))) # (\ROM1|memROM~85_combout  & 
// (((!\ROM1|memROM~80_combout )))) ) ) ) # ( \RAM1|ram~608_combout  & ( !\RAM1|ram~606_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~605_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~607_combout )))) # 
// (\ROM1|memROM~85_combout  & (((\ROM1|memROM~80_combout )))) ) ) ) # ( !\RAM1|ram~608_combout  & ( !\RAM1|ram~606_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~605_combout ))) # (\ROM1|memROM~80_combout  & 
// (\RAM1|ram~607_combout )))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\RAM1|ram~607_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\RAM1|ram~605_combout ),
	.datae(!\RAM1|ram~608_combout ),
	.dataf(!\RAM1|ram~606_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~609 .extended_lut = "off";
defparam \RAM1|ram~609 .lut_mask = 64'h02A207A752F257F7;
defparam \RAM1|ram~609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N56
dffeas \RAM1|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~18 .is_wysiwyg = "true";
defparam \RAM1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N43
dffeas \RAM1|ram~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~58 .is_wysiwyg = "true";
defparam \RAM1|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N49
dffeas \RAM1|ram~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~50 .is_wysiwyg = "true";
defparam \RAM1|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N5
dffeas \RAM1|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~26 .is_wysiwyg = "true";
defparam \RAM1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \RAM1|ram~590 (
// Equation(s):
// \RAM1|ram~590_combout  = ( \RAM1|ram~26_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout ) # (\RAM1|ram~58_q ) ) ) ) # ( !\RAM1|ram~26_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~58_q  & \ROM1|memROM~70_combout ) ) ) ) # ( \RAM1|ram~26_q  
// & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~18_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~50_q ))) ) ) ) # ( !\RAM1|ram~26_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~18_q )) # 
// (\ROM1|memROM~70_combout  & ((\RAM1|ram~50_q ))) ) ) )

	.dataa(!\RAM1|ram~18_q ),
	.datab(!\RAM1|ram~58_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~50_q ),
	.datae(!\RAM1|ram~26_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~590 .extended_lut = "off";
defparam \RAM1|ram~590 .lut_mask = 64'h505F505F0303F3F3;
defparam \RAM1|ram~590 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N46
dffeas \RAM1|ram~82 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~82 .is_wysiwyg = "true";
defparam \RAM1|ram~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N37
dffeas \RAM1|ram~90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~90 .is_wysiwyg = "true";
defparam \RAM1|ram~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N22
dffeas \RAM1|ram~114 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~114 .is_wysiwyg = "true";
defparam \RAM1|ram~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N8
dffeas \RAM1|ram~122 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~122 .is_wysiwyg = "true";
defparam \RAM1|ram~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \RAM1|ram~592 (
// Equation(s):
// \RAM1|ram~592_combout  = ( \RAM1|ram~122_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~90_q ) ) ) ) # ( !\RAM1|ram~122_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~90_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~122_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~82_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~114_q ))) ) ) ) # ( !\RAM1|ram~122_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~82_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~114_q ))) ) ) )

	.dataa(!\RAM1|ram~82_q ),
	.datab(!\RAM1|ram~90_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~114_q ),
	.datae(!\RAM1|ram~122_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~592 .extended_lut = "off";
defparam \RAM1|ram~592 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~592 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \RAM1|ram~186 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~186 .is_wysiwyg = "true";
defparam \RAM1|ram~186 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \RAM1|ram~154feeder (
// Equation(s):
// \RAM1|ram~154feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~154feeder .extended_lut = "off";
defparam \RAM1|ram~154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N17
dffeas \RAM1|ram~154 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~154 .is_wysiwyg = "true";
defparam \RAM1|ram~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N1
dffeas \RAM1|ram~146 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~146 .is_wysiwyg = "true";
defparam \RAM1|ram~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \RAM1|ram~178 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~178 .is_wysiwyg = "true";
defparam \RAM1|ram~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \RAM1|ram~591 (
// Equation(s):
// \RAM1|ram~591_combout  = ( \ROM1|memROM~70_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~186_q  ) ) ) # ( !\ROM1|memROM~70_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~154_q  ) ) ) # ( \ROM1|memROM~70_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM1|ram~178_q  ) ) ) # ( !\ROM1|memROM~70_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM1|ram~146_q  ) ) )

	.dataa(!\RAM1|ram~186_q ),
	.datab(!\RAM1|ram~154_q ),
	.datac(!\RAM1|ram~146_q ),
	.datad(!\RAM1|ram~178_q ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~591 .extended_lut = "off";
defparam \RAM1|ram~591 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM1|ram~591 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N13
dffeas \RAM1|ram~242 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~242 .is_wysiwyg = "true";
defparam \RAM1|ram~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N47
dffeas \RAM1|ram~218 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~218 .is_wysiwyg = "true";
defparam \RAM1|ram~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N10
dffeas \RAM1|ram~210 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~210 .is_wysiwyg = "true";
defparam \RAM1|ram~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N8
dffeas \RAM1|ram~250 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~250 .is_wysiwyg = "true";
defparam \RAM1|ram~250 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \RAM1|ram~593 (
// Equation(s):
// \RAM1|ram~593_combout  = ( \ROM1|memROM~70_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~250_q  ) ) ) # ( !\ROM1|memROM~70_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~218_q  ) ) ) # ( \ROM1|memROM~70_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM1|ram~242_q  ) ) ) # ( !\ROM1|memROM~70_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM1|ram~210_q  ) ) )

	.dataa(!\RAM1|ram~242_q ),
	.datab(!\RAM1|ram~218_q ),
	.datac(!\RAM1|ram~210_q ),
	.datad(!\RAM1|ram~250_q ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~593 .extended_lut = "off";
defparam \RAM1|ram~593 .lut_mask = 64'h0F0F5555333300FF;
defparam \RAM1|ram~593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \RAM1|ram~594 (
// Equation(s):
// \RAM1|ram~594_combout  = ( \RAM1|ram~591_combout  & ( \RAM1|ram~593_combout  & ( ((!\ROM1|memROM~80_combout  & (\RAM1|ram~590_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~592_combout )))) # (\ROM1|memROM~85_combout ) ) ) ) # ( 
// !\RAM1|ram~591_combout  & ( \RAM1|ram~593_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~590_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~592_combout ))))) # (\ROM1|memROM~85_combout  & (\ROM1|memROM~80_combout 
// )) ) ) ) # ( \RAM1|ram~591_combout  & ( !\RAM1|ram~593_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~590_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~592_combout ))))) # (\ROM1|memROM~85_combout  & 
// (!\ROM1|memROM~80_combout )) ) ) ) # ( !\RAM1|ram~591_combout  & ( !\RAM1|ram~593_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~590_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~592_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\RAM1|ram~590_combout ),
	.datad(!\RAM1|ram~592_combout ),
	.datae(!\RAM1|ram~591_combout ),
	.dataf(!\RAM1|ram~593_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~594 .extended_lut = "off";
defparam \RAM1|ram~594 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RAM1|ram~594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N46
dffeas \RAM1|ram~442 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~442 .is_wysiwyg = "true";
defparam \RAM1|ram~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N40
dffeas \RAM1|ram~434 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~434 .is_wysiwyg = "true";
defparam \RAM1|ram~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N46
dffeas \RAM1|ram~498 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~498 .is_wysiwyg = "true";
defparam \RAM1|ram~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N56
dffeas \RAM1|ram~506 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~506 .is_wysiwyg = "true";
defparam \RAM1|ram~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \RAM1|ram~598 (
// Equation(s):
// \RAM1|ram~598_combout  = ( \RAM1|ram~506_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~498_q ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM1|ram~506_q  & ( \ROM1|memROM~80_combout  & ( (!\ROM1|memROM~27_combout  & \RAM1|ram~498_q ) ) ) ) # ( 
// \RAM1|ram~506_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM1|ram~434_q ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~442_q )) ) ) ) # ( !\RAM1|ram~506_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM1|ram~434_q ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~442_q )) ) ) )

	.dataa(!\RAM1|ram~442_q ),
	.datab(!\RAM1|ram~434_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM1|ram~498_q ),
	.datae(!\RAM1|ram~506_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~598 .extended_lut = "off";
defparam \RAM1|ram~598 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N41
dffeas \RAM1|ram~402 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~402 .is_wysiwyg = "true";
defparam \RAM1|ram~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N40
dffeas \RAM1|ram~410 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~410 .is_wysiwyg = "true";
defparam \RAM1|ram~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N30
cyclonev_lcell_comb \RAM1|ram~466feeder (
// Equation(s):
// \RAM1|ram~466feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~466feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~466feeder .extended_lut = "off";
defparam \RAM1|ram~466feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~466feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N31
dffeas \RAM1|ram~466 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~466 .is_wysiwyg = "true";
defparam \RAM1|ram~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N44
dffeas \RAM1|ram~474 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~474 .is_wysiwyg = "true";
defparam \RAM1|ram~474 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \RAM1|ram~597 (
// Equation(s):
// \RAM1|ram~597_combout  = ( \RAM1|ram~474_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM1|ram~466_q ) ) ) ) # ( !\RAM1|ram~474_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~466_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM1|ram~474_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM1|ram~402_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~410_q ))) ) ) ) # ( !\RAM1|ram~474_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM1|ram~402_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~410_q ))) ) ) )

	.dataa(!\RAM1|ram~402_q ),
	.datab(!\RAM1|ram~410_q ),
	.datac(!\RAM1|ram~466_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM1|ram~474_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~597 .extended_lut = "off";
defparam \RAM1|ram~597 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~597 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N26
dffeas \RAM1|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~274 .is_wysiwyg = "true";
defparam \RAM1|ram~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N14
dffeas \RAM1|ram~338 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~338 .is_wysiwyg = "true";
defparam \RAM1|ram~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N19
dffeas \RAM1|ram~282 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~282 .is_wysiwyg = "true";
defparam \RAM1|ram~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N56
dffeas \RAM1|ram~346 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~346 .is_wysiwyg = "true";
defparam \RAM1|ram~346 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N54
cyclonev_lcell_comb \RAM1|ram~595 (
// Equation(s):
// \RAM1|ram~595_combout  = ( \RAM1|ram~346_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~282_q ) # (\ROM1|memROM~80_combout ) ) ) ) # ( !\RAM1|ram~346_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~80_combout  & \RAM1|ram~282_q ) ) ) ) # ( 
// \RAM1|ram~346_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~274_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~338_q ))) ) ) ) # ( !\RAM1|ram~346_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~80_combout  & 
// (\RAM1|ram~274_q )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~338_q ))) ) ) )

	.dataa(!\RAM1|ram~274_q ),
	.datab(!\RAM1|ram~338_q ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\RAM1|ram~282_q ),
	.datae(!\RAM1|ram~346_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~595 .extended_lut = "off";
defparam \RAM1|ram~595 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~595 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N50
dffeas \RAM1|ram~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~314 .is_wysiwyg = "true";
defparam \RAM1|ram~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N8
dffeas \RAM1|ram~370 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~370 .is_wysiwyg = "true";
defparam \RAM1|ram~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N7
dffeas \RAM1|ram~306 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~306 .is_wysiwyg = "true";
defparam \RAM1|ram~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N38
dffeas \RAM1|ram~378 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~378 .is_wysiwyg = "true";
defparam \RAM1|ram~378 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \RAM1|ram~596 (
// Equation(s):
// \RAM1|ram~596_combout  = ( \RAM1|ram~378_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM1|ram~370_q ) ) ) ) # ( !\RAM1|ram~378_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~370_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM1|ram~378_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM1|ram~306_q ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~314_q )) ) ) ) # ( !\RAM1|ram~378_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM1|ram~306_q ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~314_q )) ) ) )

	.dataa(!\RAM1|ram~314_q ),
	.datab(!\RAM1|ram~370_q ),
	.datac(!\RAM1|ram~306_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM1|ram~378_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~596 .extended_lut = "off";
defparam \RAM1|ram~596 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM1|ram~596 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \RAM1|ram~599 (
// Equation(s):
// \RAM1|ram~599_combout  = ( \RAM1|ram~595_combout  & ( \RAM1|ram~596_combout  & ( (!\ROM1|memROM~85_combout ) # ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~597_combout ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~598_combout ))) ) ) ) # ( 
// !\RAM1|ram~595_combout  & ( \RAM1|ram~596_combout  & ( (!\ROM1|memROM~85_combout  & (((\ROM1|memROM~70_combout )))) # (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~597_combout ))) # (\ROM1|memROM~70_combout  & 
// (\RAM1|ram~598_combout )))) ) ) ) # ( \RAM1|ram~595_combout  & ( !\RAM1|ram~596_combout  & ( (!\ROM1|memROM~85_combout  & (((!\ROM1|memROM~70_combout )))) # (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~597_combout ))) # 
// (\ROM1|memROM~70_combout  & (\RAM1|ram~598_combout )))) ) ) ) # ( !\RAM1|ram~595_combout  & ( !\RAM1|ram~596_combout  & ( (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~70_combout  & ((\RAM1|ram~597_combout ))) # (\ROM1|memROM~70_combout  & 
// (\RAM1|ram~598_combout )))) ) ) )

	.dataa(!\RAM1|ram~598_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~597_combout ),
	.datae(!\RAM1|ram~595_combout ),
	.dataf(!\RAM1|ram~596_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~599 .extended_lut = "off";
defparam \RAM1|ram~599 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \RAM1|ram~599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \RAM1|ram~42feeder (
// Equation(s):
// \RAM1|ram~42feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~42feeder .extended_lut = "off";
defparam \RAM1|ram~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N10
dffeas \RAM1|ram~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~42 .is_wysiwyg = "true";
defparam \RAM1|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \RAM1|ram~162feeder (
// Equation(s):
// \RAM1|ram~162feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~162feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~162feeder .extended_lut = "off";
defparam \RAM1|ram~162feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~162feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N52
dffeas \RAM1|ram~162 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~162 .is_wysiwyg = "true";
defparam \RAM1|ram~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N43
dffeas \RAM1|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~34 .is_wysiwyg = "true";
defparam \RAM1|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \RAM1|ram~170 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~170 .is_wysiwyg = "true";
defparam \RAM1|ram~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \RAM1|ram~600 (
// Equation(s):
// \RAM1|ram~600_combout  = ( \RAM1|ram~170_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~42_q ) ) ) ) # ( !\RAM1|ram~170_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~42_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~170_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~34_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~162_q )) ) ) ) # ( !\RAM1|ram~170_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~34_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~162_q )) ) ) )

	.dataa(!\RAM1|ram~42_q ),
	.datab(!\RAM1|ram~162_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~34_q ),
	.datae(!\RAM1|ram~170_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~600 .extended_lut = "off";
defparam \RAM1|ram~600 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~600 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N50
dffeas \RAM1|ram~98 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~98 .is_wysiwyg = "true";
defparam \RAM1|ram~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N10
dffeas \RAM1|ram~106 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~106 .is_wysiwyg = "true";
defparam \RAM1|ram~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N55
dffeas \RAM1|ram~226 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~226 .is_wysiwyg = "true";
defparam \RAM1|ram~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N20
dffeas \RAM1|ram~234 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~234 .is_wysiwyg = "true";
defparam \RAM1|ram~234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \RAM1|ram~602 (
// Equation(s):
// \RAM1|ram~602_combout  = ( \RAM1|ram~234_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~106_q ) ) ) ) # ( !\RAM1|ram~234_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~106_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~234_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~98_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~226_q ))) ) ) ) # ( !\RAM1|ram~234_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & 
// (\RAM1|ram~98_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~226_q ))) ) ) )

	.dataa(!\RAM1|ram~98_q ),
	.datab(!\RAM1|ram~106_q ),
	.datac(!\RAM1|ram~226_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~234_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~602 .extended_lut = "off";
defparam \RAM1|ram~602 .lut_mask = 64'h550F550F330033FF;
defparam \RAM1|ram~602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N53
dffeas \RAM1|ram~266 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~266 .is_wysiwyg = "true";
defparam \RAM1|ram~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N46
dffeas \RAM1|ram~138 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~138 .is_wysiwyg = "true";
defparam \RAM1|ram~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N16
dffeas \RAM1|ram~130 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~130 .is_wysiwyg = "true";
defparam \RAM1|ram~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \RAM1|ram~258 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~258 .is_wysiwyg = "true";
defparam \RAM1|ram~258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \RAM1|ram~603 (
// Equation(s):
// \RAM1|ram~603_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~266_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~138_q  ) ) ) # ( \ROM1|memROM~85_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM1|ram~258_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM1|ram~130_q  ) ) )

	.dataa(!\RAM1|ram~266_q ),
	.datab(!\RAM1|ram~138_q ),
	.datac(!\RAM1|ram~130_q ),
	.datad(!\RAM1|ram~258_q ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~603 .extended_lut = "off";
defparam \RAM1|ram~603 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM1|ram~603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \RAM1|ram~194 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~194 .is_wysiwyg = "true";
defparam \RAM1|ram~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N46
dffeas \RAM1|ram~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~66 .is_wysiwyg = "true";
defparam \RAM1|ram~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \RAM1|ram~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~74 .is_wysiwyg = "true";
defparam \RAM1|ram~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \RAM1|ram~202 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~202 .is_wysiwyg = "true";
defparam \RAM1|ram~202 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \RAM1|ram~601 (
// Equation(s):
// \RAM1|ram~601_combout  = ( \RAM1|ram~202_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~74_q ) # (\ROM1|memROM~85_combout ) ) ) ) # ( !\RAM1|ram~202_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & \RAM1|ram~74_q ) ) ) ) # ( 
// \RAM1|ram~202_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~66_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~194_q )) ) ) ) # ( !\RAM1|ram~202_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~66_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~194_q )) ) ) )

	.dataa(!\RAM1|ram~194_q ),
	.datab(!\RAM1|ram~66_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~74_q ),
	.datae(!\RAM1|ram~202_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~601 .extended_lut = "off";
defparam \RAM1|ram~601 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \RAM1|ram~604 (
// Equation(s):
// \RAM1|ram~604_combout  = ( \RAM1|ram~603_combout  & ( \RAM1|ram~601_combout  & ( ((!\ROM1|memROM~80_combout  & (\RAM1|ram~600_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~602_combout )))) # (\ROM1|memROM~70_combout ) ) ) ) # ( 
// !\RAM1|ram~603_combout  & ( \RAM1|ram~601_combout  & ( (!\ROM1|memROM~80_combout  & (((\ROM1|memROM~70_combout )) # (\RAM1|ram~600_combout ))) # (\ROM1|memROM~80_combout  & (((!\ROM1|memROM~70_combout  & \RAM1|ram~602_combout )))) ) ) ) # ( 
// \RAM1|ram~603_combout  & ( !\RAM1|ram~601_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~600_combout  & (!\ROM1|memROM~70_combout ))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~602_combout ) # (\ROM1|memROM~70_combout )))) ) ) ) # ( 
// !\RAM1|ram~603_combout  & ( !\RAM1|ram~601_combout  & ( (!\ROM1|memROM~70_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~600_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~602_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\RAM1|ram~600_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~602_combout ),
	.datae(!\RAM1|ram~603_combout ),
	.dataf(!\RAM1|ram~601_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~604 .extended_lut = "off";
defparam \RAM1|ram~604 .lut_mask = 64'h207025752A7A2F7F;
defparam \RAM1|ram~604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \RAM1|ram~610 (
// Equation(s):
// \RAM1|ram~610_combout  = ( \RAM1|ram~599_combout  & ( \RAM1|ram~604_combout  & ( (!\ROM1|memROM~21_combout  & (((\ROM1|memROM~15_combout ) # (\RAM1|ram~594_combout )))) # (\ROM1|memROM~21_combout  & (((!\ROM1|memROM~15_combout )) # (\RAM1|ram~609_combout 
// ))) ) ) ) # ( !\RAM1|ram~599_combout  & ( \RAM1|ram~604_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~594_combout  & !\ROM1|memROM~15_combout )))) # (\ROM1|memROM~21_combout  & (((!\ROM1|memROM~15_combout )) # (\RAM1|ram~609_combout ))) ) ) ) # ( 
// \RAM1|ram~599_combout  & ( !\RAM1|ram~604_combout  & ( (!\ROM1|memROM~21_combout  & (((\ROM1|memROM~15_combout ) # (\RAM1|ram~594_combout )))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~609_combout  & ((\ROM1|memROM~15_combout )))) ) ) ) # ( 
// !\RAM1|ram~599_combout  & ( !\RAM1|ram~604_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~594_combout  & !\ROM1|memROM~15_combout )))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~609_combout  & ((\ROM1|memROM~15_combout )))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\RAM1|ram~609_combout ),
	.datac(!\RAM1|ram~594_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM1|ram~599_combout ),
	.dataf(!\RAM1|ram~604_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~610 .extended_lut = "off";
defparam \RAM1|ram~610 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \RAM1|ram~610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout  = ( \RAM1|ram~610_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((!\DECODER1|enableSWVector~3_combout ) # (\SW[3]~input_o )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & (\ROM1|memROM~80_combout 
// )) ) ) # ( !\RAM1|ram~610_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((\SW[3]~input_o  & \DECODER1|enableSWVector~3_combout )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & (\ROM1|memROM~80_combout )) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\DECODER1|enableSWVector~3_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~610_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N15
cyclonev_lcell_comb \CPU|ULA|Add0~17 (
// Equation(s):
// \CPU|ULA|Add0~17_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  ) + ( \CPU|ULA|Add0~14  ))
// \CPU|ULA|Add0~18  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  ) + ( \CPU|ULA|Add0~14  ))

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~17_sumout ),
	.cout(\CPU|ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~17 .extended_lut = "off";
defparam \CPU|ULA|Add0~17 .lut_mask = 64'h0000FF000000CE31;
defparam \CPU|ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \CPU|Bloco_Reg|REG3|DOUT[4]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG3|DOUT[4]~feeder_combout  = ( \CPU|ULA|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG3|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG3|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG3|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \CPU|ULA|saida[4]~8 (
// Equation(s):
// \CPU|ULA|saida[4]~8_combout  = ( \CPU|Dec_Instruction|sinais_controle~1_combout  & ( !\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & ((\CPU|Dec_Instruction|sinais_controle~2_combout ) # 
// (\CPU|Dec_Instruction|Equal12~2_combout ))) ) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datab(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datad(gnd),
	.datae(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[4]~8 .extended_lut = "off";
defparam \CPU|ULA|saida[4]~8 .lut_mask = 64'h00004C4C00000000;
defparam \CPU|ULA|saida[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \CPU|ULA|saida[4]~9 (
// Equation(s):
// \CPU|ULA|saida[4]~9_combout  = ( \CPU|Dec_Instruction|Equal12~0_combout  & ( !\CPU|ULA|saida[4]~8_combout  & ( \ROM1|memROM~85_combout  ) ) ) # ( !\CPU|Dec_Instruction|Equal12~0_combout  & ( !\CPU|ULA|saida[4]~8_combout  & ( 
// (!\DECODER1|enableSWVector~3_combout  & (\RAM1|ram~631_combout )) # (\DECODER1|enableSWVector~3_combout  & ((\SW[4]~input_o ))) ) ) )

	.dataa(!\DECODER1|enableSWVector~3_combout ),
	.datab(!\RAM1|ram~631_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.dataf(!\CPU|ULA|saida[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[4]~9 .extended_lut = "off";
defparam \CPU|ULA|saida[4]~9 .lut_mask = 64'h22770F0F00000000;
defparam \CPU|ULA|saida[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \CPU|Bloco_Reg|REG3|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG3|DOUT[4]~feeder_combout ),
	.asdata(\CPU|ULA|saida[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG3|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG3|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \CPU|Bloco_Reg|REG2|DOUT[4]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG2|DOUT[4]~feeder_combout  = ( \CPU|ULA|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG2|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG2|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG2|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \CPU|Bloco_Reg|REG2|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG2|DOUT[4]~feeder_combout ),
	.asdata(\CPU|ULA|saida[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG2|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG2|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[4]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout  = ( \CPU|ULA|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N22
dffeas \CPU|Bloco_Reg|REG0|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[4]~feeder_combout ),
	.asdata(\CPU|ULA|saida[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[4]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[4]~feeder_combout  = ( \CPU|ULA|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[4]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \CPU|Bloco_Reg|REG1|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[4]~feeder_combout ),
	.asdata(\CPU|ULA|saida[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  = ( \CPU|Bloco_Reg|REG1|DOUT [4] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout ) # (\CPU|Bloco_Reg|REG3|DOUT [4]) ) ) ) # ( !\CPU|Bloco_Reg|REG1|DOUT [4] & ( \ROM1|memROM~89_combout  & ( 
// (\CPU|Bloco_Reg|REG3|DOUT [4] & \ROM1|memROM~6_combout ) ) ) ) # ( \CPU|Bloco_Reg|REG1|DOUT [4] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [4]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG2|DOUT [4])) ) 
// ) ) # ( !\CPU|Bloco_Reg|REG1|DOUT [4] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [4]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG2|DOUT [4])) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG3|DOUT [4]),
	.datab(!\CPU|Bloco_Reg|REG2|DOUT [4]),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [4]),
	.datae(!\CPU|Bloco_Reg|REG1|DOUT [4]),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4 .lut_mask = 64'h03F303F30505F5F5;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \RAM1|ram~51feeder (
// Equation(s):
// \RAM1|ram~51feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~51feeder .extended_lut = "off";
defparam \RAM1|ram~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N52
dffeas \RAM1|ram~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~51 .is_wysiwyg = "true";
defparam \RAM1|ram~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N52
dffeas \RAM1|ram~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~67 .is_wysiwyg = "true";
defparam \RAM1|ram~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \RAM1|ram~115feeder (
// Equation(s):
// \RAM1|ram~115feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~115feeder .extended_lut = "off";
defparam \RAM1|ram~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~115feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N34
dffeas \RAM1|ram~115 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~115 .is_wysiwyg = "true";
defparam \RAM1|ram~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \RAM1|ram~131 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~131 .is_wysiwyg = "true";
defparam \RAM1|ram~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \RAM1|ram~621 (
// Equation(s):
// \RAM1|ram~621_combout  = ( \RAM1|ram~131_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~115_q ) # (\ROM1|memROM~21_combout ) ) ) ) # ( !\RAM1|ram~131_q  & ( \ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & \RAM1|ram~115_q ) ) ) ) # ( 
// \RAM1|ram~131_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~51_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~67_q ))) ) ) ) # ( !\RAM1|ram~131_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~51_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~67_q ))) ) ) )

	.dataa(!\RAM1|ram~51_q ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~67_q ),
	.datad(!\RAM1|ram~115_q ),
	.datae(!\RAM1|ram~131_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~621 .extended_lut = "off";
defparam \RAM1|ram~621 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM1|ram~621 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \RAM1|ram~203 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~203 .is_wysiwyg = "true";
defparam \RAM1|ram~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \RAM1|ram~187 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~187 .is_wysiwyg = "true";
defparam \RAM1|ram~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \RAM1|ram~251 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~251 .is_wysiwyg = "true";
defparam \RAM1|ram~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N20
dffeas \RAM1|ram~267 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~267 .is_wysiwyg = "true";
defparam \RAM1|ram~267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \RAM1|ram~624 (
// Equation(s):
// \RAM1|ram~624_combout  = ( \RAM1|ram~267_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~251_q ) ) ) ) # ( !\RAM1|ram~267_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~251_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~267_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~187_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~203_q )) ) ) ) # ( !\RAM1|ram~267_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~187_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~203_q )) ) ) )

	.dataa(!\RAM1|ram~203_q ),
	.datab(!\RAM1|ram~187_q ),
	.datac(!\RAM1|ram~251_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~267_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~624 .extended_lut = "off";
defparam \RAM1|ram~624 .lut_mask = 64'h335533550F000FFF;
defparam \RAM1|ram~624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N22
dffeas \RAM1|ram~195 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~195 .is_wysiwyg = "true";
defparam \RAM1|ram~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \RAM1|ram~179 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~179 .is_wysiwyg = "true";
defparam \RAM1|ram~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N17
dffeas \RAM1|ram~243 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~243 .is_wysiwyg = "true";
defparam \RAM1|ram~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N50
dffeas \RAM1|ram~259 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~259 .is_wysiwyg = "true";
defparam \RAM1|ram~259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \RAM1|ram~623 (
// Equation(s):
// \RAM1|ram~623_combout  = ( \RAM1|ram~259_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~243_q ) # (\ROM1|memROM~21_combout ) ) ) ) # ( !\RAM1|ram~259_q  & ( \ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & \RAM1|ram~243_q ) ) ) ) # ( 
// \RAM1|ram~259_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~179_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~195_q )) ) ) ) # ( !\RAM1|ram~259_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~179_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~195_q )) ) ) )

	.dataa(!\RAM1|ram~195_q ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~179_q ),
	.datad(!\RAM1|ram~243_q ),
	.datae(!\RAM1|ram~259_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~623 .extended_lut = "off";
defparam \RAM1|ram~623 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RAM1|ram~623 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N4
dffeas \RAM1|ram~123 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~123 .is_wysiwyg = "true";
defparam \RAM1|ram~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N55
dffeas \RAM1|ram~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~75 .is_wysiwyg = "true";
defparam \RAM1|ram~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N25
dffeas \RAM1|ram~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~59 .is_wysiwyg = "true";
defparam \RAM1|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \RAM1|ram~139 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~139 .is_wysiwyg = "true";
defparam \RAM1|ram~139 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N0
cyclonev_lcell_comb \RAM1|ram~622 (
// Equation(s):
// \RAM1|ram~622_combout  = ( \RAM1|ram~139_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~80_combout ) # (\RAM1|ram~75_q ) ) ) ) # ( !\RAM1|ram~139_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~75_q  & !\ROM1|memROM~80_combout ) ) ) ) # ( 
// \RAM1|ram~139_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & ((\RAM1|ram~59_q ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~123_q )) ) ) ) # ( !\RAM1|ram~139_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~80_combout  & 
// ((\RAM1|ram~59_q ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~123_q )) ) ) )

	.dataa(!\RAM1|ram~123_q ),
	.datab(!\RAM1|ram~75_q ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\RAM1|ram~59_q ),
	.datae(!\RAM1|ram~139_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~622 .extended_lut = "off";
defparam \RAM1|ram~622 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \RAM1|ram~625 (
// Equation(s):
// \RAM1|ram~625_combout  = ( \ROM1|memROM~85_combout  & ( \RAM1|ram~622_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM1|ram~623_combout ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~624_combout )) ) ) ) # ( !\ROM1|memROM~85_combout  & ( 
// \RAM1|ram~622_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM1|ram~621_combout ) ) ) ) # ( \ROM1|memROM~85_combout  & ( !\RAM1|ram~622_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM1|ram~623_combout ))) # (\ROM1|memROM~27_combout  & 
// (\RAM1|ram~624_combout )) ) ) ) # ( !\ROM1|memROM~85_combout  & ( !\RAM1|ram~622_combout  & ( (\RAM1|ram~621_combout  & !\ROM1|memROM~27_combout ) ) ) )

	.dataa(!\RAM1|ram~621_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM1|ram~624_combout ),
	.datad(!\RAM1|ram~623_combout ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\RAM1|ram~622_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~625 .extended_lut = "off";
defparam \RAM1|ram~625 .lut_mask = 64'h444403CF777703CF;
defparam \RAM1|ram~625 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \RAM1|ram~371feeder (
// Equation(s):
// \RAM1|ram~371feeder_combout  = \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout 

	.dataa(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~371feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~371feeder .extended_lut = "off";
defparam \RAM1|ram~371feeder .lut_mask = 64'h5555555555555555;
defparam \RAM1|ram~371feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N10
dffeas \RAM1|ram~371 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~371 .is_wysiwyg = "true";
defparam \RAM1|ram~371 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \RAM1|ram~387feeder (
// Equation(s):
// \RAM1|ram~387feeder_combout  = \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~387feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~387feeder .extended_lut = "off";
defparam \RAM1|ram~387feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \RAM1|ram~387feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \RAM1|ram~387 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~387feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~387 .is_wysiwyg = "true";
defparam \RAM1|ram~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N40
dffeas \RAM1|ram~379 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~379 .is_wysiwyg = "true";
defparam \RAM1|ram~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \RAM1|ram~395 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~395 .is_wysiwyg = "true";
defparam \RAM1|ram~395 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \RAM1|ram~628 (
// Equation(s):
// \RAM1|ram~628_combout  = ( \RAM1|ram~395_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~379_q ) ) ) ) # ( !\RAM1|ram~395_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~379_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~395_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~371_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~387_q ))) ) ) ) # ( !\RAM1|ram~395_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~371_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~387_q ))) ) ) )

	.dataa(!\RAM1|ram~371_q ),
	.datab(!\RAM1|ram~387_q ),
	.datac(!\RAM1|ram~379_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~395_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~628 .extended_lut = "off";
defparam \RAM1|ram~628 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~628 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N58
dffeas \RAM1|ram~307 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~307 .is_wysiwyg = "true";
defparam \RAM1|ram~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N55
dffeas \RAM1|ram~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~315 .is_wysiwyg = "true";
defparam \RAM1|ram~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N7
dffeas \RAM1|ram~323 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~323 .is_wysiwyg = "true";
defparam \RAM1|ram~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \RAM1|ram~331 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~331 .is_wysiwyg = "true";
defparam \RAM1|ram~331 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \RAM1|ram~626 (
// Equation(s):
// \RAM1|ram~626_combout  = ( \RAM1|ram~331_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~315_q ) ) ) ) # ( !\RAM1|ram~331_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~315_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~331_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~307_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~323_q ))) ) ) ) # ( !\RAM1|ram~331_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~307_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~323_q ))) ) ) )

	.dataa(!\RAM1|ram~307_q ),
	.datab(!\RAM1|ram~315_q ),
	.datac(!\RAM1|ram~323_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~331_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~626 .extended_lut = "off";
defparam \RAM1|ram~626 .lut_mask = 64'h550F550F330033FF;
defparam \RAM1|ram~626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N35
dffeas \RAM1|ram~435 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~435 .is_wysiwyg = "true";
defparam \RAM1|ram~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N53
dffeas \RAM1|ram~443 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~443 .is_wysiwyg = "true";
defparam \RAM1|ram~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \RAM1|ram~451 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~451 .is_wysiwyg = "true";
defparam \RAM1|ram~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N20
dffeas \RAM1|ram~459 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~459 .is_wysiwyg = "true";
defparam \RAM1|ram~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \RAM1|ram~627 (
// Equation(s):
// \RAM1|ram~627_combout  = ( \RAM1|ram~459_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~443_q ) ) ) ) # ( !\RAM1|ram~459_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~443_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~459_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~435_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~451_q ))) ) ) ) # ( !\RAM1|ram~459_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~435_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~451_q ))) ) ) )

	.dataa(!\RAM1|ram~435_q ),
	.datab(!\RAM1|ram~443_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~451_q ),
	.datae(!\RAM1|ram~459_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~627 .extended_lut = "off";
defparam \RAM1|ram~627 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~627 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \RAM1|ram~523 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~523 .is_wysiwyg = "true";
defparam \RAM1|ram~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N58
dffeas \RAM1|ram~507 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~507 .is_wysiwyg = "true";
defparam \RAM1|ram~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N58
dffeas \RAM1|ram~499 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~499 .is_wysiwyg = "true";
defparam \RAM1|ram~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N50
dffeas \RAM1|ram~515 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~515 .is_wysiwyg = "true";
defparam \RAM1|ram~515 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \RAM1|ram~629 (
// Equation(s):
// \RAM1|ram~629_combout  = ( \RAM1|ram~515_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~27_combout ) # (\RAM1|ram~523_q ) ) ) ) # ( !\RAM1|ram~515_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~523_q  & \ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM1|ram~515_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM1|ram~499_q ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~507_q )) ) ) ) # ( !\RAM1|ram~515_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM1|ram~499_q ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~507_q )) ) ) )

	.dataa(!\RAM1|ram~523_q ),
	.datab(!\RAM1|ram~507_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM1|ram~499_q ),
	.datae(!\RAM1|ram~515_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~629 .extended_lut = "off";
defparam \RAM1|ram~629 .lut_mask = 64'h03F303F30505F5F5;
defparam \RAM1|ram~629 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \RAM1|ram~630 (
// Equation(s):
// \RAM1|ram~630_combout  = ( \RAM1|ram~627_combout  & ( \RAM1|ram~629_combout  & ( ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~626_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~628_combout ))) # (\ROM1|memROM~85_combout ) ) ) ) # ( 
// !\RAM1|ram~627_combout  & ( \RAM1|ram~629_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~626_combout  & !\ROM1|memROM~85_combout )))) # (\ROM1|memROM~80_combout  & (((\ROM1|memROM~85_combout )) # (\RAM1|ram~628_combout ))) ) ) ) # ( 
// \RAM1|ram~627_combout  & ( !\RAM1|ram~629_combout  & ( (!\ROM1|memROM~80_combout  & (((\ROM1|memROM~85_combout ) # (\RAM1|ram~626_combout )))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~628_combout  & ((!\ROM1|memROM~85_combout )))) ) ) ) # ( 
// !\RAM1|ram~627_combout  & ( !\RAM1|ram~629_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~626_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~628_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\RAM1|ram~628_combout ),
	.datac(!\RAM1|ram~626_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~627_combout ),
	.dataf(!\RAM1|ram~629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~630 .extended_lut = "off";
defparam \RAM1|ram~630 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \RAM1|ram~630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N53
dffeas \RAM1|ram~147 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~147 .is_wysiwyg = "true";
defparam \RAM1|ram~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \RAM1|ram~163feeder (
// Equation(s):
// \RAM1|ram~163feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~163feeder .extended_lut = "off";
defparam \RAM1|ram~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N26
dffeas \RAM1|ram~163 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~163 .is_wysiwyg = "true";
defparam \RAM1|ram~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N9
cyclonev_lcell_comb \RAM1|ram~155feeder (
// Equation(s):
// \RAM1|ram~155feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~155feeder .extended_lut = "off";
defparam \RAM1|ram~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N10
dffeas \RAM1|ram~155 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~155 .is_wysiwyg = "true";
defparam \RAM1|ram~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \RAM1|ram~171 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~171 .is_wysiwyg = "true";
defparam \RAM1|ram~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \RAM1|ram~612 (
// Equation(s):
// \RAM1|ram~612_combout  = ( \RAM1|ram~171_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM1|ram~163_q ) ) ) ) # ( !\RAM1|ram~171_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~163_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM1|ram~171_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM1|ram~147_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~155_q ))) ) ) ) # ( !\RAM1|ram~171_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM1|ram~147_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~155_q ))) ) ) )

	.dataa(!\RAM1|ram~147_q ),
	.datab(!\RAM1|ram~163_q ),
	.datac(!\RAM1|ram~155_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM1|ram~171_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~612 .extended_lut = "off";
defparam \RAM1|ram~612 .lut_mask = 64'h550F550F330033FF;
defparam \RAM1|ram~612 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N37
dffeas \RAM1|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~35 .is_wysiwyg = "true";
defparam \RAM1|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N23
dffeas \RAM1|ram~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~43 .is_wysiwyg = "true";
defparam \RAM1|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N13
dffeas \RAM1|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~19 .is_wysiwyg = "true";
defparam \RAM1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \RAM1|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~27 .is_wysiwyg = "true";
defparam \RAM1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \RAM1|ram~611 (
// Equation(s):
// \RAM1|ram~611_combout  = ( \RAM1|ram~27_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~43_q ) ) ) ) # ( !\RAM1|ram~27_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~43_q  & \ROM1|memROM~21_combout ) ) ) ) # ( \RAM1|ram~27_q  
// & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~19_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~35_q )) ) ) ) # ( !\RAM1|ram~27_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~19_q ))) # 
// (\ROM1|memROM~21_combout  & (\RAM1|ram~35_q )) ) ) )

	.dataa(!\RAM1|ram~35_q ),
	.datab(!\RAM1|ram~43_q ),
	.datac(!\RAM1|ram~19_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~27_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~611 .extended_lut = "off";
defparam \RAM1|ram~611 .lut_mask = 64'h0F550F550033FF33;
defparam \RAM1|ram~611 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \RAM1|ram~91feeder (
// Equation(s):
// \RAM1|ram~91feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~91feeder .extended_lut = "off";
defparam \RAM1|ram~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N22
dffeas \RAM1|ram~91 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~91 .is_wysiwyg = "true";
defparam \RAM1|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N28
dffeas \RAM1|ram~99 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~99 .is_wysiwyg = "true";
defparam \RAM1|ram~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \RAM1|ram~83feeder (
// Equation(s):
// \RAM1|ram~83feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~83feeder .extended_lut = "off";
defparam \RAM1|ram~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N43
dffeas \RAM1|ram~83 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~83 .is_wysiwyg = "true";
defparam \RAM1|ram~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N14
dffeas \RAM1|ram~107 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~107 .is_wysiwyg = "true";
defparam \RAM1|ram~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \RAM1|ram~613 (
// Equation(s):
// \RAM1|ram~613_combout  = ( \RAM1|ram~107_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~91_q ) ) ) ) # ( !\RAM1|ram~107_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~91_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~107_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~83_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~99_q )) ) ) ) # ( !\RAM1|ram~107_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~83_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~99_q )) ) ) )

	.dataa(!\RAM1|ram~91_q ),
	.datab(!\RAM1|ram~99_q ),
	.datac(!\RAM1|ram~83_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~107_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~613 .extended_lut = "off";
defparam \RAM1|ram~613 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~613 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N40
dffeas \RAM1|ram~219 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~219 .is_wysiwyg = "true";
defparam \RAM1|ram~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N40
dffeas \RAM1|ram~227 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~227 .is_wysiwyg = "true";
defparam \RAM1|ram~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N43
dffeas \RAM1|ram~211 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~211 .is_wysiwyg = "true";
defparam \RAM1|ram~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N38
dffeas \RAM1|ram~235 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~235 .is_wysiwyg = "true";
defparam \RAM1|ram~235 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \RAM1|ram~614 (
// Equation(s):
// \RAM1|ram~614_combout  = ( \RAM1|ram~235_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~219_q ) ) ) ) # ( !\RAM1|ram~235_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~219_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~235_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~211_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~227_q )) ) ) ) # ( !\RAM1|ram~235_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~211_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~227_q )) ) ) )

	.dataa(!\RAM1|ram~219_q ),
	.datab(!\RAM1|ram~227_q ),
	.datac(!\RAM1|ram~211_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~235_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~614 .extended_lut = "off";
defparam \RAM1|ram~614 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \RAM1|ram~615 (
// Equation(s):
// \RAM1|ram~615_combout  = ( \RAM1|ram~613_combout  & ( \RAM1|ram~614_combout  & ( ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~611_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~612_combout ))) # (\ROM1|memROM~80_combout ) ) ) ) # ( 
// !\RAM1|ram~613_combout  & ( \RAM1|ram~614_combout  & ( (!\ROM1|memROM~85_combout  & (((!\ROM1|memROM~80_combout  & \RAM1|ram~611_combout )))) # (\ROM1|memROM~85_combout  & (((\ROM1|memROM~80_combout )) # (\RAM1|ram~612_combout ))) ) ) ) # ( 
// \RAM1|ram~613_combout  & ( !\RAM1|ram~614_combout  & ( (!\ROM1|memROM~85_combout  & (((\RAM1|ram~611_combout ) # (\ROM1|memROM~80_combout )))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~612_combout  & (!\ROM1|memROM~80_combout ))) ) ) ) # ( 
// !\RAM1|ram~613_combout  & ( !\RAM1|ram~614_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~611_combout ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~612_combout )))) ) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\RAM1|ram~612_combout ),
	.datac(!\ROM1|memROM~80_combout ),
	.datad(!\RAM1|ram~611_combout ),
	.datae(!\RAM1|ram~613_combout ),
	.dataf(!\RAM1|ram~614_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~615 .extended_lut = "off";
defparam \RAM1|ram~615 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \RAM1|ram~615 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N58
dffeas \RAM1|ram~403 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~403 .is_wysiwyg = "true";
defparam \RAM1|ram~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N15
cyclonev_lcell_comb \RAM1|ram~275feeder (
// Equation(s):
// \RAM1|ram~275feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~275feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~275feeder .extended_lut = "off";
defparam \RAM1|ram~275feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~275feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N16
dffeas \RAM1|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~275 .is_wysiwyg = "true";
defparam \RAM1|ram~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N13
dffeas \RAM1|ram~291 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~291 .is_wysiwyg = "true";
defparam \RAM1|ram~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N14
dffeas \RAM1|ram~419 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~419 .is_wysiwyg = "true";
defparam \RAM1|ram~419 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \RAM1|ram~616 (
// Equation(s):
// \RAM1|ram~616_combout  = ( \RAM1|ram~419_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~291_q ) ) ) ) # ( !\RAM1|ram~419_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~291_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~419_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~275_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~403_q )) ) ) ) # ( !\RAM1|ram~419_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~275_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~403_q )) ) ) )

	.dataa(!\RAM1|ram~403_q ),
	.datab(!\RAM1|ram~275_q ),
	.datac(!\RAM1|ram~291_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~419_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~616 .extended_lut = "off";
defparam \RAM1|ram~616 .lut_mask = 64'h335533550F000FFF;
defparam \RAM1|ram~616 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N40
dffeas \RAM1|ram~475 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~475 .is_wysiwyg = "true";
defparam \RAM1|ram~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N11
dffeas \RAM1|ram~363 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~363 .is_wysiwyg = "true";
defparam \RAM1|ram~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N52
dffeas \RAM1|ram~347 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~347 .is_wysiwyg = "true";
defparam \RAM1|ram~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N32
dffeas \RAM1|ram~491 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~491 .is_wysiwyg = "true";
defparam \RAM1|ram~491 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \RAM1|ram~619 (
// Equation(s):
// \RAM1|ram~619_combout  = ( \RAM1|ram~491_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~363_q ) ) ) ) # ( !\RAM1|ram~491_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~363_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~491_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~347_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~475_q )) ) ) ) # ( !\RAM1|ram~491_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~347_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~475_q )) ) ) )

	.dataa(!\RAM1|ram~475_q ),
	.datab(!\RAM1|ram~363_q ),
	.datac(!\RAM1|ram~347_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~491_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~619 .extended_lut = "off";
defparam \RAM1|ram~619 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM1|ram~619 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \RAM1|ram~283feeder (
// Equation(s):
// \RAM1|ram~283feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~283feeder .extended_lut = "off";
defparam \RAM1|ram~283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~283feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N22
dffeas \RAM1|ram~283 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~283 .is_wysiwyg = "true";
defparam \RAM1|ram~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N17
dffeas \RAM1|ram~299 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~299 .is_wysiwyg = "true";
defparam \RAM1|ram~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N48
cyclonev_lcell_comb \RAM1|ram~411feeder (
// Equation(s):
// \RAM1|ram~411feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~411feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~411feeder .extended_lut = "off";
defparam \RAM1|ram~411feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~411feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N50
dffeas \RAM1|ram~411 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~411 .is_wysiwyg = "true";
defparam \RAM1|ram~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \RAM1|ram~427 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~427 .is_wysiwyg = "true";
defparam \RAM1|ram~427 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N24
cyclonev_lcell_comb \RAM1|ram~617 (
// Equation(s):
// \RAM1|ram~617_combout  = ( \RAM1|ram~427_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~299_q ) ) ) ) # ( !\RAM1|ram~427_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~299_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~427_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~283_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~411_q ))) ) ) ) # ( !\RAM1|ram~427_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~85_combout  & 
// (\RAM1|ram~283_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~411_q ))) ) ) )

	.dataa(!\RAM1|ram~283_q ),
	.datab(!\RAM1|ram~299_q ),
	.datac(!\RAM1|ram~411_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~427_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~617 .extended_lut = "off";
defparam \RAM1|ram~617 .lut_mask = 64'h550F550F330033FF;
defparam \RAM1|ram~617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N50
dffeas \RAM1|ram~483 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~483 .is_wysiwyg = "true";
defparam \RAM1|ram~483 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N15
cyclonev_lcell_comb \RAM1|ram~339feeder (
// Equation(s):
// \RAM1|ram~339feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~339feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~339feeder .extended_lut = "off";
defparam \RAM1|ram~339feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~339feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N16
dffeas \RAM1|ram~339 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~339 .is_wysiwyg = "true";
defparam \RAM1|ram~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N5
dffeas \RAM1|ram~355 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~355 .is_wysiwyg = "true";
defparam \RAM1|ram~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N28
dffeas \RAM1|ram~467 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~467 .is_wysiwyg = "true";
defparam \RAM1|ram~467 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N42
cyclonev_lcell_comb \RAM1|ram~618 (
// Equation(s):
// \RAM1|ram~618_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~483_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~355_q  ) ) ) # ( \ROM1|memROM~85_combout  & ( !\ROM1|memROM~21_combout  & 
// ( \RAM1|ram~467_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~339_q  ) ) )

	.dataa(!\RAM1|ram~483_q ),
	.datab(!\RAM1|ram~339_q ),
	.datac(!\RAM1|ram~355_q ),
	.datad(!\RAM1|ram~467_q ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~618 .extended_lut = "off";
defparam \RAM1|ram~618 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM1|ram~618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \RAM1|ram~620 (
// Equation(s):
// \RAM1|ram~620_combout  = ( \RAM1|ram~617_combout  & ( \RAM1|ram~618_combout  & ( (!\ROM1|memROM~80_combout  & (((\ROM1|memROM~27_combout )) # (\RAM1|ram~616_combout ))) # (\ROM1|memROM~80_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM1|ram~619_combout 
// )))) ) ) ) # ( !\RAM1|ram~617_combout  & ( \RAM1|ram~618_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~616_combout  & ((!\ROM1|memROM~27_combout )))) # (\ROM1|memROM~80_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM1|ram~619_combout )))) ) ) ) # 
// ( \RAM1|ram~617_combout  & ( !\RAM1|ram~618_combout  & ( (!\ROM1|memROM~80_combout  & (((\ROM1|memROM~27_combout )) # (\RAM1|ram~616_combout ))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~619_combout  & \ROM1|memROM~27_combout )))) ) ) ) # ( 
// !\RAM1|ram~617_combout  & ( !\RAM1|ram~618_combout  & ( (!\ROM1|memROM~80_combout  & (\RAM1|ram~616_combout  & ((!\ROM1|memROM~27_combout )))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~619_combout  & \ROM1|memROM~27_combout )))) ) ) )

	.dataa(!\RAM1|ram~616_combout ),
	.datab(!\ROM1|memROM~80_combout ),
	.datac(!\RAM1|ram~619_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM1|ram~617_combout ),
	.dataf(!\RAM1|ram~618_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~620 .extended_lut = "off";
defparam \RAM1|ram~620 .lut_mask = 64'h440344CF770377CF;
defparam \RAM1|ram~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \RAM1|ram~631 (
// Equation(s):
// \RAM1|ram~631_combout  = ( \RAM1|ram~615_combout  & ( \RAM1|ram~620_combout  & ( (!\ROM1|memROM~70_combout ) # ((!\ROM1|memROM~15_combout  & (\RAM1|ram~625_combout )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~630_combout )))) ) ) ) # ( 
// !\RAM1|ram~615_combout  & ( \RAM1|ram~620_combout  & ( (!\ROM1|memROM~70_combout  & (\ROM1|memROM~15_combout )) # (\ROM1|memROM~70_combout  & ((!\ROM1|memROM~15_combout  & (\RAM1|ram~625_combout )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~630_combout 
// ))))) ) ) ) # ( \RAM1|ram~615_combout  & ( !\RAM1|ram~620_combout  & ( (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~15_combout )) # (\ROM1|memROM~70_combout  & ((!\ROM1|memROM~15_combout  & (\RAM1|ram~625_combout )) # (\ROM1|memROM~15_combout  & 
// ((\RAM1|ram~630_combout ))))) ) ) ) # ( !\RAM1|ram~615_combout  & ( !\RAM1|ram~620_combout  & ( (\ROM1|memROM~70_combout  & ((!\ROM1|memROM~15_combout  & (\RAM1|ram~625_combout )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~630_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM1|ram~625_combout ),
	.datad(!\RAM1|ram~630_combout ),
	.datae(!\RAM1|ram~615_combout ),
	.dataf(!\RAM1|ram~620_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~631 .extended_lut = "off";
defparam \RAM1|ram~631 .lut_mask = 64'h04158C9D2637AEBF;
defparam \RAM1|ram~631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout  = ( \RAM1|ram~631_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((!\DECODER1|enableSWVector~3_combout ) # (\SW[4]~input_o )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & (\ROM1|memROM~85_combout 
// )) ) ) # ( !\RAM1|ram~631_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((\SW[4]~input_o  & \DECODER1|enableSWVector~3_combout )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & (\ROM1|memROM~85_combout )) ) )

	.dataa(!\ROM1|memROM~85_combout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\DECODER1|enableSWVector~3_combout ),
	.datad(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~631_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .lut_mask = 64'h03550355F355F355;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N18
cyclonev_lcell_comb \CPU|ULA|Add0~21 (
// Equation(s):
// \CPU|ULA|Add0~21_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  ) + ( \CPU|ULA|Add0~18  ))
// \CPU|ULA|Add0~22  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  ) + ( \CPU|ULA|Add0~18  ))

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~21_sumout ),
	.cout(\CPU|ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~21 .extended_lut = "off";
defparam \CPU|ULA|Add0~21 .lut_mask = 64'h0000FF000000CE31;
defparam \CPU|ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[5]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[5]~feeder_combout  = ( \CPU|ULA|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \CPU|ULA|saida[5]~10 (
// Equation(s):
// \CPU|ULA|saida[5]~10_combout  = ( !\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & (\CPU|Dec_Instruction|sinais_controle~1_combout  & ((\CPU|Dec_Instruction|sinais_controle~2_combout ) # 
// (\CPU|Dec_Instruction|Equal12~2_combout )))) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datad(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[5]~10 .extended_lut = "off";
defparam \CPU|ULA|saida[5]~10 .lut_mask = 64'h0222022200000000;
defparam \CPU|ULA|saida[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \CPU|ULA|saida[5]~11 (
// Equation(s):
// \CPU|ULA|saida[5]~11_combout  = ( \RAM1|ram~652_combout  & ( !\CPU|ULA|saida[5]~10_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((!\DECODER1|enableSWVector~3_combout ) # (\SW[5]~input_o )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (\ROM1|memROM~15_combout )) ) ) ) # ( !\RAM1|ram~652_combout  & ( !\CPU|ULA|saida[5]~10_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((\SW[5]~input_o  & \DECODER1|enableSWVector~3_combout )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (\ROM1|memROM~15_combout )) ) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\SW[5]~input_o ),
	.datad(!\DECODER1|enableSWVector~3_combout ),
	.datae(!\RAM1|ram~652_combout ),
	.dataf(!\CPU|ULA|saida[5]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[5]~11 .extended_lut = "off";
defparam \CPU|ULA|saida[5]~11 .lut_mask = 64'h111BBB1B00000000;
defparam \CPU|ULA|saida[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \CPU|Bloco_Reg|REG1|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[5]~feeder_combout ),
	.asdata(\CPU|ULA|saida[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \CPU|Bloco_Reg|REG2|DOUT[5]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG2|DOUT[5]~feeder_combout  = ( \CPU|ULA|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG2|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG2|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG2|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \CPU|Bloco_Reg|REG2|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG2|DOUT[5]~feeder_combout ),
	.asdata(\CPU|ULA|saida[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG2|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG2|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[5]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[5]~feeder_combout  = ( \CPU|ULA|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N49
dffeas \CPU|Bloco_Reg|REG0|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[5]~feeder_combout ),
	.asdata(\CPU|ULA|saida[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \CPU|Bloco_Reg|REG3|DOUT[5]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG3|DOUT[5]~feeder_combout  = ( \CPU|ULA|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG3|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[5]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG3|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG3|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \CPU|Bloco_Reg|REG3|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG3|DOUT[5]~feeder_combout ),
	.asdata(\CPU|ULA|saida[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG3|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG3|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N18
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  = ( \CPU|Bloco_Reg|REG3|DOUT [5] & ( \ROM1|memROM~89_combout  & ( (\ROM1|memROM~6_combout ) # (\CPU|Bloco_Reg|REG1|DOUT [5]) ) ) ) # ( !\CPU|Bloco_Reg|REG3|DOUT [5] & ( \ROM1|memROM~89_combout  & ( 
// (\CPU|Bloco_Reg|REG1|DOUT [5] & !\ROM1|memROM~6_combout ) ) ) ) # ( \CPU|Bloco_Reg|REG3|DOUT [5] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [5]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG2|DOUT [5])) ) 
// ) ) # ( !\CPU|Bloco_Reg|REG3|DOUT [5] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG0|DOUT [5]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG2|DOUT [5])) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG1|DOUT [5]),
	.datab(!\CPU|Bloco_Reg|REG2|DOUT [5]),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\CPU|Bloco_Reg|REG0|DOUT [5]),
	.datae(!\CPU|Bloco_Reg|REG3|DOUT [5]),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5 .lut_mask = 64'h03F303F350505F5F;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N25
dffeas \RAM1|ram~100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~100 .is_wysiwyg = "true";
defparam \RAM1|ram~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \RAM1|ram~68feeder (
// Equation(s):
// \RAM1|ram~68feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~68feeder .extended_lut = "off";
defparam \RAM1|ram~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N26
dffeas \RAM1|ram~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~68 .is_wysiwyg = "true";
defparam \RAM1|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \RAM1|ram~36feeder (
// Equation(s):
// \RAM1|ram~36feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~36feeder .extended_lut = "off";
defparam \RAM1|ram~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N46
dffeas \RAM1|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~36 .is_wysiwyg = "true";
defparam \RAM1|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N49
dffeas \RAM1|ram~132 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~132 .is_wysiwyg = "true";
defparam \RAM1|ram~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \RAM1|ram~634 (
// Equation(s):
// \RAM1|ram~634_combout  = ( \ROM1|memROM~70_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~132_q  ) ) ) # ( !\ROM1|memROM~70_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~100_q  ) ) ) # ( \ROM1|memROM~70_combout  & ( !\ROM1|memROM~80_combout  & 
// ( \RAM1|ram~68_q  ) ) ) # ( !\ROM1|memROM~70_combout  & ( !\ROM1|memROM~80_combout  & ( \RAM1|ram~36_q  ) ) )

	.dataa(!\RAM1|ram~100_q ),
	.datab(!\RAM1|ram~68_q ),
	.datac(!\RAM1|ram~36_q ),
	.datad(!\RAM1|ram~132_q ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~634 .extended_lut = "off";
defparam \RAM1|ram~634 .lut_mask = 64'h0F0F3333555500FF;
defparam \RAM1|ram~634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N58
dffeas \RAM1|ram~116 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~116 .is_wysiwyg = "true";
defparam \RAM1|ram~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N21
cyclonev_lcell_comb \RAM1|ram~84feeder (
// Equation(s):
// \RAM1|ram~84feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~84feeder .extended_lut = "off";
defparam \RAM1|ram~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N22
dffeas \RAM1|ram~84 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~84 .is_wysiwyg = "true";
defparam \RAM1|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N47
dffeas \RAM1|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~20 .is_wysiwyg = "true";
defparam \RAM1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \RAM1|ram~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~52 .is_wysiwyg = "true";
defparam \RAM1|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \RAM1|ram~632 (
// Equation(s):
// \RAM1|ram~632_combout  = ( \RAM1|ram~52_q  & ( \ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~84_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~116_q )) ) ) ) # ( !\RAM1|ram~52_q  & ( \ROM1|memROM~80_combout  & ( 
// (!\ROM1|memROM~70_combout  & ((\RAM1|ram~84_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~116_q )) ) ) ) # ( \RAM1|ram~52_q  & ( !\ROM1|memROM~80_combout  & ( (\RAM1|ram~20_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~52_q  & ( 
// !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~20_q ) ) ) )

	.dataa(!\RAM1|ram~116_q ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\RAM1|ram~84_q ),
	.datad(!\RAM1|ram~20_q ),
	.datae(!\RAM1|ram~52_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~632 .extended_lut = "off";
defparam \RAM1|ram~632 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \RAM1|ram~632 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N17
dffeas \RAM1|ram~196 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~196 .is_wysiwyg = "true";
defparam \RAM1|ram~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N59
dffeas \RAM1|ram~228 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~228 .is_wysiwyg = "true";
defparam \RAM1|ram~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N46
dffeas \RAM1|ram~164 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~164 .is_wysiwyg = "true";
defparam \RAM1|ram~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N20
dffeas \RAM1|ram~260 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~260 .is_wysiwyg = "true";
defparam \RAM1|ram~260 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \RAM1|ram~635 (
// Equation(s):
// \RAM1|ram~635_combout  = ( \RAM1|ram~260_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~228_q ) ) ) ) # ( !\RAM1|ram~260_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~228_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~260_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~164_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~196_q )) ) ) ) # ( !\RAM1|ram~260_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~164_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~196_q )) ) ) )

	.dataa(!\RAM1|ram~196_q ),
	.datab(!\RAM1|ram~228_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~164_q ),
	.datae(!\RAM1|ram~260_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~635 .extended_lut = "off";
defparam \RAM1|ram~635 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~635 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N6
cyclonev_lcell_comb \RAM1|ram~212feeder (
// Equation(s):
// \RAM1|ram~212feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~212feeder .extended_lut = "off";
defparam \RAM1|ram~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N7
dffeas \RAM1|ram~212 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~212 .is_wysiwyg = "true";
defparam \RAM1|ram~212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \RAM1|ram~148feeder (
// Equation(s):
// \RAM1|ram~148feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~148feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~148feeder .extended_lut = "off";
defparam \RAM1|ram~148feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~148feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N25
dffeas \RAM1|ram~148 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~148 .is_wysiwyg = "true";
defparam \RAM1|ram~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N17
dffeas \RAM1|ram~180 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~180 .is_wysiwyg = "true";
defparam \RAM1|ram~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N5
dffeas \RAM1|ram~244 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~244 .is_wysiwyg = "true";
defparam \RAM1|ram~244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N3
cyclonev_lcell_comb \RAM1|ram~633 (
// Equation(s):
// \RAM1|ram~633_combout  = ( \RAM1|ram~244_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~212_q ) ) ) ) # ( !\RAM1|ram~244_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~212_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~244_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~148_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~180_q ))) ) ) ) # ( !\RAM1|ram~244_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~148_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~180_q ))) ) ) )

	.dataa(!\RAM1|ram~212_q ),
	.datab(!\RAM1|ram~148_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~180_q ),
	.datae(!\RAM1|ram~244_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~633 .extended_lut = "off";
defparam \RAM1|ram~633 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \RAM1|ram~636 (
// Equation(s):
// \RAM1|ram~636_combout  = ( \RAM1|ram~635_combout  & ( \RAM1|ram~633_combout  & ( ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~632_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~634_combout ))) # (\ROM1|memROM~85_combout ) ) ) ) # ( 
// !\RAM1|ram~635_combout  & ( \RAM1|ram~633_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~632_combout )) # (\ROM1|memROM~85_combout ))) # (\ROM1|memROM~21_combout  & (!\ROM1|memROM~85_combout  & (\RAM1|ram~634_combout ))) ) ) ) # ( 
// \RAM1|ram~635_combout  & ( !\RAM1|ram~633_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~85_combout  & ((\RAM1|ram~632_combout )))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~634_combout )) # (\ROM1|memROM~85_combout ))) ) ) ) # ( 
// !\RAM1|ram~635_combout  & ( !\RAM1|ram~633_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~632_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~634_combout )))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~634_combout ),
	.datad(!\RAM1|ram~632_combout ),
	.datae(!\RAM1|ram~635_combout ),
	.dataf(!\RAM1|ram~633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~636 .extended_lut = "off";
defparam \RAM1|ram~636 .lut_mask = 64'h048C159D26AE37BF;
defparam \RAM1|ram~636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N19
dffeas \RAM1|ram~220 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~220 .is_wysiwyg = "true";
defparam \RAM1|ram~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N46
dffeas \RAM1|ram~236 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~236 .is_wysiwyg = "true";
defparam \RAM1|ram~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N28
dffeas \RAM1|ram~252 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~252 .is_wysiwyg = "true";
defparam \RAM1|ram~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \RAM1|ram~268 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~268 .is_wysiwyg = "true";
defparam \RAM1|ram~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \RAM1|ram~645 (
// Equation(s):
// \RAM1|ram~645_combout  = ( \RAM1|ram~268_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~236_q ) # (\ROM1|memROM~70_combout ) ) ) ) # ( !\RAM1|ram~268_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & \RAM1|ram~236_q ) ) ) ) # ( 
// \RAM1|ram~268_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~220_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~252_q ))) ) ) ) # ( !\RAM1|ram~268_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~220_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~252_q ))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\RAM1|ram~220_q ),
	.datac(!\RAM1|ram~236_q ),
	.datad(!\RAM1|ram~252_q ),
	.datae(!\RAM1|ram~268_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~645 .extended_lut = "off";
defparam \RAM1|ram~645 .lut_mask = 64'h227722770A0A5F5F;
defparam \RAM1|ram~645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N31
dffeas \RAM1|ram~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~44 .is_wysiwyg = "true";
defparam \RAM1|ram~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N9
cyclonev_lcell_comb \RAM1|ram~60feeder (
// Equation(s):
// \RAM1|ram~60feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~60feeder .extended_lut = "off";
defparam \RAM1|ram~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N10
dffeas \RAM1|ram~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~60 .is_wysiwyg = "true";
defparam \RAM1|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N31
dffeas \RAM1|ram~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~76 .is_wysiwyg = "true";
defparam \RAM1|ram~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N7
dffeas \RAM1|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~28 .is_wysiwyg = "true";
defparam \RAM1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \RAM1|ram~642 (
// Equation(s):
// \RAM1|ram~642_combout  = ( \RAM1|ram~28_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~44_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~76_q ))) ) ) ) # ( !\RAM1|ram~28_q  & ( \ROM1|memROM~21_combout  & ( 
// (!\ROM1|memROM~70_combout  & (\RAM1|ram~44_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~76_q ))) ) ) ) # ( \RAM1|ram~28_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout ) # (\RAM1|ram~60_q ) ) ) ) # ( !\RAM1|ram~28_q  & ( 
// !\ROM1|memROM~21_combout  & ( (\RAM1|ram~60_q  & \ROM1|memROM~70_combout ) ) ) )

	.dataa(!\RAM1|ram~44_q ),
	.datab(!\RAM1|ram~60_q ),
	.datac(!\RAM1|ram~76_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~28_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~642 .extended_lut = "off";
defparam \RAM1|ram~642 .lut_mask = 64'h0033FF33550F550F;
defparam \RAM1|ram~642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \RAM1|ram~124feeder (
// Equation(s):
// \RAM1|ram~124feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~124feeder .extended_lut = "off";
defparam \RAM1|ram~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N4
dffeas \RAM1|ram~124 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~124 .is_wysiwyg = "true";
defparam \RAM1|ram~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N16
dffeas \RAM1|ram~108 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~108 .is_wysiwyg = "true";
defparam \RAM1|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \RAM1|ram~92feeder (
// Equation(s):
// \RAM1|ram~92feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~92feeder .extended_lut = "off";
defparam \RAM1|ram~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \RAM1|ram~92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~92 .is_wysiwyg = "true";
defparam \RAM1|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N5
dffeas \RAM1|ram~140 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~140 .is_wysiwyg = "true";
defparam \RAM1|ram~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \RAM1|ram~644 (
// Equation(s):
// \RAM1|ram~644_combout  = ( \RAM1|ram~140_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~108_q ) ) ) ) # ( !\RAM1|ram~140_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~108_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~140_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~92_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~124_q )) ) ) ) # ( !\RAM1|ram~140_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~92_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~124_q )) ) ) )

	.dataa(!\RAM1|ram~124_q ),
	.datab(!\RAM1|ram~108_q ),
	.datac(!\RAM1|ram~92_q ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\RAM1|ram~140_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~644 .extended_lut = "off";
defparam \RAM1|ram~644 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM1|ram~644 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N10
dffeas \RAM1|ram~172 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~172 .is_wysiwyg = "true";
defparam \RAM1|ram~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \RAM1|ram~188 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~188 .is_wysiwyg = "true";
defparam \RAM1|ram~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N25
dffeas \RAM1|ram~156 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~156 .is_wysiwyg = "true";
defparam \RAM1|ram~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \RAM1|ram~204 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~204 .is_wysiwyg = "true";
defparam \RAM1|ram~204 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \RAM1|ram~643 (
// Equation(s):
// \RAM1|ram~643_combout  = ( \RAM1|ram~204_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~172_q ) ) ) ) # ( !\RAM1|ram~204_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~172_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~204_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~156_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~188_q )) ) ) ) # ( !\RAM1|ram~204_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~156_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~188_q )) ) ) )

	.dataa(!\RAM1|ram~172_q ),
	.datab(!\RAM1|ram~188_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~156_q ),
	.datae(!\RAM1|ram~204_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~643 .extended_lut = "off";
defparam \RAM1|ram~643 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~643 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \RAM1|ram~646 (
// Equation(s):
// \RAM1|ram~646_combout  = ( \RAM1|ram~644_combout  & ( \RAM1|ram~643_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~642_combout )) # (\ROM1|memROM~85_combout ))) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout ) # ((\RAM1|ram~645_combout 
// )))) ) ) ) # ( !\RAM1|ram~644_combout  & ( \RAM1|ram~643_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~642_combout )) # (\ROM1|memROM~85_combout ))) # (\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout  & (\RAM1|ram~645_combout ))) ) ) ) # ( 
// \RAM1|ram~644_combout  & ( !\RAM1|ram~643_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & ((\RAM1|ram~642_combout )))) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout ) # ((\RAM1|ram~645_combout )))) ) ) ) # ( 
// !\RAM1|ram~644_combout  & ( !\RAM1|ram~643_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & ((\RAM1|ram~642_combout )))) # (\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout  & (\RAM1|ram~645_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~645_combout ),
	.datad(!\RAM1|ram~642_combout ),
	.datae(!\RAM1|ram~644_combout ),
	.dataf(!\RAM1|ram~643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~646 .extended_lut = "off";
defparam \RAM1|ram~646 .lut_mask = 64'h018945CD23AB67EF;
defparam \RAM1|ram~646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \RAM1|ram~348feeder (
// Equation(s):
// \RAM1|ram~348feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~348feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~348feeder .extended_lut = "off";
defparam \RAM1|ram~348feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~348feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \RAM1|ram~348 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~348 .is_wysiwyg = "true";
defparam \RAM1|ram~348 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \RAM1|ram~284feeder (
// Equation(s):
// \RAM1|ram~284feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~284feeder .extended_lut = "off";
defparam \RAM1|ram~284feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~284feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N16
dffeas \RAM1|ram~284 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~284 .is_wysiwyg = "true";
defparam \RAM1|ram~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N37
dffeas \RAM1|ram~412 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~412 .is_wysiwyg = "true";
defparam \RAM1|ram~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N5
dffeas \RAM1|ram~476 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~476 .is_wysiwyg = "true";
defparam \RAM1|ram~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \RAM1|ram~647 (
// Equation(s):
// \RAM1|ram~647_combout  = ( \RAM1|ram~476_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~348_q ) ) ) ) # ( !\RAM1|ram~476_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~348_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~476_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~284_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~412_q ))) ) ) ) # ( !\RAM1|ram~476_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~85_combout  & 
// (\RAM1|ram~284_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~412_q ))) ) ) )

	.dataa(!\RAM1|ram~348_q ),
	.datab(!\RAM1|ram~284_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~412_q ),
	.datae(!\RAM1|ram~476_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~647 .extended_lut = "off";
defparam \RAM1|ram~647 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N40
dffeas \RAM1|ram~396 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~396 .is_wysiwyg = "true";
defparam \RAM1|ram~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N43
dffeas \RAM1|ram~460 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~460 .is_wysiwyg = "true";
defparam \RAM1|ram~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N16
dffeas \RAM1|ram~524 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~524 .is_wysiwyg = "true";
defparam \RAM1|ram~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \RAM1|ram~332 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~332 .is_wysiwyg = "true";
defparam \RAM1|ram~332 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \RAM1|ram~650 (
// Equation(s):
// \RAM1|ram~650_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~524_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( \ROM1|memROM~80_combout  & ( \RAM1|ram~396_q  ) ) ) # ( \ROM1|memROM~85_combout  & ( !\ROM1|memROM~80_combout  & 
// ( \RAM1|ram~460_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~80_combout  & ( \RAM1|ram~332_q  ) ) )

	.dataa(!\RAM1|ram~396_q ),
	.datab(!\RAM1|ram~460_q ),
	.datac(!\RAM1|ram~524_q ),
	.datad(!\RAM1|ram~332_q ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~650 .extended_lut = "off";
defparam \RAM1|ram~650 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM1|ram~650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N21
cyclonev_lcell_comb \RAM1|ram~300feeder (
// Equation(s):
// \RAM1|ram~300feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~300feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~300feeder .extended_lut = "off";
defparam \RAM1|ram~300feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~300feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N22
dffeas \RAM1|ram~300 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~300 .is_wysiwyg = "true";
defparam \RAM1|ram~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N10
dffeas \RAM1|ram~428 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~428 .is_wysiwyg = "true";
defparam \RAM1|ram~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N46
dffeas \RAM1|ram~364 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~364 .is_wysiwyg = "true";
defparam \RAM1|ram~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N50
dffeas \RAM1|ram~492 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~492 .is_wysiwyg = "true";
defparam \RAM1|ram~492 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \RAM1|ram~649 (
// Equation(s):
// \RAM1|ram~649_combout  = ( \RAM1|ram~492_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~364_q ) # (\ROM1|memROM~85_combout ) ) ) ) # ( !\RAM1|ram~492_q  & ( \ROM1|memROM~80_combout  & ( (!\ROM1|memROM~85_combout  & \RAM1|ram~364_q ) ) ) ) # ( 
// \RAM1|ram~492_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~300_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~428_q ))) ) ) ) # ( !\RAM1|ram~492_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~85_combout  & 
// (\RAM1|ram~300_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~428_q ))) ) ) )

	.dataa(!\RAM1|ram~300_q ),
	.datab(!\RAM1|ram~428_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~364_q ),
	.datae(!\RAM1|ram~492_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~649 .extended_lut = "off";
defparam \RAM1|ram~649 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \RAM1|ram~444feeder (
// Equation(s):
// \RAM1|ram~444feeder_combout  = \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~444feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~444feeder .extended_lut = "off";
defparam \RAM1|ram~444feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM1|ram~444feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N25
dffeas \RAM1|ram~444 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~444 .is_wysiwyg = "true";
defparam \RAM1|ram~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N22
dffeas \RAM1|ram~380 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~380 .is_wysiwyg = "true";
defparam \RAM1|ram~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N47
dffeas \RAM1|ram~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~316 .is_wysiwyg = "true";
defparam \RAM1|ram~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N53
dffeas \RAM1|ram~508 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~508 .is_wysiwyg = "true";
defparam \RAM1|ram~508 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N51
cyclonev_lcell_comb \RAM1|ram~648 (
// Equation(s):
// \RAM1|ram~648_combout  = ( \RAM1|ram~508_q  & ( \ROM1|memROM~80_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~380_q ) ) ) ) # ( !\RAM1|ram~508_q  & ( \ROM1|memROM~80_combout  & ( (\RAM1|ram~380_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~508_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~316_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~444_q )) ) ) ) # ( !\RAM1|ram~508_q  & ( !\ROM1|memROM~80_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~316_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~444_q )) ) ) )

	.dataa(!\RAM1|ram~444_q ),
	.datab(!\RAM1|ram~380_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~316_q ),
	.datae(!\RAM1|ram~508_q ),
	.dataf(!\ROM1|memROM~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~648 .extended_lut = "off";
defparam \RAM1|ram~648 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \RAM1|ram~651 (
// Equation(s):
// \RAM1|ram~651_combout  = ( \RAM1|ram~649_combout  & ( \RAM1|ram~648_combout  & ( (!\ROM1|memROM~70_combout  & (((\RAM1|ram~647_combout )) # (\ROM1|memROM~21_combout ))) # (\ROM1|memROM~70_combout  & ((!\ROM1|memROM~21_combout ) # ((\RAM1|ram~650_combout 
// )))) ) ) ) # ( !\RAM1|ram~649_combout  & ( \RAM1|ram~648_combout  & ( (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~21_combout  & (\RAM1|ram~647_combout ))) # (\ROM1|memROM~70_combout  & ((!\ROM1|memROM~21_combout ) # ((\RAM1|ram~650_combout )))) ) ) ) # ( 
// \RAM1|ram~649_combout  & ( !\RAM1|ram~648_combout  & ( (!\ROM1|memROM~70_combout  & (((\RAM1|ram~647_combout )) # (\ROM1|memROM~21_combout ))) # (\ROM1|memROM~70_combout  & (\ROM1|memROM~21_combout  & ((\RAM1|ram~650_combout )))) ) ) ) # ( 
// !\RAM1|ram~649_combout  & ( !\RAM1|ram~648_combout  & ( (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~21_combout  & (\RAM1|ram~647_combout ))) # (\ROM1|memROM~70_combout  & (\ROM1|memROM~21_combout  & ((\RAM1|ram~650_combout )))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~647_combout ),
	.datad(!\RAM1|ram~650_combout ),
	.datae(!\RAM1|ram~649_combout ),
	.dataf(!\RAM1|ram~648_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~651 .extended_lut = "off";
defparam \RAM1|ram~651 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \RAM1|ram~651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N11
dffeas \RAM1|ram~372 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~372 .is_wysiwyg = "true";
defparam \RAM1|ram~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \RAM1|ram~468 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~468 .is_wysiwyg = "true";
defparam \RAM1|ram~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N22
dffeas \RAM1|ram~340 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~340 .is_wysiwyg = "true";
defparam \RAM1|ram~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N14
dffeas \RAM1|ram~500 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~500 .is_wysiwyg = "true";
defparam \RAM1|ram~500 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \RAM1|ram~639 (
// Equation(s):
// \RAM1|ram~639_combout  = ( \RAM1|ram~500_q  & ( \ROM1|memROM~85_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~468_q ) ) ) ) # ( !\RAM1|ram~500_q  & ( \ROM1|memROM~85_combout  & ( (\RAM1|ram~468_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~500_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & ((\RAM1|ram~340_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~372_q )) ) ) ) # ( !\RAM1|ram~500_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & 
// ((\RAM1|ram~340_q ))) # (\ROM1|memROM~70_combout  & (\RAM1|ram~372_q )) ) ) )

	.dataa(!\RAM1|ram~372_q ),
	.datab(!\RAM1|ram~468_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~340_q ),
	.datae(!\RAM1|ram~500_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~639 .extended_lut = "off";
defparam \RAM1|ram~639 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N47
dffeas \RAM1|ram~388 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~388 .is_wysiwyg = "true";
defparam \RAM1|ram~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N31
dffeas \RAM1|ram~356 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~356 .is_wysiwyg = "true";
defparam \RAM1|ram~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N19
dffeas \RAM1|ram~516 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~516 .is_wysiwyg = "true";
defparam \RAM1|ram~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N40
dffeas \RAM1|ram~484 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~484 .is_wysiwyg = "true";
defparam \RAM1|ram~484 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N45
cyclonev_lcell_comb \RAM1|ram~640 (
// Equation(s):
// \RAM1|ram~640_combout  = ( \ROM1|memROM~85_combout  & ( \ROM1|memROM~70_combout  & ( \RAM1|ram~516_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( \ROM1|memROM~70_combout  & ( \RAM1|ram~388_q  ) ) ) # ( \ROM1|memROM~85_combout  & ( !\ROM1|memROM~70_combout  & 
// ( \RAM1|ram~484_q  ) ) ) # ( !\ROM1|memROM~85_combout  & ( !\ROM1|memROM~70_combout  & ( \RAM1|ram~356_q  ) ) )

	.dataa(!\RAM1|ram~388_q ),
	.datab(!\RAM1|ram~356_q ),
	.datac(!\RAM1|ram~516_q ),
	.datad(!\RAM1|ram~484_q ),
	.datae(!\ROM1|memROM~85_combout ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~640 .extended_lut = "off";
defparam \RAM1|ram~640 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM1|ram~640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N37
dffeas \RAM1|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~276 .is_wysiwyg = "true";
defparam \RAM1|ram~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N55
dffeas \RAM1|ram~404 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~404 .is_wysiwyg = "true";
defparam \RAM1|ram~404 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N24
cyclonev_lcell_comb \RAM1|ram~308feeder (
// Equation(s):
// \RAM1|ram~308feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~308feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~308feeder .extended_lut = "off";
defparam \RAM1|ram~308feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~308feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N25
dffeas \RAM1|ram~308 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~308 .is_wysiwyg = "true";
defparam \RAM1|ram~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N38
dffeas \RAM1|ram~436 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~436 .is_wysiwyg = "true";
defparam \RAM1|ram~436 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \RAM1|ram~637 (
// Equation(s):
// \RAM1|ram~637_combout  = ( \RAM1|ram~436_q  & ( \ROM1|memROM~85_combout  & ( (\ROM1|memROM~70_combout ) # (\RAM1|ram~404_q ) ) ) ) # ( !\RAM1|ram~436_q  & ( \ROM1|memROM~85_combout  & ( (\RAM1|ram~404_q  & !\ROM1|memROM~70_combout ) ) ) ) # ( 
// \RAM1|ram~436_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~276_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~308_q ))) ) ) ) # ( !\RAM1|ram~436_q  & ( !\ROM1|memROM~85_combout  & ( (!\ROM1|memROM~70_combout  & 
// (\RAM1|ram~276_q )) # (\ROM1|memROM~70_combout  & ((\RAM1|ram~308_q ))) ) ) )

	.dataa(!\RAM1|ram~276_q ),
	.datab(!\RAM1|ram~404_q ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\RAM1|ram~308_q ),
	.datae(!\RAM1|ram~436_q ),
	.dataf(!\ROM1|memROM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~637 .extended_lut = "off";
defparam \RAM1|ram~637 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N30
cyclonev_lcell_comb \RAM1|ram~324feeder (
// Equation(s):
// \RAM1|ram~324feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~324feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~324feeder .extended_lut = "off";
defparam \RAM1|ram~324feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~324feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N31
dffeas \RAM1|ram~324 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~324 .is_wysiwyg = "true";
defparam \RAM1|ram~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N47
dffeas \RAM1|ram~292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~292 .is_wysiwyg = "true";
defparam \RAM1|ram~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N38
dffeas \RAM1|ram~420 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~420 .is_wysiwyg = "true";
defparam \RAM1|ram~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N50
dffeas \RAM1|ram~452 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~452 .is_wysiwyg = "true";
defparam \RAM1|ram~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \RAM1|ram~638 (
// Equation(s):
// \RAM1|ram~638_combout  = ( \RAM1|ram~452_q  & ( \ROM1|memROM~70_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~324_q ) ) ) ) # ( !\RAM1|ram~452_q  & ( \ROM1|memROM~70_combout  & ( (\RAM1|ram~324_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~452_q  & ( !\ROM1|memROM~70_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~292_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~420_q ))) ) ) ) # ( !\RAM1|ram~452_q  & ( !\ROM1|memROM~70_combout  & ( (!\ROM1|memROM~85_combout  & 
// (\RAM1|ram~292_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~420_q ))) ) ) )

	.dataa(!\RAM1|ram~324_q ),
	.datab(!\RAM1|ram~292_q ),
	.datac(!\RAM1|ram~420_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~452_q ),
	.dataf(!\ROM1|memROM~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~638 .extended_lut = "off";
defparam \RAM1|ram~638 .lut_mask = 64'h330F330F550055FF;
defparam \RAM1|ram~638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \RAM1|ram~641 (
// Equation(s):
// \RAM1|ram~641_combout  = ( \RAM1|ram~637_combout  & ( \RAM1|ram~638_combout  & ( (!\ROM1|memROM~80_combout ) # ((!\ROM1|memROM~21_combout  & (\RAM1|ram~639_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~640_combout )))) ) ) ) # ( 
// !\RAM1|ram~637_combout  & ( \RAM1|ram~638_combout  & ( (!\ROM1|memROM~80_combout  & (((\ROM1|memROM~21_combout )))) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~639_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~640_combout 
// ))))) ) ) ) # ( \RAM1|ram~637_combout  & ( !\RAM1|ram~638_combout  & ( (!\ROM1|memROM~80_combout  & (((!\ROM1|memROM~21_combout )))) # (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~639_combout )) # (\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~640_combout ))))) ) ) ) # ( !\RAM1|ram~637_combout  & ( !\RAM1|ram~638_combout  & ( (\ROM1|memROM~80_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~639_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~640_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\RAM1|ram~639_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~640_combout ),
	.datae(!\RAM1|ram~637_combout ),
	.dataf(!\RAM1|ram~638_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~641 .extended_lut = "off";
defparam \RAM1|ram~641 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \RAM1|ram~641 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \RAM1|ram~652 (
// Equation(s):
// \RAM1|ram~652_combout  = ( \RAM1|ram~651_combout  & ( \RAM1|ram~641_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM1|ram~636_combout )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~646_combout )))) # (\ROM1|memROM~15_combout ) ) ) ) # ( 
// !\RAM1|ram~651_combout  & ( \RAM1|ram~641_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~15_combout )) # (\RAM1|ram~636_combout ))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~15_combout  & \RAM1|ram~646_combout )))) ) ) ) # ( 
// \RAM1|ram~651_combout  & ( !\RAM1|ram~641_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM1|ram~636_combout  & (!\ROM1|memROM~15_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM1|ram~646_combout ) # (\ROM1|memROM~15_combout )))) ) ) ) # ( 
// !\RAM1|ram~651_combout  & ( !\RAM1|ram~641_combout  & ( (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~27_combout  & (\RAM1|ram~636_combout )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~646_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM1|ram~636_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~646_combout ),
	.datae(!\RAM1|ram~651_combout ),
	.dataf(!\RAM1|ram~641_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~652 .extended_lut = "off";
defparam \RAM1|ram~652 .lut_mask = 64'h207025752A7A2F7F;
defparam \RAM1|ram~652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout  = ( \CPU|Dec_Instruction|Equal12~0_combout  & ( \RAM1|ram~652_combout  & ( \ROM1|memROM~15_combout  ) ) ) # ( !\CPU|Dec_Instruction|Equal12~0_combout  & ( \RAM1|ram~652_combout  & ( 
// (!\DECODER1|enableSWVector~3_combout ) # (\SW[5]~input_o ) ) ) ) # ( \CPU|Dec_Instruction|Equal12~0_combout  & ( !\RAM1|ram~652_combout  & ( \ROM1|memROM~15_combout  ) ) ) # ( !\CPU|Dec_Instruction|Equal12~0_combout  & ( !\RAM1|ram~652_combout  & ( 
// (\DECODER1|enableSWVector~3_combout  & \SW[5]~input_o ) ) ) )

	.dataa(!\DECODER1|enableSWVector~3_combout ),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.dataf(!\RAM1|ram~652_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .lut_mask = 64'h050500FFAFAF00FF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N21
cyclonev_lcell_comb \CPU|ULA|Add0~25 (
// Equation(s):
// \CPU|ULA|Add0~25_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  ) + ( \CPU|ULA|Add0~22  ))
// \CPU|ULA|Add0~26  = CARRY(( !\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  ) + ( \CPU|ULA|Add0~22  ))

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[6]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~25_sumout ),
	.cout(\CPU|ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~25 .extended_lut = "off";
defparam \CPU|ULA|Add0~25 .lut_mask = 64'h0000FF000000CE31;
defparam \CPU|ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N54
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~2 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~2_combout  = ( \ROM1|memROM~82_combout  & ( \ROM1|memROM~39_combout  & ( \CPU|Flag_Equal|DOUT~q  ) ) ) # ( !\ROM1|memROM~82_combout  & ( \ROM1|memROM~39_combout  & ( \CPU|Flag_Equal|DOUT~q  ) ) ) # ( \ROM1|memROM~82_combout  & ( 
// !\ROM1|memROM~39_combout  & ( \CPU|Flag_Equal|DOUT~q  ) ) ) # ( !\ROM1|memROM~82_combout  & ( !\ROM1|memROM~39_combout  & ( (\CPU|Flag_Equal|DOUT~q  & ((!\ROM1|memROM~81_combout ) # (\ROM1|memROM~33_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Flag_Equal|DOUT~q ),
	.datac(!\ROM1|memROM~81_combout ),
	.datad(!\ROM1|memROM~33_combout ),
	.datae(!\ROM1|memROM~82_combout ),
	.dataf(!\ROM1|memROM~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~2 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~2 .lut_mask = 64'h3033333333333333;
defparam \CPU|Flag_Equal|DOUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~0 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~0_combout  = ( !\CPU|Dec_Instruction|sinais_controle~2_combout  & ( !\ROM1|memROM~33_combout  & ( (!\ROM1|memROM~39_combout  & (!\ROM1|memROM~82_combout  & \ROM1|memROM~81_combout )) ) ) )

	.dataa(!\ROM1|memROM~39_combout ),
	.datab(!\ROM1|memROM~82_combout ),
	.datac(!\ROM1|memROM~81_combout ),
	.datad(gnd),
	.datae(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.dataf(!\ROM1|memROM~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~0 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~0 .lut_mask = 64'h0808000000000000;
defparam \CPU|Flag_Equal|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N54
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~1 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~1_combout  = ( !\CPU|ULA|Add0~5_sumout  & ( !\CPU|ULA|Add0~13_sumout  & ( (\CPU|Flag_Equal|DOUT~0_combout  & (!\CPU|ULA|Add0~1_sumout  & !\CPU|ULA|Add0~9_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Flag_Equal|DOUT~0_combout ),
	.datac(!\CPU|ULA|Add0~1_sumout ),
	.datad(!\CPU|ULA|Add0~9_sumout ),
	.datae(!\CPU|ULA|Add0~5_sumout ),
	.dataf(!\CPU|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~1 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~1 .lut_mask = 64'h3000000000000000;
defparam \CPU|Flag_Equal|DOUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \ROM1|memROM~83 (
// Equation(s):
// \ROM1|memROM~83_combout  = ( \ROM1|memROM~64_combout  & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~83 .extended_lut = "off";
defparam \ROM1|memROM~83 .lut_mask = 64'h00000000CCCCCCCC;
defparam \ROM1|memROM~83 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \CPU|Bloco_Reg|REG2|DOUT[7]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG2|DOUT[7]~feeder_combout  = ( \CPU|ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG2|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG2|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG2|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \CPU|ULA|saida[7]~14 (
// Equation(s):
// \CPU|ULA|saida[7]~14_combout  = ( \CPU|Dec_Instruction|sinais_controle~1_combout  & ( !\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & ((\CPU|Dec_Instruction|Equal12~2_combout ) # 
// (\CPU|Dec_Instruction|sinais_controle~2_combout ))) ) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datad(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datae(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[7]~14 .extended_lut = "off";
defparam \CPU|ULA|saida[7]~14 .lut_mask = 64'h000050F000000000;
defparam \CPU|ULA|saida[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N36
cyclonev_lcell_comb \CPU|ULA|saida[7]~15 (
// Equation(s):
// \CPU|ULA|saida[7]~15_combout  = ( !\CPU|ULA|saida[7]~14_combout  & ( \RAM1|ram~694_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (((!\DECODER1|enableSWVector~3_combout )) # (\SW[7]~input_o ))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (((\ROM1|memROM~83_combout )))) ) ) ) # ( !\CPU|ULA|saida[7]~14_combout  & ( !\RAM1|ram~694_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (\SW[7]~input_o  & (\DECODER1|enableSWVector~3_combout ))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (((\ROM1|memROM~83_combout )))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\DECODER1|enableSWVector~3_combout ),
	.datac(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datad(!\ROM1|memROM~83_combout ),
	.datae(!\CPU|ULA|saida[7]~14_combout ),
	.dataf(!\RAM1|ram~694_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[7]~15 .extended_lut = "off";
defparam \CPU|ULA|saida[7]~15 .lut_mask = 64'h101F0000D0DF0000;
defparam \CPU|ULA|saida[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \CPU|Bloco_Reg|REG2|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG2|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA|saida[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG2|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG2|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \CPU|Bloco_Reg|REG3|DOUT[7]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG3|DOUT[7]~feeder_combout  = ( \CPU|ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG3|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG3|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG3|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N56
dffeas \CPU|Bloco_Reg|REG3|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG3|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA|saida[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG3|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG3|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[7]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout  = ( \CPU|ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N55
dffeas \CPU|Bloco_Reg|REG1|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA|saida[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[7]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[7]~feeder_combout  = ( \CPU|ULA|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[7]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N43
dffeas \CPU|Bloco_Reg|REG0|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[7]~feeder_combout ),
	.asdata(\CPU|ULA|saida[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout  = ( \CPU|Bloco_Reg|REG0|DOUT [7] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG1|DOUT [7]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG3|DOUT [7])) ) ) ) # ( 
// !\CPU|Bloco_Reg|REG0|DOUT [7] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG1|DOUT [7]))) # (\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG3|DOUT [7])) ) ) ) # ( \CPU|Bloco_Reg|REG0|DOUT [7] & ( !\ROM1|memROM~89_combout  
// & ( (!\ROM1|memROM~6_combout ) # (\CPU|Bloco_Reg|REG2|DOUT [7]) ) ) ) # ( !\CPU|Bloco_Reg|REG0|DOUT [7] & ( !\ROM1|memROM~89_combout  & ( (\CPU|Bloco_Reg|REG2|DOUT [7] & \ROM1|memROM~6_combout ) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG2|DOUT [7]),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\CPU|Bloco_Reg|REG3|DOUT [7]),
	.datad(!\CPU|Bloco_Reg|REG1|DOUT [7]),
	.datae(!\CPU|Bloco_Reg|REG0|DOUT [7]),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N43
dffeas \RAM1|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~38 .is_wysiwyg = "true";
defparam \RAM1|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N55
dffeas \RAM1|ram~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~46 .is_wysiwyg = "true";
defparam \RAM1|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N54
cyclonev_lcell_comb \RAM1|ram~294feeder (
// Equation(s):
// \RAM1|ram~294feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~294feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~294feeder .extended_lut = "off";
defparam \RAM1|ram~294feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~294feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N55
dffeas \RAM1|ram~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~294 .is_wysiwyg = "true";
defparam \RAM1|ram~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N14
dffeas \RAM1|ram~302 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~302 .is_wysiwyg = "true";
defparam \RAM1|ram~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N12
cyclonev_lcell_comb \RAM1|ram~684 (
// Equation(s):
// \RAM1|ram~684_combout  = ( \RAM1|ram~302_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~294_q ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM1|ram~302_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & \RAM1|ram~294_q ) ) ) ) # ( 
// \RAM1|ram~302_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM1|ram~38_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~46_q ))) ) ) ) # ( !\RAM1|ram~302_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM1|ram~38_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~46_q ))) ) ) )

	.dataa(!\RAM1|ram~38_q ),
	.datab(!\RAM1|ram~46_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM1|ram~294_q ),
	.datae(!\RAM1|ram~302_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~684 .extended_lut = "off";
defparam \RAM1|ram~684 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~684 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N31
dffeas \RAM1|ram~110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~110 .is_wysiwyg = "true";
defparam \RAM1|ram~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N32
dffeas \RAM1|ram~102 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~102 .is_wysiwyg = "true";
defparam \RAM1|ram~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N57
cyclonev_lcell_comb \RAM1|ram~366feeder (
// Equation(s):
// \RAM1|ram~366feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~366feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~366feeder .extended_lut = "off";
defparam \RAM1|ram~366feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~366feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N58
dffeas \RAM1|ram~366 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~366 .is_wysiwyg = "true";
defparam \RAM1|ram~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N50
dffeas \RAM1|ram~358 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~358 .is_wysiwyg = "true";
defparam \RAM1|ram~358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N48
cyclonev_lcell_comb \RAM1|ram~686 (
// Equation(s):
// \RAM1|ram~686_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~15_combout  & ( \RAM1|ram~366_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~15_combout  & ( \RAM1|ram~358_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~15_combout  & 
// ( \RAM1|ram~110_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~15_combout  & ( \RAM1|ram~102_q  ) ) )

	.dataa(!\RAM1|ram~110_q ),
	.datab(!\RAM1|ram~102_q ),
	.datac(!\RAM1|ram~366_q ),
	.datad(!\RAM1|ram~358_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~686 .extended_lut = "off";
defparam \RAM1|ram~686 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM1|ram~686 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N10
dffeas \RAM1|ram~174 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~174 .is_wysiwyg = "true";
defparam \RAM1|ram~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N52
dffeas \RAM1|ram~166 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~166 .is_wysiwyg = "true";
defparam \RAM1|ram~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N16
dffeas \RAM1|ram~422 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~422 .is_wysiwyg = "true";
defparam \RAM1|ram~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \RAM1|ram~430 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~430 .is_wysiwyg = "true";
defparam \RAM1|ram~430 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N0
cyclonev_lcell_comb \RAM1|ram~685 (
// Equation(s):
// \RAM1|ram~685_combout  = ( \RAM1|ram~430_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~422_q ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM1|ram~430_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & \RAM1|ram~422_q ) ) ) ) # ( 
// \RAM1|ram~430_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM1|ram~166_q ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~174_q )) ) ) ) # ( !\RAM1|ram~430_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM1|ram~166_q ))) # (\ROM1|memROM~27_combout  & (\RAM1|ram~174_q )) ) ) )

	.dataa(!\RAM1|ram~174_q ),
	.datab(!\RAM1|ram~166_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM1|ram~422_q ),
	.datae(!\RAM1|ram~430_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~685 .extended_lut = "off";
defparam \RAM1|ram~685 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~685 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N9
cyclonev_lcell_comb \RAM1|ram~486feeder (
// Equation(s):
// \RAM1|ram~486feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~486feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~486feeder .extended_lut = "off";
defparam \RAM1|ram~486feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~486feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N10
dffeas \RAM1|ram~486 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~486feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~486 .is_wysiwyg = "true";
defparam \RAM1|ram~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N10
dffeas \RAM1|ram~230 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~230 .is_wysiwyg = "true";
defparam \RAM1|ram~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N40
dffeas \RAM1|ram~238 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~238 .is_wysiwyg = "true";
defparam \RAM1|ram~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \RAM1|ram~494 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~494 .is_wysiwyg = "true";
defparam \RAM1|ram~494 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N30
cyclonev_lcell_comb \RAM1|ram~687 (
// Equation(s):
// \RAM1|ram~687_combout  = ( \RAM1|ram~494_q  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM1|ram~486_q ) ) ) ) # ( !\RAM1|ram~494_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~486_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM1|ram~494_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM1|ram~230_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~238_q ))) ) ) ) # ( !\RAM1|ram~494_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM1|ram~230_q )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~238_q ))) ) ) )

	.dataa(!\RAM1|ram~486_q ),
	.datab(!\RAM1|ram~230_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM1|ram~238_q ),
	.datae(!\RAM1|ram~494_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~687 .extended_lut = "off";
defparam \RAM1|ram~687 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~687 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N21
cyclonev_lcell_comb \RAM1|ram~688 (
// Equation(s):
// \RAM1|ram~688_combout  = ( \RAM1|ram~685_combout  & ( \RAM1|ram~687_combout  & ( ((!\ROM1|memROM~80_combout  & (\RAM1|ram~684_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~686_combout )))) # (\ROM1|memROM~85_combout ) ) ) ) # ( 
// !\RAM1|ram~685_combout  & ( \RAM1|ram~687_combout  & ( (!\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & (\RAM1|ram~684_combout ))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~686_combout )) # (\ROM1|memROM~85_combout ))) ) ) ) # ( 
// \RAM1|ram~685_combout  & ( !\RAM1|ram~687_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~684_combout )) # (\ROM1|memROM~85_combout ))) # (\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & ((\RAM1|ram~686_combout )))) ) ) ) # ( 
// !\RAM1|ram~685_combout  & ( !\RAM1|ram~687_combout  & ( (!\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & (\RAM1|ram~684_combout )) # (\ROM1|memROM~80_combout  & ((\RAM1|ram~686_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~684_combout ),
	.datad(!\RAM1|ram~686_combout ),
	.datae(!\RAM1|ram~685_combout ),
	.dataf(!\RAM1|ram~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~688 .extended_lut = "off";
defparam \RAM1|ram~688 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \RAM1|ram~688 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N11
dffeas \RAM1|ram~502 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~502 .is_wysiwyg = "true";
defparam \RAM1|ram~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N1
dffeas \RAM1|ram~246 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~246 .is_wysiwyg = "true";
defparam \RAM1|ram~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N58
dffeas \RAM1|ram~254 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~254 .is_wysiwyg = "true";
defparam \RAM1|ram~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N8
dffeas \RAM1|ram~510 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~510 .is_wysiwyg = "true";
defparam \RAM1|ram~510 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \RAM1|ram~682 (
// Equation(s):
// \RAM1|ram~682_combout  = ( \RAM1|ram~510_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~15_combout ) # (\RAM1|ram~254_q ) ) ) ) # ( !\RAM1|ram~510_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~254_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( 
// \RAM1|ram~510_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM1|ram~246_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~502_q )) ) ) ) # ( !\RAM1|ram~510_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & 
// ((\RAM1|ram~246_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~502_q )) ) ) )

	.dataa(!\RAM1|ram~502_q ),
	.datab(!\RAM1|ram~246_q ),
	.datac(!\RAM1|ram~254_q ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM1|ram~510_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~682 .extended_lut = "off";
defparam \RAM1|ram~682 .lut_mask = 64'h335533550F000FFF;
defparam \RAM1|ram~682 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N28
dffeas \RAM1|ram~190 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~190 .is_wysiwyg = "true";
defparam \RAM1|ram~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N31
dffeas \RAM1|ram~438 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~438 .is_wysiwyg = "true";
defparam \RAM1|ram~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N56
dffeas \RAM1|ram~182 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~182 .is_wysiwyg = "true";
defparam \RAM1|ram~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N50
dffeas \RAM1|ram~446 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~446 .is_wysiwyg = "true";
defparam \RAM1|ram~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \RAM1|ram~680 (
// Equation(s):
// \RAM1|ram~680_combout  = ( \RAM1|ram~446_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~15_combout ) # (\RAM1|ram~190_q ) ) ) ) # ( !\RAM1|ram~446_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~190_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( 
// \RAM1|ram~446_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM1|ram~182_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~438_q )) ) ) ) # ( !\RAM1|ram~446_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & 
// ((\RAM1|ram~182_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~438_q )) ) ) )

	.dataa(!\RAM1|ram~190_q ),
	.datab(!\RAM1|ram~438_q ),
	.datac(!\RAM1|ram~182_q ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM1|ram~446_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~680 .extended_lut = "off";
defparam \RAM1|ram~680 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~680 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N47
dffeas \RAM1|ram~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~62 .is_wysiwyg = "true";
defparam \RAM1|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N52
dffeas \RAM1|ram~310 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~310 .is_wysiwyg = "true";
defparam \RAM1|ram~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N28
dffeas \RAM1|ram~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~318 .is_wysiwyg = "true";
defparam \RAM1|ram~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N10
dffeas \RAM1|ram~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~54 .is_wysiwyg = "true";
defparam \RAM1|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \RAM1|ram~679 (
// Equation(s):
// \RAM1|ram~679_combout  = ( \ROM1|memROM~15_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~318_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~27_combout  & ( \RAM1|ram~62_q  ) ) ) # ( \ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM1|ram~310_q  ) ) ) # ( !\ROM1|memROM~15_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM1|ram~54_q  ) ) )

	.dataa(!\RAM1|ram~62_q ),
	.datab(!\RAM1|ram~310_q ),
	.datac(!\RAM1|ram~318_q ),
	.datad(!\RAM1|ram~54_q ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~679 .extended_lut = "off";
defparam \RAM1|ram~679 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM1|ram~679 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N5
dffeas \RAM1|ram~118 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~118 .is_wysiwyg = "true";
defparam \RAM1|ram~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N44
dffeas \RAM1|ram~374 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~374 .is_wysiwyg = "true";
defparam \RAM1|ram~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N25
dffeas \RAM1|ram~126 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~126 .is_wysiwyg = "true";
defparam \RAM1|ram~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N20
dffeas \RAM1|ram~382 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~382 .is_wysiwyg = "true";
defparam \RAM1|ram~382 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N18
cyclonev_lcell_comb \RAM1|ram~681 (
// Equation(s):
// \RAM1|ram~681_combout  = ( \RAM1|ram~382_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~126_q ) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM1|ram~382_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & \RAM1|ram~126_q ) ) ) ) # ( 
// \RAM1|ram~382_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~118_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~374_q ))) ) ) ) # ( !\RAM1|ram~382_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & 
// (\RAM1|ram~118_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~374_q ))) ) ) )

	.dataa(!\RAM1|ram~118_q ),
	.datab(!\RAM1|ram~374_q ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~126_q ),
	.datae(!\RAM1|ram~382_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~681 .extended_lut = "off";
defparam \RAM1|ram~681 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \RAM1|ram~683 (
// Equation(s):
// \RAM1|ram~683_combout  = ( \RAM1|ram~679_combout  & ( \RAM1|ram~681_combout  & ( (!\ROM1|memROM~85_combout ) # ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~680_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~682_combout ))) ) ) ) # ( 
// !\RAM1|ram~679_combout  & ( \RAM1|ram~681_combout  & ( (!\ROM1|memROM~80_combout  & (((\RAM1|ram~680_combout  & \ROM1|memROM~85_combout )))) # (\ROM1|memROM~80_combout  & (((!\ROM1|memROM~85_combout )) # (\RAM1|ram~682_combout ))) ) ) ) # ( 
// \RAM1|ram~679_combout  & ( !\RAM1|ram~681_combout  & ( (!\ROM1|memROM~80_combout  & (((!\ROM1|memROM~85_combout ) # (\RAM1|ram~680_combout )))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~682_combout  & ((\ROM1|memROM~85_combout )))) ) ) ) # ( 
// !\RAM1|ram~679_combout  & ( !\RAM1|ram~681_combout  & ( (\ROM1|memROM~85_combout  & ((!\ROM1|memROM~80_combout  & ((\RAM1|ram~680_combout ))) # (\ROM1|memROM~80_combout  & (\RAM1|ram~682_combout )))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\RAM1|ram~682_combout ),
	.datac(!\RAM1|ram~680_combout ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~679_combout ),
	.dataf(!\RAM1|ram~681_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~683 .extended_lut = "off";
defparam \RAM1|ram~683 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \RAM1|ram~683 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N4
dffeas \RAM1|ram~198 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~198 .is_wysiwyg = "true";
defparam \RAM1|ram~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N16
dffeas \RAM1|ram~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~70 .is_wysiwyg = "true";
defparam \RAM1|ram~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \RAM1|ram~454 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~454 .is_wysiwyg = "true";
defparam \RAM1|ram~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N46
dffeas \RAM1|ram~326 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~326 .is_wysiwyg = "true";
defparam \RAM1|ram~326 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \RAM1|ram~689 (
// Equation(s):
// \RAM1|ram~689_combout  = ( \RAM1|ram~454_q  & ( \RAM1|ram~326_q  & ( ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~70_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~198_q ))) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM1|ram~454_q  & ( \RAM1|ram~326_q  & ( 
// (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~70_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~198_q )))) # (\ROM1|memROM~15_combout  & (((!\ROM1|memROM~85_combout )))) ) ) ) # ( \RAM1|ram~454_q  & ( !\RAM1|ram~326_q  & ( 
// (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~70_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~198_q )))) # (\ROM1|memROM~15_combout  & (((\ROM1|memROM~85_combout )))) ) ) ) # ( !\RAM1|ram~454_q  & ( !\RAM1|ram~326_q  & ( 
// (!\ROM1|memROM~15_combout  & ((!\ROM1|memROM~85_combout  & ((\RAM1|ram~70_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~198_q )))) ) ) )

	.dataa(!\RAM1|ram~198_q ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~70_q ),
	.datae(!\RAM1|ram~454_q ),
	.dataf(!\RAM1|ram~326_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~689 .extended_lut = "off";
defparam \RAM1|ram~689 .lut_mask = 64'h04C407C734F437F7;
defparam \RAM1|ram~689 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N46
dffeas \RAM1|ram~206 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~206 .is_wysiwyg = "true";
defparam \RAM1|ram~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N40
dffeas \RAM1|ram~78 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~78 .is_wysiwyg = "true";
defparam \RAM1|ram~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N17
dffeas \RAM1|ram~334 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~334 .is_wysiwyg = "true";
defparam \RAM1|ram~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N38
dffeas \RAM1|ram~462 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~462 .is_wysiwyg = "true";
defparam \RAM1|ram~462 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \RAM1|ram~690 (
// Equation(s):
// \RAM1|ram~690_combout  = ( \RAM1|ram~462_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~334_q ) # (\ROM1|memROM~85_combout ) ) ) ) # ( !\RAM1|ram~462_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~85_combout  & \RAM1|ram~334_q ) ) ) ) # ( 
// \RAM1|ram~462_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~78_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~206_q )) ) ) ) # ( !\RAM1|ram~462_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~78_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~206_q )) ) ) )

	.dataa(!\RAM1|ram~206_q ),
	.datab(!\RAM1|ram~78_q ),
	.datac(!\ROM1|memROM~85_combout ),
	.datad(!\RAM1|ram~334_q ),
	.datae(!\RAM1|ram~462_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~690 .extended_lut = "off";
defparam \RAM1|ram~690 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N34
dffeas \RAM1|ram~390 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~390 .is_wysiwyg = "true";
defparam \RAM1|ram~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N28
dffeas \RAM1|ram~262 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~262 .is_wysiwyg = "true";
defparam \RAM1|ram~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N52
dffeas \RAM1|ram~134 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~134 .is_wysiwyg = "true";
defparam \RAM1|ram~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N2
dffeas \RAM1|ram~518 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~518 .is_wysiwyg = "true";
defparam \RAM1|ram~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \RAM1|ram~691 (
// Equation(s):
// \RAM1|ram~691_combout  = ( \RAM1|ram~518_q  & ( \ROM1|memROM~15_combout  & ( (\ROM1|memROM~85_combout ) # (\RAM1|ram~390_q ) ) ) ) # ( !\RAM1|ram~518_q  & ( \ROM1|memROM~15_combout  & ( (\RAM1|ram~390_q  & !\ROM1|memROM~85_combout ) ) ) ) # ( 
// \RAM1|ram~518_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~85_combout  & ((\RAM1|ram~134_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~262_q )) ) ) ) # ( !\RAM1|ram~518_q  & ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~85_combout  & 
// ((\RAM1|ram~134_q ))) # (\ROM1|memROM~85_combout  & (\RAM1|ram~262_q )) ) ) )

	.dataa(!\RAM1|ram~390_q ),
	.datab(!\RAM1|ram~262_q ),
	.datac(!\RAM1|ram~134_q ),
	.datad(!\ROM1|memROM~85_combout ),
	.datae(!\RAM1|ram~518_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~691 .extended_lut = "off";
defparam \RAM1|ram~691 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~691 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N58
dffeas \RAM1|ram~398 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~398 .is_wysiwyg = "true";
defparam \RAM1|ram~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N16
dffeas \RAM1|ram~142 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~142 .is_wysiwyg = "true";
defparam \RAM1|ram~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N32
dffeas \RAM1|ram~526 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~526 .is_wysiwyg = "true";
defparam \RAM1|ram~526 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \RAM1|ram~270 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~270 .is_wysiwyg = "true";
defparam \RAM1|ram~270 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \RAM1|ram~692 (
// Equation(s):
// \RAM1|ram~692_combout  = ( \RAM1|ram~270_q  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~85_combout  & (\RAM1|ram~398_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~526_q ))) ) ) ) # ( !\RAM1|ram~270_q  & ( \ROM1|memROM~15_combout  & ( 
// (!\ROM1|memROM~85_combout  & (\RAM1|ram~398_q )) # (\ROM1|memROM~85_combout  & ((\RAM1|ram~526_q ))) ) ) ) # ( \RAM1|ram~270_q  & ( !\ROM1|memROM~15_combout  & ( (\RAM1|ram~142_q ) # (\ROM1|memROM~85_combout ) ) ) ) # ( !\RAM1|ram~270_q  & ( 
// !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~85_combout  & \RAM1|ram~142_q ) ) ) )

	.dataa(!\RAM1|ram~398_q ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~142_q ),
	.datad(!\RAM1|ram~526_q ),
	.datae(!\RAM1|ram~270_q ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~692 .extended_lut = "off";
defparam \RAM1|ram~692 .lut_mask = 64'h0C0C3F3F44774477;
defparam \RAM1|ram~692 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \RAM1|ram~693 (
// Equation(s):
// \RAM1|ram~693_combout  = ( \RAM1|ram~691_combout  & ( \RAM1|ram~692_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM1|ram~689_combout )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~690_combout )))) # (\ROM1|memROM~80_combout ) ) ) ) # ( 
// !\RAM1|ram~691_combout  & ( \RAM1|ram~692_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM1|ram~689_combout  & ((!\ROM1|memROM~80_combout )))) # (\ROM1|memROM~27_combout  & (((\ROM1|memROM~80_combout ) # (\RAM1|ram~690_combout )))) ) ) ) # ( 
// \RAM1|ram~691_combout  & ( !\RAM1|ram~692_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~80_combout )) # (\RAM1|ram~689_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM1|ram~690_combout  & !\ROM1|memROM~80_combout )))) ) ) ) # ( 
// !\RAM1|ram~691_combout  & ( !\RAM1|ram~692_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~27_combout  & (\RAM1|ram~689_combout )) # (\ROM1|memROM~27_combout  & ((\RAM1|ram~690_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM1|ram~689_combout ),
	.datac(!\RAM1|ram~690_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\RAM1|ram~691_combout ),
	.dataf(!\RAM1|ram~692_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~693 .extended_lut = "off";
defparam \RAM1|ram~693 .lut_mask = 64'h270027AA275527FF;
defparam \RAM1|ram~693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N10
dffeas \RAM1|ram~350 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~350 .is_wysiwyg = "true";
defparam \RAM1|ram~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N53
dffeas \RAM1|ram~94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~94 .is_wysiwyg = "true";
defparam \RAM1|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N28
dffeas \RAM1|ram~86 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~86 .is_wysiwyg = "true";
defparam \RAM1|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N38
dffeas \RAM1|ram~342 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~342 .is_wysiwyg = "true";
defparam \RAM1|ram~342 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \RAM1|ram~676 (
// Equation(s):
// \RAM1|ram~676_combout  = ( \RAM1|ram~342_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM1|ram~94_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~350_q )) ) ) ) # ( !\RAM1|ram~342_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~15_combout  & ((\RAM1|ram~94_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~350_q )) ) ) ) # ( \RAM1|ram~342_q  & ( !\ROM1|memROM~27_combout  & ( (\RAM1|ram~86_q ) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM1|ram~342_q  & ( 
// !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & \RAM1|ram~86_q ) ) ) )

	.dataa(!\RAM1|ram~350_q ),
	.datab(!\RAM1|ram~94_q ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~86_q ),
	.datae(!\RAM1|ram~342_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~676 .extended_lut = "off";
defparam \RAM1|ram~676 .lut_mask = 64'h00F00FFF35353535;
defparam \RAM1|ram~676 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N22
dffeas \RAM1|ram~150 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~150 .is_wysiwyg = "true";
defparam \RAM1|ram~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N14
dffeas \RAM1|ram~158 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~158 .is_wysiwyg = "true";
defparam \RAM1|ram~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N2
dffeas \RAM1|ram~406 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~406 .is_wysiwyg = "true";
defparam \RAM1|ram~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N23
dffeas \RAM1|ram~414 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~414 .is_wysiwyg = "true";
defparam \RAM1|ram~414 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N21
cyclonev_lcell_comb \RAM1|ram~675 (
// Equation(s):
// \RAM1|ram~675_combout  = ( \RAM1|ram~414_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~158_q ) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM1|ram~414_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & \RAM1|ram~158_q ) ) ) ) # ( 
// \RAM1|ram~414_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~150_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~406_q ))) ) ) ) # ( !\RAM1|ram~414_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & 
// (\RAM1|ram~150_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~406_q ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\RAM1|ram~150_q ),
	.datac(!\RAM1|ram~158_q ),
	.datad(!\RAM1|ram~406_q ),
	.datae(!\RAM1|ram~414_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~675 .extended_lut = "off";
defparam \RAM1|ram~675 .lut_mask = 64'h227722770A0A5F5F;
defparam \RAM1|ram~675 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N58
dffeas \RAM1|ram~214 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~214 .is_wysiwyg = "true";
defparam \RAM1|ram~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N1
dffeas \RAM1|ram~470 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~470 .is_wysiwyg = "true";
defparam \RAM1|ram~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N7
dffeas \RAM1|ram~222 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~222 .is_wysiwyg = "true";
defparam \RAM1|ram~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N26
dffeas \RAM1|ram~478 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~478 .is_wysiwyg = "true";
defparam \RAM1|ram~478 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \RAM1|ram~677 (
// Equation(s):
// \RAM1|ram~677_combout  = ( \RAM1|ram~478_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~15_combout ) # (\RAM1|ram~222_q ) ) ) ) # ( !\RAM1|ram~478_q  & ( \ROM1|memROM~27_combout  & ( (\RAM1|ram~222_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( 
// \RAM1|ram~478_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & (\RAM1|ram~214_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~470_q ))) ) ) ) # ( !\RAM1|ram~478_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & 
// (\RAM1|ram~214_q )) # (\ROM1|memROM~15_combout  & ((\RAM1|ram~470_q ))) ) ) )

	.dataa(!\RAM1|ram~214_q ),
	.datab(!\RAM1|ram~470_q ),
	.datac(!\RAM1|ram~222_q ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM1|ram~478_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~677 .extended_lut = "off";
defparam \RAM1|ram~677 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~677 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N30
cyclonev_lcell_comb \RAM1|ram~286feeder (
// Equation(s):
// \RAM1|ram~286feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~286feeder .extended_lut = "off";
defparam \RAM1|ram~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N31
dffeas \RAM1|ram~286 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~286 .is_wysiwyg = "true";
defparam \RAM1|ram~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N10
dffeas \RAM1|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~30 .is_wysiwyg = "true";
defparam \RAM1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N58
dffeas \RAM1|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~22 .is_wysiwyg = "true";
defparam \RAM1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y1_N29
dffeas \RAM1|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~278 .is_wysiwyg = "true";
defparam \RAM1|ram~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y1_N27
cyclonev_lcell_comb \RAM1|ram~674 (
// Equation(s):
// \RAM1|ram~674_combout  = ( \RAM1|ram~278_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & ((\RAM1|ram~30_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~286_q )) ) ) ) # ( !\RAM1|ram~278_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~15_combout  & ((\RAM1|ram~30_q ))) # (\ROM1|memROM~15_combout  & (\RAM1|ram~286_q )) ) ) ) # ( \RAM1|ram~278_q  & ( !\ROM1|memROM~27_combout  & ( (\RAM1|ram~22_q ) # (\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM1|ram~278_q  & ( 
// !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~15_combout  & \RAM1|ram~22_q ) ) ) )

	.dataa(!\RAM1|ram~286_q ),
	.datab(!\RAM1|ram~30_q ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM1|ram~22_q ),
	.datae(!\RAM1|ram~278_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~674 .extended_lut = "off";
defparam \RAM1|ram~674 .lut_mask = 64'h00F00FFF35353535;
defparam \RAM1|ram~674 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N3
cyclonev_lcell_comb \RAM1|ram~678 (
// Equation(s):
// \RAM1|ram~678_combout  = ( \RAM1|ram~677_combout  & ( \RAM1|ram~674_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout ) # ((\RAM1|ram~675_combout )))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~676_combout )) # (\ROM1|memROM~85_combout 
// ))) ) ) ) # ( !\RAM1|ram~677_combout  & ( \RAM1|ram~674_combout  & ( (!\ROM1|memROM~80_combout  & ((!\ROM1|memROM~85_combout ) # ((\RAM1|ram~675_combout )))) # (\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & (\RAM1|ram~676_combout ))) ) ) ) # ( 
// \RAM1|ram~677_combout  & ( !\RAM1|ram~674_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout  & ((\RAM1|ram~675_combout )))) # (\ROM1|memROM~80_combout  & (((\RAM1|ram~676_combout )) # (\ROM1|memROM~85_combout ))) ) ) ) # ( 
// !\RAM1|ram~677_combout  & ( !\RAM1|ram~674_combout  & ( (!\ROM1|memROM~80_combout  & (\ROM1|memROM~85_combout  & ((\RAM1|ram~675_combout )))) # (\ROM1|memROM~80_combout  & (!\ROM1|memROM~85_combout  & (\RAM1|ram~676_combout ))) ) ) )

	.dataa(!\ROM1|memROM~80_combout ),
	.datab(!\ROM1|memROM~85_combout ),
	.datac(!\RAM1|ram~676_combout ),
	.datad(!\RAM1|ram~675_combout ),
	.datae(!\RAM1|ram~677_combout ),
	.dataf(!\RAM1|ram~674_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~678 .extended_lut = "off";
defparam \RAM1|ram~678 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM1|ram~678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \RAM1|ram~694 (
// Equation(s):
// \RAM1|ram~694_combout  = ( \RAM1|ram~693_combout  & ( \RAM1|ram~678_combout  & ( (!\ROM1|memROM~70_combout  & (((!\ROM1|memROM~21_combout )) # (\RAM1|ram~688_combout ))) # (\ROM1|memROM~70_combout  & (((\RAM1|ram~683_combout ) # (\ROM1|memROM~21_combout 
// )))) ) ) ) # ( !\RAM1|ram~693_combout  & ( \RAM1|ram~678_combout  & ( (!\ROM1|memROM~70_combout  & (((!\ROM1|memROM~21_combout )) # (\RAM1|ram~688_combout ))) # (\ROM1|memROM~70_combout  & (((!\ROM1|memROM~21_combout  & \RAM1|ram~683_combout )))) ) ) ) # 
// ( \RAM1|ram~693_combout  & ( !\RAM1|ram~678_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~688_combout  & (\ROM1|memROM~21_combout ))) # (\ROM1|memROM~70_combout  & (((\RAM1|ram~683_combout ) # (\ROM1|memROM~21_combout )))) ) ) ) # ( 
// !\RAM1|ram~693_combout  & ( !\RAM1|ram~678_combout  & ( (!\ROM1|memROM~70_combout  & (\RAM1|ram~688_combout  & (\ROM1|memROM~21_combout ))) # (\ROM1|memROM~70_combout  & (((!\ROM1|memROM~21_combout  & \RAM1|ram~683_combout )))) ) ) )

	.dataa(!\ROM1|memROM~70_combout ),
	.datab(!\RAM1|ram~688_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~683_combout ),
	.datae(!\RAM1|ram~693_combout ),
	.dataf(!\RAM1|ram~678_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~694 .extended_lut = "off";
defparam \RAM1|ram~694 .lut_mask = 64'h02520757A2F2A7F7;
defparam \RAM1|ram~694 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 (
// Equation(s):
// \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout  = ( \RAM1|ram~694_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & ((!\DECODER1|enableSWVector~3_combout ) # ((\SW[7]~input_o )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (((\ROM1|memROM~83_combout )))) ) ) # ( !\RAM1|ram~694_combout  & ( (!\CPU|Dec_Instruction|Equal12~0_combout  & (\DECODER1|enableSWVector~3_combout  & ((\SW[7]~input_o )))) # (\CPU|Dec_Instruction|Equal12~0_combout  & (((\ROM1|memROM~83_combout )))) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datab(!\DECODER1|enableSWVector~3_combout ),
	.datac(!\ROM1|memROM~83_combout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\RAM1|ram~694_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .lut_mask = 64'h052705278DAF8DAF;
defparam \CPU|Mux_EntradaB_ULA|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N24
cyclonev_lcell_comb \CPU|ULA|Add0~29 (
// Equation(s):
// \CPU|ULA|Add0~29_sumout  = SUM(( !\CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout  $ (((\CPU|Dec_Instruction|sinais_controle~1_combout  & ((!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ) # (\CPU|Dec_Instruction|Equal12~1_combout ))))) ) + ( 
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout  ) + ( \CPU|ULA|Add0~26  ))

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle[4]~6_combout ),
	.datad(!\CPU|Mux_EntradaB_ULA|saida_MUX[7]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~29 .extended_lut = "off";
defparam \CPU|ULA|Add0~29 .lut_mask = 64'h0000FF000000CE31;
defparam \CPU|ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N30
cyclonev_lcell_comb \CPU|Flag_Equal|DOUT~3 (
// Equation(s):
// \CPU|Flag_Equal|DOUT~3_combout  = ( \CPU|Flag_Equal|DOUT~1_combout  & ( \CPU|ULA|Add0~29_sumout  & ( \CPU|Flag_Equal|DOUT~2_combout  ) ) ) # ( !\CPU|Flag_Equal|DOUT~1_combout  & ( \CPU|ULA|Add0~29_sumout  & ( \CPU|Flag_Equal|DOUT~2_combout  ) ) ) # ( 
// \CPU|Flag_Equal|DOUT~1_combout  & ( !\CPU|ULA|Add0~29_sumout  & ( ((!\CPU|ULA|Add0~25_sumout  & (!\CPU|ULA|Add0~21_sumout  & !\CPU|ULA|Add0~17_sumout ))) # (\CPU|Flag_Equal|DOUT~2_combout ) ) ) ) # ( !\CPU|Flag_Equal|DOUT~1_combout  & ( 
// !\CPU|ULA|Add0~29_sumout  & ( \CPU|Flag_Equal|DOUT~2_combout  ) ) )

	.dataa(!\CPU|ULA|Add0~25_sumout ),
	.datab(!\CPU|Flag_Equal|DOUT~2_combout ),
	.datac(!\CPU|ULA|Add0~21_sumout ),
	.datad(!\CPU|ULA|Add0~17_sumout ),
	.datae(!\CPU|Flag_Equal|DOUT~1_combout ),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Flag_Equal|DOUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT~3 .extended_lut = "off";
defparam \CPU|Flag_Equal|DOUT~3 .lut_mask = 64'h3333B33333333333;
defparam \CPU|Flag_Equal|DOUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N32
dffeas \CPU|Flag_Equal|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Flag_Equal|DOUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Flag_Equal|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Flag_Equal|DOUT .is_wysiwyg = "true";
defparam \CPU|Flag_Equal|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N33
cyclonev_lcell_comb \CPU|Deviation|saida[0]~0 (
// Equation(s):
// \CPU|Deviation|saida[0]~0_combout  = ( \ROM1|memROM~49_combout  & ( \ROM1|memROM~32_combout  & ( (!\ROM1|memROM~38_combout  & (!\CPU|PC|DOUT [8] & !\ROM1|memROM~44_combout )) ) ) ) # ( !\ROM1|memROM~49_combout  & ( \ROM1|memROM~32_combout  & ( 
// (\ROM1|memROM~38_combout  & (\CPU|Flag_Equal|DOUT~q  & (!\CPU|PC|DOUT [8] & \ROM1|memROM~44_combout ))) ) ) ) # ( \ROM1|memROM~49_combout  & ( !\ROM1|memROM~32_combout  & ( (\ROM1|memROM~38_combout  & (\CPU|Flag_Equal|DOUT~q  & (!\CPU|PC|DOUT [8] & 
// !\ROM1|memROM~44_combout ))) ) ) ) # ( !\ROM1|memROM~49_combout  & ( !\ROM1|memROM~32_combout  & ( (\ROM1|memROM~38_combout  & (!\CPU|PC|DOUT [8] & \ROM1|memROM~44_combout )) ) ) )

	.dataa(!\ROM1|memROM~38_combout ),
	.datab(!\CPU|Flag_Equal|DOUT~q ),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\ROM1|memROM~44_combout ),
	.datae(!\ROM1|memROM~49_combout ),
	.dataf(!\ROM1|memROM~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Deviation|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Deviation|saida[0]~0 .extended_lut = "off";
defparam \CPU|Deviation|saida[0]~0 .lut_mask = 64'h005010000010A000;
defparam \CPU|Deviation|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~17 (
// Equation(s):
// \CPU|incrementa_PC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~14  ))
// \CPU|incrementa_PC|Add0~18  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~17_sumout ),
	.cout(\CPU|incrementa_PC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementa_PC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N37
dffeas \CPU|Reg_Retorno|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[2]~4 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[2]~4_combout  = ( \CPU|incrementa_PC|Add0~17_sumout  & ( (!\CPU|Deviation|saida[0]~0_combout  & ((!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ) # ((\CPU|Reg_Retorno|DOUT [2])))) # (\CPU|Deviation|saida[0]~0_combout  & 
// (((\ROM1|memROM~70_combout )))) ) ) # ( !\CPU|incrementa_PC|Add0~17_sumout  & ( (!\CPU|Deviation|saida[0]~0_combout  & (\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ((\CPU|Reg_Retorno|DOUT [2])))) # (\CPU|Deviation|saida[0]~0_combout  & 
// (((\ROM1|memROM~70_combout )))) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.datab(!\CPU|Deviation|saida[0]~0_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\CPU|Reg_Retorno|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|incrementa_PC|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[2]~4 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[2]~4 .lut_mask = 64'h034703478BCF8BCF;
defparam \CPU|Mux_Prox_PC|saida_MUX[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N41
dffeas \CPU|Reg_Retorno|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N57
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[3]~5 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[3]~5_combout  = ( \CPU|Deviation|saida[0]~0_combout  & ( \CPU|incrementa_PC|Add0~21_sumout  & ( \ROM1|memROM~80_combout  ) ) ) # ( !\CPU|Deviation|saida[0]~0_combout  & ( \CPU|incrementa_PC|Add0~21_sumout  & ( 
// (!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ) # (\CPU|Reg_Retorno|DOUT [3]) ) ) ) # ( \CPU|Deviation|saida[0]~0_combout  & ( !\CPU|incrementa_PC|Add0~21_sumout  & ( \ROM1|memROM~80_combout  ) ) ) # ( !\CPU|Deviation|saida[0]~0_combout  & ( 
// !\CPU|incrementa_PC|Add0~21_sumout  & ( (\CPU|Reg_Retorno|DOUT [3] & \CPU|Dec_Instruction|sinais_controle[9]~5_combout ) ) ) )

	.dataa(!\CPU|Reg_Retorno|DOUT [3]),
	.datab(gnd),
	.datac(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.datad(!\ROM1|memROM~80_combout ),
	.datae(!\CPU|Deviation|saida[0]~0_combout ),
	.dataf(!\CPU|incrementa_PC|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[3]~5 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[3]~5 .lut_mask = 64'h050500FFF5F500FF;
defparam \CPU|Mux_Prox_PC|saida_MUX[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N50
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_Prox_PC|saida_MUX[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \ROM1|memROM~50 (
// Equation(s):
// \ROM1|memROM~50_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT [5]))) ) ) ) # ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [3] $ (!\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~50 .extended_lut = "off";
defparam \ROM1|memROM~50 .lut_mask = 64'h00005A0000000400;
defparam \ROM1|memROM~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \ROM1|memROM~51 (
// Equation(s):
// \ROM1|memROM~51_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & ((\CPU|PC|DOUT[4]~DUPLICATE_q ) # (\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT [3] & 
// (!\CPU|PC|DOUT[4]~DUPLICATE_q  $ (((\CPU|PC|DOUT[5]~DUPLICATE_q ) # (\CPU|PC|DOUT [0]))))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0] & 
// \CPU|PC|DOUT[4]~DUPLICATE_q ))) # (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & ((!\CPU|PC|DOUT [3]) # (\CPU|PC|DOUT [0])))) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ (((\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [0]))))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [3]) # 
// (\CPU|PC|DOUT [0]))))) # (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & ((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [3])))) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~51 .extended_lut = "off";
defparam \ROM1|memROM~51 .lut_mask = 64'h4DB0B4000B4060B5;
defparam \ROM1|memROM~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \ROM1|memROM~52 (
// Equation(s):
// \ROM1|memROM~52_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[0]~DUPLICATE_q ))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// (\CPU|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q )) ) ) ) # ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q )) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[1]~DUPLICATE_q )) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~52 .extended_lut = "off";
defparam \ROM1|memROM~52 .lut_mask = 64'h0204080904040C05;
defparam \ROM1|memROM~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \ROM1|memROM~53 (
// Equation(s):
// \ROM1|memROM~53_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT [5] & ( (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT [5] & ( 
// !\CPU|PC|DOUT [0] $ (((!\CPU|PC|DOUT [3]) # ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (!\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~53 .extended_lut = "off";
defparam \ROM1|memROM~53 .lut_mask = 64'h3336000000001000;
defparam \ROM1|memROM~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \ROM1|memROM~54 (
// Equation(s):
// \ROM1|memROM~54_combout  = ( \ROM1|memROM~52_combout  & ( \ROM1|memROM~53_combout  & ( ((!\CPU|PC|DOUT [7] & (\ROM1|memROM~50_combout )) # (\CPU|PC|DOUT [7] & ((\ROM1|memROM~51_combout )))) # (\CPU|PC|DOUT [6]) ) ) ) # ( !\ROM1|memROM~52_combout  & ( 
// \ROM1|memROM~53_combout  & ( (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [7] & (\ROM1|memROM~50_combout )) # (\CPU|PC|DOUT [7] & ((\ROM1|memROM~51_combout ))))) # (\CPU|PC|DOUT [6] & (((\CPU|PC|DOUT [7])))) ) ) ) # ( \ROM1|memROM~52_combout  & ( 
// !\ROM1|memROM~53_combout  & ( (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [7] & (\ROM1|memROM~50_combout )) # (\CPU|PC|DOUT [7] & ((\ROM1|memROM~51_combout ))))) # (\CPU|PC|DOUT [6] & (((!\CPU|PC|DOUT [7])))) ) ) ) # ( !\ROM1|memROM~52_combout  & ( 
// !\ROM1|memROM~53_combout  & ( (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [7] & (\ROM1|memROM~50_combout )) # (\CPU|PC|DOUT [7] & ((\ROM1|memROM~51_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~50_combout ),
	.datab(!\ROM1|memROM~51_combout ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(!\ROM1|memROM~52_combout ),
	.dataf(!\ROM1|memROM~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~54 .extended_lut = "off";
defparam \ROM1|memROM~54 .lut_mask = 64'h50305F30503F5F3F;
defparam \ROM1|memROM~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N51
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~5 (
// Equation(s):
// \CPU|incrementa_PC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~30  ))
// \CPU|incrementa_PC|Add0~6  = CARRY(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementa_PC|Add0~30  ))

	.dataa(!\CPU|PC|DOUT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~5_sumout ),
	.cout(\CPU|incrementa_PC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|incrementa_PC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N54
cyclonev_lcell_comb \CPU|incrementa_PC|Add0~1 (
// Equation(s):
// \CPU|incrementa_PC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT[8]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementa_PC|Add0~6  ))

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementa_PC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementa_PC|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementa_PC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementa_PC|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|incrementa_PC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N55
dffeas \CPU|Reg_Retorno|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N6
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[8]~0 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[8]~0_combout  = ( \CPU|incrementa_PC|Add0~1_sumout  & ( \CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|Deviation|saida[0]~0_combout  & (((\CPU|Reg_Retorno|DOUT [8])))) # (\CPU|Deviation|saida[0]~0_combout  & 
// (!\CPU|PC|DOUT [8] & (\ROM1|memROM~54_combout ))) ) ) ) # ( !\CPU|incrementa_PC|Add0~1_sumout  & ( \CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|Deviation|saida[0]~0_combout  & (((\CPU|Reg_Retorno|DOUT [8])))) # 
// (\CPU|Deviation|saida[0]~0_combout  & (!\CPU|PC|DOUT [8] & (\ROM1|memROM~54_combout ))) ) ) ) # ( \CPU|incrementa_PC|Add0~1_sumout  & ( !\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|Deviation|saida[0]~0_combout ) # ((!\CPU|PC|DOUT [8] & 
// \ROM1|memROM~54_combout )) ) ) ) # ( !\CPU|incrementa_PC|Add0~1_sumout  & ( !\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ( (!\CPU|PC|DOUT [8] & (\ROM1|memROM~54_combout  & \CPU|Deviation|saida[0]~0_combout )) ) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\ROM1|memROM~54_combout ),
	.datac(!\CPU|Reg_Retorno|DOUT [8]),
	.datad(!\CPU|Deviation|saida[0]~0_combout ),
	.datae(!\CPU|incrementa_PC|Add0~1_sumout ),
	.dataf(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[8]~0 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[8]~0 .lut_mask = 64'h0022FF220F220F22;
defparam \CPU|Mux_Prox_PC|saida_MUX[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Mux_Prox_PC|saida_MUX[8]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \ROM1|memROM~39 (
// Equation(s):
// \ROM1|memROM~39_combout  = ( \ROM1|memROM~38_combout  & ( !\CPU|PC|DOUT [8] ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~39 .extended_lut = "off";
defparam \ROM1|memROM~39 .lut_mask = 64'h00000000AAAAAAAA;
defparam \ROM1|memROM~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N39
cyclonev_lcell_comb \CPU|Dec_Instruction|sinais_controle[9]~5 (
// Equation(s):
// \CPU|Dec_Instruction|sinais_controle[9]~5_combout  = ( !\ROM1|memROM~33_combout  & ( \ROM1|memROM~82_combout  & ( (!\ROM1|memROM~39_combout  & \ROM1|memROM~81_combout ) ) ) )

	.dataa(!\ROM1|memROM~39_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~81_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~33_combout ),
	.dataf(!\ROM1|memROM~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|sinais_controle[9]~5 .extended_lut = "off";
defparam \CPU|Dec_Instruction|sinais_controle[9]~5 .lut_mask = 64'h000000000A0A0000;
defparam \CPU|Dec_Instruction|sinais_controle[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N53
dffeas \CPU|Reg_Retorno|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementa_PC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Dec_Instruction|sinais_controle[11]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_Retorno|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_Retorno|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|Reg_Retorno|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \CPU|Mux_Prox_PC|saida_MUX[7]~1 (
// Equation(s):
// \CPU|Mux_Prox_PC|saida_MUX[7]~1_combout  = ( \CPU|Reg_Retorno|DOUT [7] & ( (!\CPU|Deviation|saida[0]~0_combout  & (((\CPU|incrementa_PC|Add0~5_sumout )) # (\CPU|Dec_Instruction|sinais_controle[9]~5_combout ))) # (\CPU|Deviation|saida[0]~0_combout  & 
// (((\ROM1|memROM~83_combout )))) ) ) # ( !\CPU|Reg_Retorno|DOUT [7] & ( (!\CPU|Deviation|saida[0]~0_combout  & (!\CPU|Dec_Instruction|sinais_controle[9]~5_combout  & ((\CPU|incrementa_PC|Add0~5_sumout )))) # (\CPU|Deviation|saida[0]~0_combout  & 
// (((\ROM1|memROM~83_combout )))) ) )

	.dataa(!\CPU|Dec_Instruction|sinais_controle[9]~5_combout ),
	.datab(!\CPU|Deviation|saida[0]~0_combout ),
	.datac(!\ROM1|memROM~83_combout ),
	.datad(!\CPU|incrementa_PC|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_Retorno|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_Prox_PC|saida_MUX[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_Prox_PC|saida_MUX[7]~1 .extended_lut = "off";
defparam \CPU|Mux_Prox_PC|saida_MUX[7]~1 .lut_mask = 64'h038B038B47CF47CF;
defparam \CPU|Mux_Prox_PC|saida_MUX[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N31
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux_Prox_PC|saida_MUX[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \ROM1|memROM~45 (
// Equation(s):
// \ROM1|memROM~45_combout  = ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q )) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ))))) # 
// (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[7]~DUPLICATE_q )) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) 
// # ( \CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[7]~DUPLICATE_q  & ((\CPU|PC|DOUT[3]~DUPLICATE_q ))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & ((!\CPU|PC|DOUT[3]~DUPLICATE_q ) # (\CPU|PC|DOUT 
// [0]))))) ) ) ) # ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [0] & \CPU|PC|DOUT[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~45 .extended_lut = "off";
defparam \ROM1|memROM~45 .lut_mask = 64'h5014050B0800AAE2;
defparam \ROM1|memROM~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \ROM1|memROM~46 (
// Equation(s):
// \ROM1|memROM~46_combout  = ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [4] $ (\CPU|PC|DOUT[2]~DUPLICATE_q )))) # (\CPU|PC|DOUT[7]~DUPLICATE_q  & (((!\CPU|PC|DOUT [4] & 
// \CPU|PC|DOUT[2]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT[7]~DUPLICATE_q  & (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT[2]~DUPLICATE_q ))) # (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT[2]~DUPLICATE_q  
// & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (!\CPU|PC|DOUT [4])))) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (((!\CPU|PC|DOUT [3] & \CPU|PC|DOUT[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~46 .extended_lut = "off";
defparam \ROM1|memROM~46 .lut_mask = 64'hA060041280580000;
defparam \ROM1|memROM~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \ROM1|memROM~47 (
// Equation(s):
// \ROM1|memROM~47_combout  = ( \CPU|PC|DOUT [1] & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [3])) # (\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT[7]~DUPLICATE_q 
// )))) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT [3]))) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT[4]~DUPLICATE_q  & ((!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [3])) # (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  $ (!\CPU|PC|DOUT [3]))))) ) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~47 .extended_lut = "off";
defparam \ROM1|memROM~47 .lut_mask = 64'h2110000200004101;
defparam \ROM1|memROM~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \ROM1|memROM~48 (
// Equation(s):
// \ROM1|memROM~48_combout  = ( \CPU|PC|DOUT [1] & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT [3]))) ) ) ) # ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT [3] & ((!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[4]~DUPLICATE_q )) # (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[4]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT [0] & 
// (\CPU|PC|DOUT[4]~DUPLICATE_q  & \CPU|PC|DOUT[7]~DUPLICATE_q )) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT [3]))) ) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~48 .extended_lut = "off";
defparam \ROM1|memROM~48 .lut_mask = 64'h0004010198000008;
defparam \ROM1|memROM~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \ROM1|memROM~49 (
// Equation(s):
// \ROM1|memROM~49_combout  = ( \ROM1|memROM~47_combout  & ( \ROM1|memROM~48_combout  & ( ((!\CPU|PC|DOUT [5] & (\ROM1|memROM~45_combout )) # (\CPU|PC|DOUT [5] & ((\ROM1|memROM~46_combout )))) # (\CPU|PC|DOUT [6]) ) ) ) # ( !\ROM1|memROM~47_combout  & ( 
// \ROM1|memROM~48_combout  & ( (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [5] & (\ROM1|memROM~45_combout )) # (\CPU|PC|DOUT [5] & ((\ROM1|memROM~46_combout ))))) # (\CPU|PC|DOUT [6] & (((\CPU|PC|DOUT [5])))) ) ) ) # ( \ROM1|memROM~47_combout  & ( 
// !\ROM1|memROM~48_combout  & ( (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [5] & (\ROM1|memROM~45_combout )) # (\CPU|PC|DOUT [5] & ((\ROM1|memROM~46_combout ))))) # (\CPU|PC|DOUT [6] & (((!\CPU|PC|DOUT [5])))) ) ) ) # ( !\ROM1|memROM~47_combout  & ( 
// !\ROM1|memROM~48_combout  & ( (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [5] & (\ROM1|memROM~45_combout )) # (\CPU|PC|DOUT [5] & ((\ROM1|memROM~46_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~45_combout ),
	.datab(!\ROM1|memROM~46_combout ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(!\ROM1|memROM~47_combout ),
	.dataf(!\ROM1|memROM~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~49 .extended_lut = "off";
defparam \ROM1|memROM~49 .lut_mask = 64'h50305F30503F5F3F;
defparam \ROM1|memROM~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \CPU|Dec_Instruction|Equal12~1 (
// Equation(s):
// \CPU|Dec_Instruction|Equal12~1_combout  = ( !\ROM1|memROM~39_combout  & ( (!\ROM1|memROM~33_combout  & (((!\ROM1|memROM~49_combout  & !\ROM1|memROM~44_combout )) # (\CPU|PC|DOUT [8]))) ) )

	.dataa(!\ROM1|memROM~49_combout ),
	.datab(!\ROM1|memROM~33_combout ),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\ROM1|memROM~44_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Dec_Instruction|Equal12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Dec_Instruction|Equal12~1 .extended_lut = "off";
defparam \CPU|Dec_Instruction|Equal12~1 .lut_mask = 64'h8C0C8C0C00000000;
defparam \CPU|Dec_Instruction|Equal12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \CPU|Bloco_Reg|REG0|DOUT[0]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG0|DOUT[0]~feeder_combout  = ( \CPU|ULA|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG0|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG0|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG0|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \CPU|ULA|saida[0]~0 (
// Equation(s):
// \CPU|ULA|saida[0]~0_combout  = ( !\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  & ( (!\CPU|Dec_Instruction|Equal12~1_combout  & (\CPU|Dec_Instruction|sinais_controle~1_combout  & ((\CPU|Dec_Instruction|Equal12~2_combout ) # 
// (\CPU|Dec_Instruction|sinais_controle~2_combout )))) ) )

	.dataa(!\CPU|Dec_Instruction|Equal12~1_combout ),
	.datab(!\CPU|Dec_Instruction|sinais_controle~1_combout ),
	.datac(!\CPU|Dec_Instruction|sinais_controle~2_combout ),
	.datad(!\CPU|Dec_Instruction|Equal12~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA|saida[0]~0 .lut_mask = 64'h0222022200000000;
defparam \CPU|ULA|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \Data_In[0]~3 (
// Equation(s):
// \Data_In[0]~3_combout  = ( \ROM1|memROM~20_combout  & ( \FlipFlop_Key1|DOUT~q  & ( (!\KEY[3]~input_o ) # (\CPU|PC|DOUT[8]~DUPLICATE_q ) ) ) ) # ( !\ROM1|memROM~20_combout  & ( \FlipFlop_Key1|DOUT~q  ) ) # ( \ROM1|memROM~20_combout  & ( 
// !\FlipFlop_Key1|DOUT~q  & ( (!\KEY[3]~input_o  & !\CPU|PC|DOUT[8]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~20_combout ),
	.dataf(!\FlipFlop_Key1|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~3 .extended_lut = "off";
defparam \Data_In[0]~3 .lut_mask = 64'h0000C0C0FFFFCFCF;
defparam \Data_In[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N9
cyclonev_lcell_comb \Data_In[0]~4 (
// Equation(s):
// \Data_In[0]~4_combout  = ( \Data_In[0]~3_combout  & ( \FlipFlop_Key0|DOUT~q  & ( (\ROM1|memROM~15_combout  & (((!\KEY[2]~input_o ) # (!\ROM1|memROM~21_combout )) # (\ROM1|memROM~27_combout ))) ) ) ) # ( !\Data_In[0]~3_combout  & ( \FlipFlop_Key0|DOUT~q  & 
// ( (!\ROM1|memROM~27_combout  & (\ROM1|memROM~15_combout  & ((!\KEY[2]~input_o ) # (!\ROM1|memROM~21_combout )))) ) ) ) # ( \Data_In[0]~3_combout  & ( !\FlipFlop_Key0|DOUT~q  & ( (\ROM1|memROM~15_combout  & (((!\KEY[2]~input_o  & \ROM1|memROM~21_combout )) 
// # (\ROM1|memROM~27_combout ))) ) ) ) # ( !\Data_In[0]~3_combout  & ( !\FlipFlop_Key0|DOUT~q  & ( (!\ROM1|memROM~27_combout  & (!\KEY[2]~input_o  & (\ROM1|memROM~15_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\Data_In[0]~3_combout ),
	.dataf(!\FlipFlop_Key0|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~4 .extended_lut = "off";
defparam \Data_In[0]~4 .lut_mask = 64'h0008050D0A080F0D;
defparam \Data_In[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N48
cyclonev_lcell_comb \Data_In[0]~6 (
// Equation(s):
// \Data_In[0]~6_combout  = ( \Data_In[0]~5_combout  & ( \Data_In[0]~4_combout  & ( (!\Data_In[0]~1_combout  & ((!\DECODER1|enableSWVector~1_combout ) # ((!\Data_In[0]~2_combout  & \ROM1|memROM~70_combout )))) ) ) ) # ( !\Data_In[0]~5_combout  & ( 
// \Data_In[0]~4_combout  & ( (!\Data_In[0]~1_combout  & ((!\DECODER1|enableSWVector~1_combout ) # ((!\Data_In[0]~2_combout  & \ROM1|memROM~70_combout )))) ) ) ) # ( \Data_In[0]~5_combout  & ( !\Data_In[0]~4_combout  & ( (!\Data_In[0]~1_combout  & 
// ((!\DECODER1|enableSWVector~1_combout ) # ((!\Data_In[0]~2_combout  & \ROM1|memROM~70_combout )))) ) ) ) # ( !\Data_In[0]~5_combout  & ( !\Data_In[0]~4_combout  & ( (!\Data_In[0]~1_combout  & ((!\DECODER1|enableSWVector~1_combout ) # 
// (!\Data_In[0]~2_combout ))) ) ) )

	.dataa(!\Data_In[0]~1_combout ),
	.datab(!\DECODER1|enableSWVector~1_combout ),
	.datac(!\Data_In[0]~2_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\Data_In[0]~5_combout ),
	.dataf(!\Data_In[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Data_In[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Data_In[0]~6 .extended_lut = "off";
defparam \Data_In[0]~6 .lut_mask = 64'hA8A888A888A888A8;
defparam \Data_In[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \CPU|ULA|saida[0]~1 (
// Equation(s):
// \CPU|ULA|saida[0]~1_combout  = ( \RAM1|ram~547_combout  & ( \Data_In[0]~6_combout  & ( (!\CPU|ULA|saida[0]~0_combout  & ((!\CPU|Dec_Instruction|Equal12~0_combout  & ((\Data_In[0]~0_combout ))) # (\CPU|Dec_Instruction|Equal12~0_combout  & 
// (\ROM1|memROM~27_combout )))) ) ) ) # ( !\RAM1|ram~547_combout  & ( \Data_In[0]~6_combout  & ( (\ROM1|memROM~27_combout  & (!\CPU|ULA|saida[0]~0_combout  & \CPU|Dec_Instruction|Equal12~0_combout )) ) ) ) # ( \RAM1|ram~547_combout  & ( 
// !\Data_In[0]~6_combout  & ( (!\CPU|ULA|saida[0]~0_combout  & ((!\CPU|Dec_Instruction|Equal12~0_combout ) # (\ROM1|memROM~27_combout ))) ) ) ) # ( !\RAM1|ram~547_combout  & ( !\Data_In[0]~6_combout  & ( (!\CPU|ULA|saida[0]~0_combout  & 
// ((!\CPU|Dec_Instruction|Equal12~0_combout ) # (\ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\Data_In[0]~0_combout ),
	.datac(!\CPU|ULA|saida[0]~0_combout ),
	.datad(!\CPU|Dec_Instruction|Equal12~0_combout ),
	.datae(!\RAM1|ram~547_combout ),
	.dataf(!\Data_In[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[0]~1 .extended_lut = "off";
defparam \CPU|ULA|saida[0]~1 .lut_mask = 64'hF050F05000503050;
defparam \CPU|ULA|saida[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N31
dffeas \CPU|Bloco_Reg|REG0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG0|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG0|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \CPU|Bloco_Reg|REG2|DOUT[0]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG2|DOUT[0]~feeder_combout  = \CPU|ULA|Add0~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ULA|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG2|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG2|DOUT[0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \CPU|Bloco_Reg|REG2|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N52
dffeas \CPU|Bloco_Reg|REG2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG2|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG2|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \CPU|Bloco_Reg|REG3|DOUT[0]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG3|DOUT[0]~feeder_combout  = ( \CPU|ULA|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG3|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG3|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG3|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N58
dffeas \CPU|Bloco_Reg|REG3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG3|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG3|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \CPU|Bloco_Reg|REG1|DOUT[0]~feeder (
// Equation(s):
// \CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout  = ( \CPU|ULA|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[0]~feeder .extended_lut = "off";
defparam \CPU|Bloco_Reg|REG1|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Bloco_Reg|REG1|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N37
dffeas \CPU|Bloco_Reg|REG1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Bloco_Reg|REG1|DOUT[0]~feeder_combout ),
	.asdata(\CPU|ULA|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Dec_Instruction|sinais_controle[4]~3_combout ),
	.ena(\CPU|Bloco_Reg|enableReg2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Bloco_Reg|REG1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Bloco_Reg|REG1|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|Bloco_Reg|REG1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0 (
// Equation(s):
// \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  = ( \CPU|Bloco_Reg|REG1|DOUT [0] & ( \ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout ) # (\CPU|Bloco_Reg|REG3|DOUT [0]) ) ) ) # ( !\CPU|Bloco_Reg|REG1|DOUT [0] & ( \ROM1|memROM~89_combout  & ( 
// (\ROM1|memROM~6_combout  & \CPU|Bloco_Reg|REG3|DOUT [0]) ) ) ) # ( \CPU|Bloco_Reg|REG1|DOUT [0] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG0|DOUT [0])) # (\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG2|DOUT [0]))) ) 
// ) ) # ( !\CPU|Bloco_Reg|REG1|DOUT [0] & ( !\ROM1|memROM~89_combout  & ( (!\ROM1|memROM~6_combout  & (\CPU|Bloco_Reg|REG0|DOUT [0])) # (\ROM1|memROM~6_combout  & ((\CPU|Bloco_Reg|REG2|DOUT [0]))) ) ) )

	.dataa(!\CPU|Bloco_Reg|REG0|DOUT [0]),
	.datab(!\CPU|Bloco_Reg|REG2|DOUT [0]),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\CPU|Bloco_Reg|REG3|DOUT [0]),
	.datae(!\CPU|Bloco_Reg|REG1|DOUT [0]),
	.dataf(!\ROM1|memROM~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0 .lut_mask = 64'h53535353000FF0FF;
defparam \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \DECODER1|enableLedVector~0 (
// Equation(s):
// \DECODER1|enableLedVector~0_combout  = ( !\ROM1|memROM~27_combout  & ( !\DECODER1|enableLed9~1_combout  & ( (\DECODER1|enableLed9~0_combout  & (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~21_combout  & !\ROM1|memROM~15_combout ))) ) ) )

	.dataa(!\DECODER1|enableLed9~0_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\DECODER1|enableLed9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableLedVector~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableLedVector~0 .extended_lut = "off";
defparam \DECODER1|enableLedVector~0 .lut_mask = 64'h4000000000000000;
defparam \DECODER1|enableLedVector~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N52
dffeas \RegisterVector|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N46
dffeas \RegisterVector|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N37
dffeas \RegisterVector|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \RegisterVector|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N16
dffeas \RegisterVector|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[4] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \RegisterVector|DOUT[5]~feeder (
// Equation(s):
// \RegisterVector|DOUT[5]~feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterVector|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterVector|DOUT[5]~feeder .extended_lut = "off";
defparam \RegisterVector|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterVector|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N32
dffeas \RegisterVector|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RegisterVector|DOUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableLedVector~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[5] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \RegisterVector|DOUT[6]~feeder (
// Equation(s):
// \RegisterVector|DOUT[6]~feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterVector|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterVector|DOUT[6]~feeder .extended_lut = "off";
defparam \RegisterVector|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterVector|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N34
dffeas \RegisterVector|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RegisterVector|DOUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableLedVector~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[6] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N50
dffeas \RegisterVector|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableLedVector~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterVector|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterVector|DOUT[7] .is_wysiwyg = "true";
defparam \RegisterVector|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N15
cyclonev_lcell_comb \DECODER1|enableHEX5~0 (
// Equation(s):
// \DECODER1|enableHEX5~0_combout  = ( !\ROM1|memROM~21_combout  & ( \DECODER1|enableLed9~0_combout  & ( (\ROM1|memROM~27_combout  & !\DECODER1|enableLed9~1_combout ) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DECODER1|enableLed9~1_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\DECODER1|enableLed9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX5~0 .extended_lut = "off";
defparam \DECODER1|enableHEX5~0 .lut_mask = 64'h0000000055000000;
defparam \DECODER1|enableHEX5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N42
cyclonev_lcell_comb \FlipFlop8|DOUT~0 (
// Equation(s):
// \FlipFlop8|DOUT~0_combout  = ( \FlipFlop8|DOUT~q  & ( \DECODER1|enableHEX5~0_combout  & ( ((\ROM1|memROM~70_combout ) # (\ROM1|memROM~15_combout )) # (\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ) ) ) ) # ( !\FlipFlop8|DOUT~q  & ( 
// \DECODER1|enableHEX5~0_combout  & ( (\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  & (!\ROM1|memROM~15_combout  & !\ROM1|memROM~70_combout )) ) ) ) # ( \FlipFlop8|DOUT~q  & ( !\DECODER1|enableHEX5~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\FlipFlop8|DOUT~q ),
	.dataf(!\DECODER1|enableHEX5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FlipFlop8|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FlipFlop8|DOUT~0 .extended_lut = "off";
defparam \FlipFlop8|DOUT~0 .lut_mask = 64'h0000FFFF30003FFF;
defparam \FlipFlop8|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N43
dffeas \FlipFlop8|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FlipFlop8|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FlipFlop8|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FlipFlop8|DOUT .is_wysiwyg = "true";
defparam \FlipFlop8|DOUT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N48
cyclonev_lcell_comb \DECODER1|enableLedVector~1 (
// Equation(s):
// \DECODER1|enableLedVector~1_combout  = ( !\ROM1|memROM~70_combout  & ( !\ROM1|memROM~27_combout  & ( (!\DECODER1|enableLed9~1_combout  & \DECODER1|enableLed9~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DECODER1|enableLed9~1_combout ),
	.datad(!\DECODER1|enableLed9~0_combout ),
	.datae(!\ROM1|memROM~70_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableLedVector~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableLedVector~1 .extended_lut = "off";
defparam \DECODER1|enableLedVector~1 .lut_mask = 64'h00F0000000000000;
defparam \DECODER1|enableLedVector~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \FlipFlop9|DOUT~0 (
// Equation(s):
// \FlipFlop9|DOUT~0_combout  = ( \FlipFlop9|DOUT~q  & ( \DECODER1|enableLedVector~1_combout  & ( (!\ROM1|memROM~21_combout ) # ((\ROM1|memROM~15_combout ) # (\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout )) ) ) ) # ( !\FlipFlop9|DOUT~q  & ( 
// \DECODER1|enableLedVector~1_combout  & ( (\ROM1|memROM~21_combout  & (\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout  & !\ROM1|memROM~15_combout )) ) ) ) # ( \FlipFlop9|DOUT~q  & ( !\DECODER1|enableLedVector~1_combout  ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(gnd),
	.datae(!\FlipFlop9|DOUT~q ),
	.dataf(!\DECODER1|enableLedVector~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FlipFlop9|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FlipFlop9|DOUT~0 .extended_lut = "off";
defparam \FlipFlop9|DOUT~0 .lut_mask = 64'h0000FFFF1010BFBF;
defparam \FlipFlop9|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N40
dffeas \FlipFlop9|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FlipFlop9|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FlipFlop9|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FlipFlop9|DOUT .is_wysiwyg = "true";
defparam \FlipFlop9|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \DECODER1|enableHEX0~0 (
// Equation(s):
// \DECODER1|enableHEX0~0_combout  = ( \DECODER1|enableLed9~0_combout  & ( !\DECODER1|enableLed9~1_combout  & ( (\ROM1|memROM~15_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~70_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~70_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\DECODER1|enableLed9~0_combout ),
	.dataf(!\DECODER1|enableLed9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX0~0 .extended_lut = "off";
defparam \DECODER1|enableHEX0~0 .lut_mask = 64'h0000400000000000;
defparam \DECODER1|enableHEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N35
dffeas \RegisterHEX0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N41
dffeas \RegisterHEX0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \RegisterHEX0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N26
dffeas \RegisterHEX0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX0|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[0]~0_combout  = ( \RegisterHEX0|DOUT [2] & ( (!\RegisterHEX0|DOUT [1] & (!\RegisterHEX0|DOUT [0] $ (\RegisterHEX0|DOUT [3]))) ) ) # ( !\RegisterHEX0|DOUT [2] & ( (\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [1] $ 
// (\RegisterHEX0|DOUT [3]))) ) )

	.dataa(!\RegisterHEX0|DOUT [1]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[0]~0 .lut_mask = 64'h2121212182828282;
defparam \HexDisplay0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[1]~1_combout  = ( \RegisterHEX0|DOUT [3] & ( (!\RegisterHEX0|DOUT [0] & (\RegisterHEX0|DOUT [2])) # (\RegisterHEX0|DOUT [0] & ((\RegisterHEX0|DOUT [1]))) ) ) # ( !\RegisterHEX0|DOUT [3] & ( (\RegisterHEX0|DOUT [2] & 
// (!\RegisterHEX0|DOUT [0] $ (!\RegisterHEX0|DOUT [1]))) ) )

	.dataa(!\RegisterHEX0|DOUT [2]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(!\RegisterHEX0|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[1]~1 .lut_mask = 64'h1414141447474747;
defparam \HexDisplay0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[2]~2_combout  = ( \RegisterHEX0|DOUT [1] & ( (!\RegisterHEX0|DOUT [2] & (!\RegisterHEX0|DOUT [0] & !\RegisterHEX0|DOUT [3])) # (\RegisterHEX0|DOUT [2] & ((\RegisterHEX0|DOUT [3]))) ) ) # ( !\RegisterHEX0|DOUT [1] & ( 
// (\RegisterHEX0|DOUT [2] & (!\RegisterHEX0|DOUT [0] & \RegisterHEX0|DOUT [3])) ) )

	.dataa(!\RegisterHEX0|DOUT [2]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[2]~2 .lut_mask = 64'h0404040485858585;
defparam \HexDisplay0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[3]~3_combout  = ( \RegisterHEX0|DOUT [3] & ( (\RegisterHEX0|DOUT [1] & (!\RegisterHEX0|DOUT [2] $ (\RegisterHEX0|DOUT [0]))) ) ) # ( !\RegisterHEX0|DOUT [3] & ( (!\RegisterHEX0|DOUT [2] & (\RegisterHEX0|DOUT [0] & 
// !\RegisterHEX0|DOUT [1])) # (\RegisterHEX0|DOUT [2] & (!\RegisterHEX0|DOUT [0] $ (\RegisterHEX0|DOUT [1]))) ) )

	.dataa(!\RegisterHEX0|DOUT [2]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(!\RegisterHEX0|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[3]~3 .lut_mask = 64'h6161616109090909;
defparam \HexDisplay0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[4]~4_combout  = ( \RegisterHEX0|DOUT [3] & ( (!\RegisterHEX0|DOUT [1] & (\RegisterHEX0|DOUT [0] & !\RegisterHEX0|DOUT [2])) ) ) # ( !\RegisterHEX0|DOUT [3] & ( ((!\RegisterHEX0|DOUT [1] & \RegisterHEX0|DOUT [2])) # 
// (\RegisterHEX0|DOUT [0]) ) )

	.dataa(!\RegisterHEX0|DOUT [1]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(!\RegisterHEX0|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[4]~4 .lut_mask = 64'h3B3B3B3B20202020;
defparam \HexDisplay0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[5]~5_combout  = (!\RegisterHEX0|DOUT [2] & (!\RegisterHEX0|DOUT [3] & ((\RegisterHEX0|DOUT [1]) # (\RegisterHEX0|DOUT [0])))) # (\RegisterHEX0|DOUT [2] & (\RegisterHEX0|DOUT [0] & (!\RegisterHEX0|DOUT [1] $ (!\RegisterHEX0|DOUT 
// [3]))))

	.dataa(!\RegisterHEX0|DOUT [2]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(!\RegisterHEX0|DOUT [1]),
	.datad(!\RegisterHEX0|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[5]~5 .lut_mask = 64'h2B102B102B102B10;
defparam \HexDisplay0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \HexDisplay0|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay0|rascSaida7seg[6]~6_combout  = ( \RegisterHEX0|DOUT [1] & ( (\RegisterHEX0|DOUT [2] & (\RegisterHEX0|DOUT [0] & !\RegisterHEX0|DOUT [3])) ) ) # ( !\RegisterHEX0|DOUT [1] & ( (!\RegisterHEX0|DOUT [2] & ((!\RegisterHEX0|DOUT [3]))) # 
// (\RegisterHEX0|DOUT [2] & (!\RegisterHEX0|DOUT [0] & \RegisterHEX0|DOUT [3])) ) )

	.dataa(!\RegisterHEX0|DOUT [2]),
	.datab(!\RegisterHEX0|DOUT [0]),
	.datac(!\RegisterHEX0|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay0|rascSaida7seg[6]~6 .lut_mask = 64'hA4A4A4A410101010;
defparam \HexDisplay0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \DECODER1|enableHEX1~0 (
// Equation(s):
// \DECODER1|enableHEX1~0_combout  = ( \DECODER1|enableLed9~0_combout  & ( !\DECODER1|enableLed9~1_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~70_combout  & (\ROM1|memROM~15_combout  & \ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\DECODER1|enableLed9~0_combout ),
	.dataf(!\DECODER1|enableLed9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX1~0 .extended_lut = "off";
defparam \DECODER1|enableHEX1~0 .lut_mask = 64'h0000000800000000;
defparam \DECODER1|enableHEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N11
dffeas \RegisterHEX1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N8
dffeas \RegisterHEX1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \RegisterHEX1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N17
dffeas \RegisterHEX1|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[0]~0_combout  = ( \RegisterHEX1|DOUT [0] & ( \RegisterHEX1|DOUT[3]~DUPLICATE_q  & ( !\RegisterHEX1|DOUT [2] $ (!\RegisterHEX1|DOUT [1]) ) ) ) # ( \RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT[3]~DUPLICATE_q  & ( 
// (!\RegisterHEX1|DOUT [2] & !\RegisterHEX1|DOUT [1]) ) ) ) # ( !\RegisterHEX1|DOUT [0] & ( !\RegisterHEX1|DOUT[3]~DUPLICATE_q  & ( (\RegisterHEX1|DOUT [2] & !\RegisterHEX1|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [2]),
	.datac(!\RegisterHEX1|DOUT [1]),
	.datad(gnd),
	.datae(!\RegisterHEX1|DOUT [0]),
	.dataf(!\RegisterHEX1|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[0]~0 .lut_mask = 64'h3030C0C000003C3C;
defparam \HexDisplay1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[1]~1_combout  = ( \RegisterHEX1|DOUT[3]~DUPLICATE_q  & ( (!\RegisterHEX1|DOUT [0] & (\RegisterHEX1|DOUT [2])) # (\RegisterHEX1|DOUT [0] & ((\RegisterHEX1|DOUT [1]))) ) ) # ( !\RegisterHEX1|DOUT[3]~DUPLICATE_q  & ( 
// (\RegisterHEX1|DOUT [2] & (!\RegisterHEX1|DOUT [0] $ (!\RegisterHEX1|DOUT [1]))) ) )

	.dataa(!\RegisterHEX1|DOUT [0]),
	.datab(!\RegisterHEX1|DOUT [2]),
	.datac(!\RegisterHEX1|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[1]~1 .lut_mask = 64'h1212121227272727;
defparam \HexDisplay1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N16
dffeas \RegisterHEX1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX1|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[2]~2_combout  = ( \RegisterHEX1|DOUT [1] & ( (!\RegisterHEX1|DOUT [2] & (!\RegisterHEX1|DOUT [0] & !\RegisterHEX1|DOUT [3])) # (\RegisterHEX1|DOUT [2] & ((\RegisterHEX1|DOUT [3]))) ) ) # ( !\RegisterHEX1|DOUT [1] & ( 
// (!\RegisterHEX1|DOUT [0] & (\RegisterHEX1|DOUT [2] & \RegisterHEX1|DOUT [3])) ) )

	.dataa(!\RegisterHEX1|DOUT [0]),
	.datab(!\RegisterHEX1|DOUT [2]),
	.datac(!\RegisterHEX1|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[2]~2 .lut_mask = 64'h0202020283838383;
defparam \HexDisplay1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[3]~3_combout  = ( \RegisterHEX1|DOUT [1] & ( (!\RegisterHEX1|DOUT [2] & (\RegisterHEX1|DOUT [3] & !\RegisterHEX1|DOUT [0])) # (\RegisterHEX1|DOUT [2] & ((\RegisterHEX1|DOUT [0]))) ) ) # ( !\RegisterHEX1|DOUT [1] & ( 
// (!\RegisterHEX1|DOUT [3] & (!\RegisterHEX1|DOUT [2] $ (!\RegisterHEX1|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX1|DOUT [2]),
	.datac(!\RegisterHEX1|DOUT [3]),
	.datad(!\RegisterHEX1|DOUT [0]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[3]~3 .lut_mask = 64'h30C030C00C330C33;
defparam \HexDisplay1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[4]~4_combout  = ( \RegisterHEX1|DOUT [1] & ( (!\RegisterHEX1|DOUT [3] & \RegisterHEX1|DOUT [0]) ) ) # ( !\RegisterHEX1|DOUT [1] & ( (!\RegisterHEX1|DOUT [2] & ((\RegisterHEX1|DOUT [0]))) # (\RegisterHEX1|DOUT [2] & 
// (!\RegisterHEX1|DOUT [3])) ) )

	.dataa(!\RegisterHEX1|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX1|DOUT [2]),
	.datad(!\RegisterHEX1|DOUT [0]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[4]~4 .lut_mask = 64'h0AFA0AFA00AA00AA;
defparam \HexDisplay1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[5]~5_combout  = ( \RegisterHEX1|DOUT [2] & ( (\RegisterHEX1|DOUT [0] & (!\RegisterHEX1|DOUT[3]~DUPLICATE_q  $ (!\RegisterHEX1|DOUT [1]))) ) ) # ( !\RegisterHEX1|DOUT [2] & ( (!\RegisterHEX1|DOUT[3]~DUPLICATE_q  & 
// ((\RegisterHEX1|DOUT [1]) # (\RegisterHEX1|DOUT [0]))) ) )

	.dataa(!\RegisterHEX1|DOUT [0]),
	.datab(!\RegisterHEX1|DOUT[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\RegisterHEX1|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[5]~5 .lut_mask = 64'h44CC44CC11441144;
defparam \HexDisplay1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \HexDisplay1|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay1|rascSaida7seg[6]~6_combout  = (!\RegisterHEX1|DOUT [0] & (!\RegisterHEX1|DOUT [1] & (!\RegisterHEX1|DOUT[3]~DUPLICATE_q  $ (\RegisterHEX1|DOUT [2])))) # (\RegisterHEX1|DOUT [0] & (!\RegisterHEX1|DOUT[3]~DUPLICATE_q  & (!\RegisterHEX1|DOUT [1] 
// $ (\RegisterHEX1|DOUT [2]))))

	.dataa(!\RegisterHEX1|DOUT [0]),
	.datab(!\RegisterHEX1|DOUT[3]~DUPLICATE_q ),
	.datac(!\RegisterHEX1|DOUT [1]),
	.datad(!\RegisterHEX1|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay1|rascSaida7seg[6]~6 .lut_mask = 64'hC024C024C024C024;
defparam \HexDisplay1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \RegisterHEX2|DOUT[2]~feeder (
// Equation(s):
// \RegisterHEX2|DOUT[2]~feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX2|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX2|DOUT[2]~feeder .extended_lut = "off";
defparam \RegisterHEX2|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX2|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N27
cyclonev_lcell_comb \DECODER1|enableHEX2~0 (
// Equation(s):
// \DECODER1|enableHEX2~0_combout  = ( \DECODER1|enableLed9~0_combout  & ( !\DECODER1|enableLed9~1_combout  & ( (\ROM1|memROM~21_combout  & (!\ROM1|memROM~70_combout  & (!\ROM1|memROM~27_combout  & \ROM1|memROM~15_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~70_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\DECODER1|enableLed9~0_combout ),
	.dataf(!\DECODER1|enableLed9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX2~0 .extended_lut = "off";
defparam \DECODER1|enableHEX2~0 .lut_mask = 64'h0000004000000000;
defparam \DECODER1|enableHEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N44
dffeas \RegisterHEX2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RegisterHEX2|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N26
dffeas \RegisterHEX2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N45
cyclonev_lcell_comb \RegisterHEX2|DOUT[3]~feeder (
// Equation(s):
// \RegisterHEX2|DOUT[3]~feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX2|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX2|DOUT[3]~feeder .extended_lut = "off";
defparam \RegisterHEX2|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX2|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N47
dffeas \RegisterHEX2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RegisterHEX2|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N29
dffeas \RegisterHEX2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX2|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N0
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[0]~0_combout  = ( \RegisterHEX2|DOUT [1] & ( (!\RegisterHEX2|DOUT [2] & (\RegisterHEX2|DOUT [0] & \RegisterHEX2|DOUT [3])) ) ) # ( !\RegisterHEX2|DOUT [1] & ( (!\RegisterHEX2|DOUT [2] & (\RegisterHEX2|DOUT [0] & 
// !\RegisterHEX2|DOUT [3])) # (\RegisterHEX2|DOUT [2] & (!\RegisterHEX2|DOUT [0] $ (\RegisterHEX2|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX2|DOUT [2]),
	.datac(!\RegisterHEX2|DOUT [0]),
	.datad(!\RegisterHEX2|DOUT [3]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[0]~0 .lut_mask = 64'h3C033C03000C000C;
defparam \HexDisplay2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N57
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[1]~1_combout  = ( \RegisterHEX2|DOUT [1] & ( (!\RegisterHEX2|DOUT [0] & ((\RegisterHEX2|DOUT [2]))) # (\RegisterHEX2|DOUT [0] & (\RegisterHEX2|DOUT [3])) ) ) # ( !\RegisterHEX2|DOUT [1] & ( (\RegisterHEX2|DOUT [2] & 
// (!\RegisterHEX2|DOUT [0] $ (!\RegisterHEX2|DOUT [3]))) ) )

	.dataa(!\RegisterHEX2|DOUT [0]),
	.datab(!\RegisterHEX2|DOUT [3]),
	.datac(!\RegisterHEX2|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[1]~1 .lut_mask = 64'h060606061B1B1B1B;
defparam \HexDisplay2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[2]~2_combout  = ( \RegisterHEX2|DOUT [1] & ( (!\RegisterHEX2|DOUT [2] & (!\RegisterHEX2|DOUT [0] & !\RegisterHEX2|DOUT [3])) # (\RegisterHEX2|DOUT [2] & ((\RegisterHEX2|DOUT [3]))) ) ) # ( !\RegisterHEX2|DOUT [1] & ( 
// (\RegisterHEX2|DOUT [2] & (!\RegisterHEX2|DOUT [0] & \RegisterHEX2|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX2|DOUT [2]),
	.datac(!\RegisterHEX2|DOUT [0]),
	.datad(!\RegisterHEX2|DOUT [3]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[2]~2 .lut_mask = 64'h00300030C033C033;
defparam \HexDisplay2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N21
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[3]~3_combout  = ( \RegisterHEX2|DOUT [1] & ( (!\RegisterHEX2|DOUT [0] & (\RegisterHEX2|DOUT [3] & !\RegisterHEX2|DOUT [2])) # (\RegisterHEX2|DOUT [0] & ((\RegisterHEX2|DOUT [2]))) ) ) # ( !\RegisterHEX2|DOUT [1] & ( 
// (!\RegisterHEX2|DOUT [3] & (!\RegisterHEX2|DOUT [0] $ (!\RegisterHEX2|DOUT [2]))) ) )

	.dataa(!\RegisterHEX2|DOUT [0]),
	.datab(!\RegisterHEX2|DOUT [3]),
	.datac(!\RegisterHEX2|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[3]~3 .lut_mask = 64'h4848484825252525;
defparam \HexDisplay2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[4]~4_combout  = ( \RegisterHEX2|DOUT [1] & ( (\RegisterHEX2|DOUT [0] & !\RegisterHEX2|DOUT [3]) ) ) # ( !\RegisterHEX2|DOUT [1] & ( (!\RegisterHEX2|DOUT [2] & (\RegisterHEX2|DOUT [0])) # (\RegisterHEX2|DOUT [2] & 
// ((!\RegisterHEX2|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX2|DOUT [2]),
	.datac(!\RegisterHEX2|DOUT [0]),
	.datad(!\RegisterHEX2|DOUT [3]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[4]~4 .lut_mask = 64'h3F0C3F0C0F000F00;
defparam \HexDisplay2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[5]~5_combout  = ( \RegisterHEX2|DOUT [1] & ( (!\RegisterHEX2|DOUT [3] & ((!\RegisterHEX2|DOUT [2]) # (\RegisterHEX2|DOUT [0]))) ) ) # ( !\RegisterHEX2|DOUT [1] & ( (\RegisterHEX2|DOUT [0] & (!\RegisterHEX2|DOUT [2] $ 
// (\RegisterHEX2|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX2|DOUT [2]),
	.datac(!\RegisterHEX2|DOUT [0]),
	.datad(!\RegisterHEX2|DOUT [3]),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[5]~5 .lut_mask = 64'h0C030C03CF00CF00;
defparam \HexDisplay2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N51
cyclonev_lcell_comb \HexDisplay2|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay2|rascSaida7seg[6]~6_combout  = ( \RegisterHEX2|DOUT [1] & ( (\RegisterHEX2|DOUT [0] & (!\RegisterHEX2|DOUT [3] & \RegisterHEX2|DOUT [2])) ) ) # ( !\RegisterHEX2|DOUT [1] & ( (!\RegisterHEX2|DOUT [3] & ((!\RegisterHEX2|DOUT [2]))) # 
// (\RegisterHEX2|DOUT [3] & (!\RegisterHEX2|DOUT [0] & \RegisterHEX2|DOUT [2])) ) )

	.dataa(!\RegisterHEX2|DOUT [0]),
	.datab(!\RegisterHEX2|DOUT [3]),
	.datac(!\RegisterHEX2|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegisterHEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay2|rascSaida7seg[6]~6 .lut_mask = 64'hC2C2C2C204040404;
defparam \HexDisplay2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N3
cyclonev_lcell_comb \DECODER1|enableHEX3~0 (
// Equation(s):
// \DECODER1|enableHEX3~0_combout  = ( \ROM1|memROM~21_combout  & ( \DECODER1|enableLed9~0_combout  & ( (!\DECODER1|enableLed9~1_combout  & (\ROM1|memROM~15_combout  & (\ROM1|memROM~27_combout  & !\ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\DECODER1|enableLed9~1_combout ),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\DECODER1|enableLed9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX3~0 .extended_lut = "off";
defparam \DECODER1|enableHEX3~0 .lut_mask = 64'h0000000000000200;
defparam \DECODER1|enableHEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N5
dffeas \RegisterHEX3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N47
dffeas \RegisterHEX3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N2
dffeas \RegisterHEX3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \RegisterHEX3|DOUT[2]~feeder (
// Equation(s):
// \RegisterHEX3|DOUT[2]~feeder_combout  = ( \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegisterHEX3|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegisterHEX3|DOUT[2]~feeder .extended_lut = "off";
defparam \RegisterHEX3|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegisterHEX3|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N44
dffeas \RegisterHEX3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RegisterHEX3|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER1|enableHEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX3|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N27
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[0]~0_combout  = ( \RegisterHEX3|DOUT [2] & ( (!\RegisterHEX3|DOUT [1] & (!\RegisterHEX3|DOUT [3] $ (\RegisterHEX3|DOUT [0]))) ) ) # ( !\RegisterHEX3|DOUT [2] & ( (\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [3] $ 
// (\RegisterHEX3|DOUT [1]))) ) )

	.dataa(!\RegisterHEX3|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX3|DOUT [1]),
	.datad(!\RegisterHEX3|DOUT [0]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[0]~0 .lut_mask = 64'h00A500A5A050A050;
defparam \HexDisplay3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[1]~1_combout  = (!\RegisterHEX3|DOUT [3] & (\RegisterHEX3|DOUT [2] & (!\RegisterHEX3|DOUT [0] $ (!\RegisterHEX3|DOUT [1])))) # (\RegisterHEX3|DOUT [3] & ((!\RegisterHEX3|DOUT [0] & (\RegisterHEX3|DOUT [2])) # (\RegisterHEX3|DOUT 
// [0] & ((\RegisterHEX3|DOUT [1])))))

	.dataa(!\RegisterHEX3|DOUT [0]),
	.datab(!\RegisterHEX3|DOUT [2]),
	.datac(!\RegisterHEX3|DOUT [3]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[1]~1 .lut_mask = 64'h1227122712271227;
defparam \HexDisplay3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N57
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[2]~2_combout  = (!\RegisterHEX3|DOUT [2] & (!\RegisterHEX3|DOUT [0] & (\RegisterHEX3|DOUT [1] & !\RegisterHEX3|DOUT [3]))) # (\RegisterHEX3|DOUT [2] & (\RegisterHEX3|DOUT [3] & ((!\RegisterHEX3|DOUT [0]) # (\RegisterHEX3|DOUT 
// [1]))))

	.dataa(!\RegisterHEX3|DOUT [0]),
	.datab(!\RegisterHEX3|DOUT [2]),
	.datac(!\RegisterHEX3|DOUT [1]),
	.datad(!\RegisterHEX3|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[2]~2 .lut_mask = 64'h0823082308230823;
defparam \HexDisplay3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[3]~3_combout  = (!\RegisterHEX3|DOUT [1] & (!\RegisterHEX3|DOUT [3] & (!\RegisterHEX3|DOUT [0] $ (!\RegisterHEX3|DOUT [2])))) # (\RegisterHEX3|DOUT [1] & ((!\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [2] & \RegisterHEX3|DOUT 
// [3])) # (\RegisterHEX3|DOUT [0] & (\RegisterHEX3|DOUT [2]))))

	.dataa(!\RegisterHEX3|DOUT [0]),
	.datab(!\RegisterHEX3|DOUT [2]),
	.datac(!\RegisterHEX3|DOUT [3]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[3]~3 .lut_mask = 64'h6019601960196019;
defparam \HexDisplay3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[4]~4_combout  = ( \RegisterHEX3|DOUT [2] & ( (!\RegisterHEX3|DOUT [3] & ((!\RegisterHEX3|DOUT [1]) # (\RegisterHEX3|DOUT [0]))) ) ) # ( !\RegisterHEX3|DOUT [2] & ( (\RegisterHEX3|DOUT [0] & ((!\RegisterHEX3|DOUT [3]) # 
// (!\RegisterHEX3|DOUT [1]))) ) )

	.dataa(!\RegisterHEX3|DOUT [0]),
	.datab(gnd),
	.datac(!\RegisterHEX3|DOUT [3]),
	.datad(!\RegisterHEX3|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[4]~4 .lut_mask = 64'h55505550F050F050;
defparam \HexDisplay3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[5]~5_combout  = (!\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [2] & (\RegisterHEX3|DOUT [1] & !\RegisterHEX3|DOUT [3]))) # (\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [3] $ (((\RegisterHEX3|DOUT [2] & !\RegisterHEX3|DOUT 
// [1])))))

	.dataa(!\RegisterHEX3|DOUT [0]),
	.datab(!\RegisterHEX3|DOUT [2]),
	.datac(!\RegisterHEX3|DOUT [1]),
	.datad(!\RegisterHEX3|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[5]~5 .lut_mask = 64'h4D104D104D104D10;
defparam \HexDisplay3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N9
cyclonev_lcell_comb \HexDisplay3|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay3|rascSaida7seg[6]~6_combout  = (!\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [1] & (!\RegisterHEX3|DOUT [2] $ (\RegisterHEX3|DOUT [3])))) # (\RegisterHEX3|DOUT [0] & (!\RegisterHEX3|DOUT [3] & (!\RegisterHEX3|DOUT [1] $ (\RegisterHEX3|DOUT 
// [2]))))

	.dataa(!\RegisterHEX3|DOUT [0]),
	.datab(!\RegisterHEX3|DOUT [1]),
	.datac(!\RegisterHEX3|DOUT [2]),
	.datad(!\RegisterHEX3|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay3|rascSaida7seg[6]~6 .lut_mask = 64'hC108C108C108C108;
defparam \HexDisplay3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \DECODER1|enableHEX4~0 (
// Equation(s):
// \DECODER1|enableHEX4~0_combout  = ( \ROM1|memROM~15_combout  & ( \DECODER1|enableLed9~0_combout  & ( (!\DECODER1|enableLed9~1_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~21_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\DECODER1|enableLed9~1_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\DECODER1|enableLed9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX4~0 .extended_lut = "off";
defparam \DECODER1|enableHEX4~0 .lut_mask = 64'h0000000000000080;
defparam \DECODER1|enableHEX4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N20
dffeas \RegisterHEX4|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX4|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N14
dffeas \RegisterHEX4|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX4|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N23
dffeas \RegisterHEX4|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX4|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N17
dffeas \RegisterHEX4|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX4|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[0]~0_combout  = ( \RegisterHEX4|DOUT [0] & ( (!\RegisterHEX4|DOUT [3] & (!\RegisterHEX4|DOUT [2] & !\RegisterHEX4|DOUT [1])) # (\RegisterHEX4|DOUT [3] & (!\RegisterHEX4|DOUT [2] $ (!\RegisterHEX4|DOUT [1]))) ) ) # ( 
// !\RegisterHEX4|DOUT [0] & ( (!\RegisterHEX4|DOUT [3] & (\RegisterHEX4|DOUT [2] & !\RegisterHEX4|DOUT [1])) ) )

	.dataa(!\RegisterHEX4|DOUT [3]),
	.datab(!\RegisterHEX4|DOUT [2]),
	.datac(gnd),
	.datad(!\RegisterHEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[0]~0 .lut_mask = 64'h2200220099449944;
defparam \HexDisplay4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[1]~1_combout  = ( \RegisterHEX4|DOUT [0] & ( (!\RegisterHEX4|DOUT [3] & (\RegisterHEX4|DOUT [2] & !\RegisterHEX4|DOUT [1])) # (\RegisterHEX4|DOUT [3] & ((\RegisterHEX4|DOUT [1]))) ) ) # ( !\RegisterHEX4|DOUT [0] & ( 
// (\RegisterHEX4|DOUT [2] & ((\RegisterHEX4|DOUT [1]) # (\RegisterHEX4|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX4|DOUT [2]),
	.datac(!\RegisterHEX4|DOUT [3]),
	.datad(!\RegisterHEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[1]~1 .lut_mask = 64'h03330333300F300F;
defparam \HexDisplay4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N33
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[2]~2_combout  = ( \RegisterHEX4|DOUT [0] & ( (\RegisterHEX4|DOUT [3] & (\RegisterHEX4|DOUT [2] & \RegisterHEX4|DOUT [1])) ) ) # ( !\RegisterHEX4|DOUT [0] & ( (!\RegisterHEX4|DOUT [3] & (!\RegisterHEX4|DOUT [2] & 
// \RegisterHEX4|DOUT [1])) # (\RegisterHEX4|DOUT [3] & (\RegisterHEX4|DOUT [2])) ) )

	.dataa(!\RegisterHEX4|DOUT [3]),
	.datab(!\RegisterHEX4|DOUT [2]),
	.datac(gnd),
	.datad(!\RegisterHEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[2]~2 .lut_mask = 64'h1199119900110011;
defparam \HexDisplay4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[3]~3_combout  = ( \RegisterHEX4|DOUT [0] & ( (!\RegisterHEX4|DOUT [2] & (!\RegisterHEX4|DOUT [3] & !\RegisterHEX4|DOUT [1])) # (\RegisterHEX4|DOUT [2] & ((\RegisterHEX4|DOUT [1]))) ) ) # ( !\RegisterHEX4|DOUT [0] & ( 
// (!\RegisterHEX4|DOUT [2] & (\RegisterHEX4|DOUT [3] & \RegisterHEX4|DOUT [1])) # (\RegisterHEX4|DOUT [2] & (!\RegisterHEX4|DOUT [3] & !\RegisterHEX4|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX4|DOUT [2]),
	.datac(!\RegisterHEX4|DOUT [3]),
	.datad(!\RegisterHEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[3]~3 .lut_mask = 64'h300C300CC033C033;
defparam \HexDisplay4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[4]~4_combout  = ( \RegisterHEX4|DOUT [2] & ( (!\RegisterHEX4|DOUT [3] & ((!\RegisterHEX4|DOUT [1]) # (\RegisterHEX4|DOUT [0]))) ) ) # ( !\RegisterHEX4|DOUT [2] & ( (\RegisterHEX4|DOUT [0] & ((!\RegisterHEX4|DOUT [1]) # 
// (!\RegisterHEX4|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX4|DOUT [0]),
	.datac(!\RegisterHEX4|DOUT [1]),
	.datad(!\RegisterHEX4|DOUT [3]),
	.datae(gnd),
	.dataf(!\RegisterHEX4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[4]~4 .lut_mask = 64'h33303330F300F300;
defparam \HexDisplay4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[5]~5_combout  = (!\RegisterHEX4|DOUT [0] & (!\RegisterHEX4|DOUT [3] & (!\RegisterHEX4|DOUT [2] & \RegisterHEX4|DOUT [1]))) # (\RegisterHEX4|DOUT [0] & (!\RegisterHEX4|DOUT [3] $ (((\RegisterHEX4|DOUT [2] & !\RegisterHEX4|DOUT 
// [1])))))

	.dataa(!\RegisterHEX4|DOUT [3]),
	.datab(!\RegisterHEX4|DOUT [0]),
	.datac(!\RegisterHEX4|DOUT [2]),
	.datad(!\RegisterHEX4|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[5]~5 .lut_mask = 64'h21A221A221A221A2;
defparam \HexDisplay4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \HexDisplay4|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay4|rascSaida7seg[6]~6_combout  = ( \RegisterHEX4|DOUT [2] & ( (!\RegisterHEX4|DOUT [0] & (\RegisterHEX4|DOUT [3] & !\RegisterHEX4|DOUT [1])) # (\RegisterHEX4|DOUT [0] & (!\RegisterHEX4|DOUT [3] & \RegisterHEX4|DOUT [1])) ) ) # ( 
// !\RegisterHEX4|DOUT [2] & ( (!\RegisterHEX4|DOUT [3] & !\RegisterHEX4|DOUT [1]) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX4|DOUT [0]),
	.datac(!\RegisterHEX4|DOUT [3]),
	.datad(!\RegisterHEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\RegisterHEX4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay4|rascSaida7seg[6]~6 .lut_mask = 64'hF000F0000C300C30;
defparam \HexDisplay4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \DECODER1|enableHEX5 (
// Equation(s):
// \DECODER1|enableHEX5~combout  = ( \ROM1|memROM~27_combout  & ( \DECODER1|enableLed9~0_combout  & ( (\ROM1|memROM~15_combout  & (!\ROM1|memROM~21_combout  & (!\DECODER1|enableLed9~1_combout  & \ROM1|memROM~70_combout ))) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\DECODER1|enableLed9~1_combout ),
	.datad(!\ROM1|memROM~70_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\DECODER1|enableLed9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER1|enableHEX5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER1|enableHEX5 .extended_lut = "off";
defparam \DECODER1|enableHEX5 .lut_mask = 64'h0000000000000040;
defparam \DECODER1|enableHEX5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \RegisterHEX5|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX5|DOUT[0] .is_wysiwyg = "true";
defparam \RegisterHEX5|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N59
dffeas \RegisterHEX5|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX5|DOUT[1] .is_wysiwyg = "true";
defparam \RegisterHEX5|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N2
dffeas \RegisterHEX5|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX5|DOUT[2] .is_wysiwyg = "true";
defparam \RegisterHEX5|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N56
dffeas \RegisterHEX5|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER1|enableHEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterHEX5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterHEX5|DOUT[3] .is_wysiwyg = "true";
defparam \RegisterHEX5|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[0]~0 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[0]~0_combout  = ( \RegisterHEX5|DOUT [3] & ( (\RegisterHEX5|DOUT [0] & (!\RegisterHEX5|DOUT [1] $ (!\RegisterHEX5|DOUT [2]))) ) ) # ( !\RegisterHEX5|DOUT [3] & ( (!\RegisterHEX5|DOUT [1] & (!\RegisterHEX5|DOUT [0] $ 
// (!\RegisterHEX5|DOUT [2]))) ) )

	.dataa(!\RegisterHEX5|DOUT [0]),
	.datab(gnd),
	.datac(!\RegisterHEX5|DOUT [1]),
	.datad(!\RegisterHEX5|DOUT [2]),
	.datae(!\RegisterHEX5|DOUT [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[0]~0 .lut_mask = 64'h50A0055050A00550;
defparam \HexDisplay5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[1]~1 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[1]~1_combout  = ( \RegisterHEX5|DOUT [0] & ( (!\RegisterHEX5|DOUT [1] & (!\RegisterHEX5|DOUT [3] & \RegisterHEX5|DOUT [2])) # (\RegisterHEX5|DOUT [1] & (\RegisterHEX5|DOUT [3])) ) ) # ( !\RegisterHEX5|DOUT [0] & ( 
// (\RegisterHEX5|DOUT [2] & ((\RegisterHEX5|DOUT [3]) # (\RegisterHEX5|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\RegisterHEX5|DOUT [1]),
	.datac(!\RegisterHEX5|DOUT [3]),
	.datad(!\RegisterHEX5|DOUT [2]),
	.datae(gnd),
	.dataf(!\RegisterHEX5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[1]~1 .lut_mask = 64'h003F003F03C303C3;
defparam \HexDisplay5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[2]~2 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[2]~2_combout  = ( \RegisterHEX5|DOUT [0] & ( (\RegisterHEX5|DOUT [3] & (\RegisterHEX5|DOUT [1] & \RegisterHEX5|DOUT [2])) ) ) # ( !\RegisterHEX5|DOUT [0] & ( (!\RegisterHEX5|DOUT [3] & (\RegisterHEX5|DOUT [1] & 
// !\RegisterHEX5|DOUT [2])) # (\RegisterHEX5|DOUT [3] & ((\RegisterHEX5|DOUT [2]))) ) )

	.dataa(!\RegisterHEX5|DOUT [3]),
	.datab(gnd),
	.datac(!\RegisterHEX5|DOUT [1]),
	.datad(!\RegisterHEX5|DOUT [2]),
	.datae(gnd),
	.dataf(!\RegisterHEX5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[2]~2 .lut_mask = 64'h0A550A5500050005;
defparam \HexDisplay5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[3]~3 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[3]~3_combout  = ( \RegisterHEX5|DOUT [2] & ( (!\RegisterHEX5|DOUT [0] & (!\RegisterHEX5|DOUT [1] & !\RegisterHEX5|DOUT [3])) # (\RegisterHEX5|DOUT [0] & (\RegisterHEX5|DOUT [1])) ) ) # ( !\RegisterHEX5|DOUT [2] & ( 
// (!\RegisterHEX5|DOUT [0] & (\RegisterHEX5|DOUT [1] & \RegisterHEX5|DOUT [3])) # (\RegisterHEX5|DOUT [0] & (!\RegisterHEX5|DOUT [1] & !\RegisterHEX5|DOUT [3])) ) )

	.dataa(!\RegisterHEX5|DOUT [0]),
	.datab(!\RegisterHEX5|DOUT [1]),
	.datac(!\RegisterHEX5|DOUT [3]),
	.datad(gnd),
	.datae(!\RegisterHEX5|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[3]~3 .lut_mask = 64'h4242919142429191;
defparam \HexDisplay5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[4]~4 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[4]~4_combout  = ( \RegisterHEX5|DOUT [1] & ( \RegisterHEX5|DOUT [0] & ( !\RegisterHEX5|DOUT [3] ) ) ) # ( !\RegisterHEX5|DOUT [1] & ( \RegisterHEX5|DOUT [0] & ( (!\RegisterHEX5|DOUT [3]) # (!\RegisterHEX5|DOUT [2]) ) ) ) # ( 
// !\RegisterHEX5|DOUT [1] & ( !\RegisterHEX5|DOUT [0] & ( (!\RegisterHEX5|DOUT [3] & \RegisterHEX5|DOUT [2]) ) ) )

	.dataa(!\RegisterHEX5|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegisterHEX5|DOUT [2]),
	.datae(!\RegisterHEX5|DOUT [1]),
	.dataf(!\RegisterHEX5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[4]~4 .lut_mask = 64'h00AA0000FFAAAAAA;
defparam \HexDisplay5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[5]~5 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[5]~5_combout  = ( \RegisterHEX5|DOUT [2] & ( (\RegisterHEX5|DOUT [0] & (!\RegisterHEX5|DOUT [1] $ (!\RegisterHEX5|DOUT [3]))) ) ) # ( !\RegisterHEX5|DOUT [2] & ( (!\RegisterHEX5|DOUT [3] & ((\RegisterHEX5|DOUT [1]) # 
// (\RegisterHEX5|DOUT [0]))) ) )

	.dataa(!\RegisterHEX5|DOUT [0]),
	.datab(gnd),
	.datac(!\RegisterHEX5|DOUT [1]),
	.datad(!\RegisterHEX5|DOUT [3]),
	.datae(!\RegisterHEX5|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[5]~5 .lut_mask = 64'h5F0005505F000550;
defparam \HexDisplay5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \HexDisplay5|rascSaida7seg[6]~6 (
// Equation(s):
// \HexDisplay5|rascSaida7seg[6]~6_combout  = ( \RegisterHEX5|DOUT [2] & ( (!\RegisterHEX5|DOUT [0] & (!\RegisterHEX5|DOUT [1] & \RegisterHEX5|DOUT [3])) # (\RegisterHEX5|DOUT [0] & (\RegisterHEX5|DOUT [1] & !\RegisterHEX5|DOUT [3])) ) ) # ( 
// !\RegisterHEX5|DOUT [2] & ( (!\RegisterHEX5|DOUT [1] & !\RegisterHEX5|DOUT [3]) ) )

	.dataa(!\RegisterHEX5|DOUT [0]),
	.datab(!\RegisterHEX5|DOUT [1]),
	.datac(!\RegisterHEX5|DOUT [3]),
	.datad(gnd),
	.datae(!\RegisterHEX5|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexDisplay5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexDisplay5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HexDisplay5|rascSaida7seg[6]~6 .lut_mask = 64'hC0C01818C0C01818;
defparam \HexDisplay5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
