// Seed: 3217757168
module module_0 #(
    parameter id_12 = 32'd36,
    parameter id_2  = 32'd11
) (
    input id_1,
    output _id_2,
    output id_3,
    input logic id_4,
    output id_5,
    inout id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input logic id_10
    , id_11,
    output logic _id_12,
    output logic id_13,
    output id_14,
    input id_15,
    input id_16,
    output logic id_17,
    input id_18,
    inout id_19,
    input logic id_20
);
  logic id_21, id_22;
  assign id_19 = 1;
  type_37(
      .id_0(id_21.id_14),
      .id_1(1),
      .id_2(1),
      .id_3('b0),
      .id_4(~id_15),
      .id_5(1),
      .id_6(id_6),
      .id_7(1),
      .id_8(id_19),
      .id_9(id_15),
      .id_10(1'b0),
      .id_11(1 - id_18[id_2[id_12]])
  ); type_38(
      id_20
  );
  logic id_23, id_24, id_25, id_26;
  logic id_27;
  logic id_28 = ~1;
endmodule
module module_1 #(
    parameter id_1 = 32'd98,
    parameter id_5 = 32'd24,
    parameter id_8 = 32'd15
) (
    input logic _id_1,
    output id_4,
    input logic _id_5,
    input id_6
);
  always id_5 <= 1;
  assign id_1.id_6  = 1 ? id_6 : id_6;
  defparam id_7 = 1, _id_8 = 1;
  assign id_3[id_1] = id_7[id_8][id_5];
  logic id_9;
  type_0 id_10 (
      .id_0(1),
      .id_1(id_1),
      .id_2(1),
      .id_3(1),
      .id_4(1 ? id_6 : id_3),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1'b0)
  );
endmodule
