5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd slist3.vcd -o slist3.cdd -v slist3.v
3 0 $root $root NA 0 0 1
3 0 main main slist3.v 1 25 1
2 1 0 0 2 1 c 0 0 c
2 2 0 0 0 2a 20000 0 0 1 2 2
2 3 0 0 2 29 20008 1 2 1 2 2
2 4 0 0 2 1 c 0 0 b
2 5 0 0 0 2a 20000 0 0 1 2 2
2 6 0 0 2 29 20000 4 5 1 2 2
2 7 0 0 4 2b 20008 3 6 1 2 2
2 8 5 70008 5 45 2100a 7 0 1 2 2
2 9 6 20006 4 3d 12600a 0 0 1 2 1102 foo
1 a 3 830004 1 0 0 0 1 1 2
1 b 3 830007 1 0 0 0 1 1 102
1 c 3 3000a 1 0 0 0 1 1 102
4 9 8 0
4 8 9 0
3 1 main.foo main.foo slist3.v 6 11 1
2 10 7 80008 1 1 14 0 0 b
2 11 7 40004 0 1 400 0 0 a
2 12 7 40008 2 37 11026 10 11
2 13 8 40008 4 3d 12000a 0 0 1 2 1102 bar
4 13 0 0
4 12 13 13
3 1 main.foo.bar main.foo.bar slist3.v 8 10 1
2 14 9 a000a 2 1 c 0 0 c
2 15 9 60006 0 1 400 0 0 b
2 16 9 6000a 2 37 1100e 14 15
4 16 0 0
3 1 main.$u0 main.$u0 slist3.v 0 23 1
