-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_merge_header_meta is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_headerMetaFifo_dout : IN STD_LOGIC_VECTOR (159 downto 0);
    rxEng_headerMetaFifo_empty_n : IN STD_LOGIC;
    rxEng_headerMetaFifo_read : OUT STD_LOGIC;
    rxEng_winScaleFifo_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_winScaleFifo_empty_n : IN STD_LOGIC;
    rxEng_winScaleFifo_read : OUT STD_LOGIC;
    rxEng_metaDataFifo_din : OUT STD_LOGIC_VECTOR (159 downto 0);
    rxEng_metaDataFifo_full_n : IN STD_LOGIC;
    rxEng_metaDataFifo_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_merge_header_meta is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op20_read_state1 : BOOLEAN;
    signal tmp_i_278_nbreadreq_fu_116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op48_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_V_2_load_reg_390 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_394 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln719_reg_398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op51_write_state2 : BOOLEAN;
    signal tmp_i_278_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op63_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal state_V_2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal meta_seqNumb_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal meta_ackNumb_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal meta_winSize_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal meta_length_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal meta_ack_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal meta_rst_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal meta_syn_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal meta_fin_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal meta_dataOffset_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal rxEng_headerMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_metaDataFifo_blk_n : STD_LOGIC;
    signal rxEng_winScaleFifo_blk_n : STD_LOGIC;
    signal and_ln719_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln174_fu_283_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal trunc_ln174_reg_402 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_s_reg_407 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_reg_416 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal trunc_ln145_fu_141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_298_fu_227_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_62_fu_255_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_04_fu_309_p4 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_03_fu_354_p17 : STD_LOGIC_VECTOR (159 downto 0);
    signal icmp_ln886_fu_271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_190 : BOOLEAN;
    signal ap_condition_148 : BOOLEAN;
    signal ap_condition_98 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    state_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_98)) then
                if (((tmp_i_278_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (state_V_2 = ap_const_lv1_1))) then 
                    state_V_2 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_148)) then 
                    state_V_2 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (state_V_2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln719_reg_398 <= and_ln719_fu_277_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (state_V_2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                meta_ackNumb_V <= rxEng_headerMetaFifo_dout(63 downto 32);
                meta_ack_V <= rxEng_headerMetaFifo_dout(112 downto 112);
                meta_dataOffset_V <= rxEng_headerMetaFifo_dout(147 downto 144);
                meta_fin_V <= rxEng_headerMetaFifo_dout(136 downto 136);
                meta_length_V <= rxEng_headerMetaFifo_dout(111 downto 96);
                meta_rst_V <= rxEng_headerMetaFifo_dout(120 downto 120);
                meta_seqNumb_V <= trunc_ln145_fu_141_p1;
                meta_syn_V <= rxEng_headerMetaFifo_dout(128 downto 128);
                meta_winSize_V <= rxEng_headerMetaFifo_dout(79 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                state_V_2_load_reg_390 <= state_V_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (state_V_2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_278_reg_412 <= tmp_i_278_nbreadreq_fu_116_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (state_V_2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_394 <= tmp_i_nbreadreq_fu_102_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op48_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_416 <= rxEng_winScaleFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln719_fu_277_p2) and (state_V_2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_s_reg_407 <= rxEng_headerMetaFifo_dout(159 downto 84);
                trunc_ln174_reg_402 <= trunc_ln174_fu_283_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln719_fu_277_p2 <= (tmp_298_fu_227_p3 and icmp_ln886_fu_271_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, rxEng_headerMetaFifo_empty_n, ap_predicate_op20_read_state1, rxEng_winScaleFifo_empty_n, ap_predicate_op48_read_state1, rxEng_metaDataFifo_full_n, ap_predicate_op51_write_state2, ap_predicate_op63_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op63_write_state2 = ap_const_boolean_1) and (rxEng_metaDataFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op51_write_state2 = ap_const_boolean_1) and (rxEng_metaDataFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (rxEng_winScaleFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (rxEng_headerMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, rxEng_headerMetaFifo_empty_n, ap_predicate_op20_read_state1, rxEng_winScaleFifo_empty_n, ap_predicate_op48_read_state1, rxEng_metaDataFifo_full_n, ap_predicate_op51_write_state2, ap_predicate_op63_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op63_write_state2 = ap_const_boolean_1) and (rxEng_metaDataFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op51_write_state2 = ap_const_boolean_1) and (rxEng_metaDataFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (rxEng_winScaleFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (rxEng_headerMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, rxEng_headerMetaFifo_empty_n, ap_predicate_op20_read_state1, rxEng_winScaleFifo_empty_n, ap_predicate_op48_read_state1, rxEng_metaDataFifo_full_n, ap_predicate_op51_write_state2, ap_predicate_op63_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op63_write_state2 = ap_const_boolean_1) and (rxEng_metaDataFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op51_write_state2 = ap_const_boolean_1) and (rxEng_metaDataFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (rxEng_winScaleFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (rxEng_headerMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg, rxEng_headerMetaFifo_empty_n, ap_predicate_op20_read_state1, rxEng_winScaleFifo_empty_n, ap_predicate_op48_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (rxEng_winScaleFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op20_read_state1 = ap_const_boolean_1) and (rxEng_headerMetaFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rxEng_metaDataFifo_full_n, ap_predicate_op51_write_state2, ap_predicate_op63_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op63_write_state2 = ap_const_boolean_1) and (rxEng_metaDataFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op51_write_state2 = ap_const_boolean_1) and (rxEng_metaDataFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_148_assign_proc : process(tmp_i_nbreadreq_fu_102_p3, state_V_2, and_ln719_fu_277_p2)
    begin
                ap_condition_148 <= ((ap_const_lv1_1 = and_ln719_fu_277_p2) and (tmp_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (state_V_2 = ap_const_lv1_0));
    end process;


    ap_condition_190_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_190 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_98_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_98 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op20_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_102_p3, state_V_2)
    begin
                ap_predicate_op20_read_state1 <= ((tmp_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (state_V_2 = ap_const_lv1_0));
    end process;


    ap_predicate_op48_read_state1_assign_proc : process(tmp_i_278_nbreadreq_fu_116_p3, state_V_2)
    begin
                ap_predicate_op48_read_state1 <= ((tmp_i_278_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (state_V_2 = ap_const_lv1_1));
    end process;


    ap_predicate_op51_write_state2_assign_proc : process(state_V_2_load_reg_390, tmp_i_reg_394, and_ln719_reg_398)
    begin
                ap_predicate_op51_write_state2 <= ((tmp_i_reg_394 = ap_const_lv1_1) and (state_V_2_load_reg_390 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln719_reg_398));
    end process;


    ap_predicate_op63_write_state2_assign_proc : process(state_V_2_load_reg_390, tmp_i_278_reg_412)
    begin
                ap_predicate_op63_write_state2 <= ((tmp_i_278_reg_412 = ap_const_lv1_1) and (state_V_2_load_reg_390 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln886_fu_271_p2 <= "1" when (unsigned(trunc_ln145_62_fu_255_p4) > unsigned(ap_const_lv4_5)) else "0";
    p_03_fu_354_p17 <= (((((((((((((((ap_const_lv12_0 & meta_dataOffset_V) & ap_const_lv7_0) & meta_fin_V) & ap_const_lv7_0) & meta_syn_V) & ap_const_lv7_0) & meta_rst_V) & ap_const_lv7_0) & meta_ack_V) & meta_length_V) & ap_const_lv12_0) & tmp_reg_416) & meta_winSize_V) & meta_ackNumb_V) & meta_seqNumb_V);
    p_04_fu_309_p4 <= ((tmp_s_reg_407 & ap_const_lv4_0) & trunc_ln174_reg_402);

    rxEng_headerMetaFifo_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_headerMetaFifo_empty_n, ap_predicate_op20_read_state1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op20_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            rxEng_headerMetaFifo_blk_n <= rxEng_headerMetaFifo_empty_n;
        else 
            rxEng_headerMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_headerMetaFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op20_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op20_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rxEng_headerMetaFifo_read <= ap_const_logic_1;
        else 
            rxEng_headerMetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_metaDataFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_metaDataFifo_full_n, ap_predicate_op51_write_state2, ap_predicate_op63_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op63_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op51_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rxEng_metaDataFifo_blk_n <= rxEng_metaDataFifo_full_n;
        else 
            rxEng_metaDataFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_metaDataFifo_din_assign_proc : process(ap_predicate_op51_write_state2, ap_predicate_op63_write_state2, p_04_fu_309_p4, p_03_fu_354_p17, ap_condition_190)
    begin
        if ((ap_const_boolean_1 = ap_condition_190)) then
            if ((ap_predicate_op63_write_state2 = ap_const_boolean_1)) then 
                rxEng_metaDataFifo_din <= p_03_fu_354_p17;
            elsif ((ap_predicate_op51_write_state2 = ap_const_boolean_1)) then 
                rxEng_metaDataFifo_din <= p_04_fu_309_p4;
            else 
                rxEng_metaDataFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rxEng_metaDataFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_metaDataFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op51_write_state2, ap_predicate_op63_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op63_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op51_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rxEng_metaDataFifo_write <= ap_const_logic_1;
        else 
            rxEng_metaDataFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_winScaleFifo_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_winScaleFifo_empty_n, ap_predicate_op48_read_state1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op48_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            rxEng_winScaleFifo_blk_n <= rxEng_winScaleFifo_empty_n;
        else 
            rxEng_winScaleFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_winScaleFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op48_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op48_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rxEng_winScaleFifo_read <= ap_const_logic_1;
        else 
            rxEng_winScaleFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_298_fu_227_p3 <= rxEng_headerMetaFifo_dout(128 downto 128);
    tmp_i_278_nbreadreq_fu_116_p3 <= (0=>(rxEng_winScaleFifo_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_102_p3 <= (0=>(rxEng_headerMetaFifo_empty_n), others=>'-');
    trunc_ln145_62_fu_255_p4 <= rxEng_headerMetaFifo_dout(147 downto 144);
    trunc_ln145_fu_141_p1 <= rxEng_headerMetaFifo_dout(32 - 1 downto 0);
    trunc_ln174_fu_283_p1 <= rxEng_headerMetaFifo_dout(80 - 1 downto 0);
end behav;
