// Seed: 593747329
module module_0 #(
    parameter id_4 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3[id_4] = id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    module_1,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  output logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  reg  id_12;
  wire \id_13 ;
  assign id_7[1]  = id_11;
  assign id_8[-1] = 1;
  logic id_14;
  localparam id_15 = 1, id_16 = 1'b0, id_17 = id_12, id_18 = 1;
  wire id_19;
  module_0 modCall_1 (
      id_15,
      id_19,
      id_8,
      id_18
  );
  always @(1 or posedge id_14) begin : LABEL_0
    id_5 += -1;
    id_12 <= -1'h0;
  end
endmodule
