
Left:  C:\Users\Edward\Workspace\10_Project\01_SW\00_Python\eda_aid_tool\sample_pt\pt_cons\violation.rpt
Right: C:\Users\Edward\Workspace\10_Project\01_SW\00_Python\eda_aid_tool\sample_pt\pt_cons\violation2.rpt

==== max_delay/setup
  ==================================================+================ Left =================+================ Right ================+================ Diff =================+
  Group                                             | WNS             TNS             NVP   | WNS             TNS             NVP   | WNS             TNS             NVP   |
  ==========================================================================================================================================================================+
  clk1                                              | -6.7573         -18.3843        3     | -3.7573         -9.3843         3     | -3.0000         -9.0000         +0    |
  clk2                                              | -6.8697         -16.3843        3     | -3.8697         -8.5077         4     | -3.0000         -7.8766         -1    |

==== max_capacitance
  ==================================================+================ Left =================+================ Right ================+================ Diff =================+
  Group                                             | WNS             TNS             NVP   | WNS             TNS             NVP   | WNS             TNS             NVP   |
  ==========================================================================================================================================================================+
  max_capacitance                                   | -2.1229         -3.8366         3     | -9.6908         -20.5274        4     | +7.5679         +16.6908        -1    |

==== clock_tree_pulse_width
  ==================================================+================ Left =================+================ Right ================+================ Diff =================+
  Group                                             | WNS             TNS             NVP   | WNS             TNS             NVP   | WNS             TNS             NVP   |
  ==========================================================================================================================================================================+
  clock_tree_pulse_width                            |  0.0000          0.0000         0     |  0.0000          0.0000         0     | +0.0000         +0.0000         +0    |

==== sequential_clock_min_period
  ==================================================+================ Left =================+================ Right ================+================ Diff =================+
  Group                                             | WNS             TNS             NVP   | WNS             TNS             NVP   | WNS             TNS             NVP   |
  ==========================================================================================================================================================================+
  sequential_clock_min_period                       |  0.0000          0.0000         0     |  0.0000          0.0000         0     | +0.0000         +0.0000         +0    |

