

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Oct 24 15:25:15 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_taus
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.12|     3.582|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   21|   21|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                                |                     |  Latency  |  Interval | Pipeline |
        |            Instance            |        Module       | min | max | min | max |   Type   |
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+
        |grp_decision_function_1_fu_105  |decision_function_1  |   20|   20|    1|    1| function |
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   |
+-----------------+---------+-------+---------+---------+
|DSP              |        -|      -|        -|        -|
|Expression       |        -|      -|        0|        4|
|FIFO             |        -|      -|        -|        -|
|Instance         |        0|      1|  1105939|  2070824|
|Memory           |        -|      -|        -|        -|
|Multiplexer      |        -|      -|        -|        -|
|Register         |        -|      -|       22|        -|
+-----------------+---------+-------+---------+---------+
|Total            |        0|      1|  1105961|  2070828|
+-----------------+---------+-------+---------+---------+
|Available        |     2940|   3600|   866400|   433200|
+-----------------+---------+-------+---------+---------+
|Utilization (%)  |        0|   ~0  |      127|      478|
+-----------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+---------+---------+
    |            Instance            |        Module       | BRAM_18K| DSP48E|    FF   |   LUT   |
    +--------------------------------+---------------------+---------+-------+---------+---------+
    |grp_decision_function_1_fu_105  |decision_function_1  |        0|      1|  1105939|  2070824|
    +--------------------------------+---------------------+---------+-------+---------+---------+
    |Total                           |                     |        0|      1|  1105939|  2070824|
    +--------------------------------+---------------------+---------+-------+---------+---------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 22|   0|   22|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_return         | out |   18| ap_ctrl_hs |   myproject  | return value |
|x_0_V             |  in |   18|   ap_none  |     x_0_V    |    pointer   |
|x_1_V             |  in |   18|   ap_none  |     x_1_V    |    pointer   |
|x_2_V             |  in |   18|   ap_none  |     x_2_V    |    pointer   |
|x_3_V             |  in |   18|   ap_none  |     x_3_V    |    pointer   |
|x_4_V             |  in |   18|   ap_none  |     x_4_V    |    pointer   |
|x_5_V             |  in |   18|   ap_none  |     x_5_V    |    pointer   |
|x_6_V             |  in |   18|   ap_none  |     x_6_V    |    pointer   |
|x_7_V             |  in |   18|   ap_none  |     x_7_V    |    pointer   |
|x_8_V             |  in |   18|   ap_none  |     x_8_V    |    pointer   |
|score_0_V         | out |   18|   ap_vld   |   score_0_V  |    pointer   |
|score_0_V_ap_vld  | out |    1|   ap_vld   |   score_0_V  |    pointer   |
|score_1_V         |  in |   18|   ap_none  |   score_1_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_0_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_0_V)" [hls_taus/myproject.cpp:11]   --->   Operation 23 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_1_V)" [hls_taus/myproject.cpp:11]   --->   Operation 24 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_2_V)" [hls_taus/myproject.cpp:11]   --->   Operation 25 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_3_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_3_V)" [hls_taus/myproject.cpp:11]   --->   Operation 26 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_4_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_4_V)" [hls_taus/myproject.cpp:11]   --->   Operation 27 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_5_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_5_V)" [hls_taus/myproject.cpp:11]   --->   Operation 28 'read' 'x_5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_6_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_6_V)" [hls_taus/myproject.cpp:11]   --->   Operation 29 'read' 'x_6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_7_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_7_V)" [hls_taus/myproject.cpp:11]   --->   Operation 30 'read' 'x_7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_8_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_8_V)" [hls_taus/myproject.cpp:11]   --->   Operation 31 'read' 'x_8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [22/22] (0.00ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 32 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 33 [21/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 33 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 34 [20/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 34 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 35 [19/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 35 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.58>
ST_5 : Operation 36 [18/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 36 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.58>
ST_6 : Operation 37 [17/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 37 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 38 [16/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.58>
ST_8 : Operation 39 [15/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 39 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.58>
ST_9 : Operation 40 [14/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 40 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.58>
ST_10 : Operation 41 [13/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 41 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.58>
ST_11 : Operation 42 [12/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.58>
ST_12 : Operation 43 [11/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.58>
ST_13 : Operation 44 [10/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.58>
ST_14 : Operation 45 [9/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.58>
ST_15 : Operation 46 [8/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.58>
ST_16 : Operation 47 [7/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.58>
ST_17 : Operation 48 [6/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 48 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.58>
ST_18 : Operation 49 [5/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.58>
ST_19 : Operation 50 [4/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.58>
ST_20 : Operation 51 [3/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.58>
ST_21 : Operation 52 [2/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 52 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.94>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %score_1_V), !map !287"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %score_0_V), !map !293"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_8_V), !map !299"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_7_V), !map !305"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_6_V), !map !311"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_5_V), !map !317"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_4_V), !map !323"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_3_V), !map !329"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_2_V), !map !335"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_1_V), !map !341"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_0_V), !map !345"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 0), !map !349"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 65 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [hls_taus/myproject.cpp:5]   --->   Operation 66 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/22] (2.94ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 67 'call' 'call_ret' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %score_0_V, i18 %call_ret)" [hls_taus/myproject.cpp:11]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "ret i18 0" [hls_taus/myproject.cpp:13]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ score_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ score_1_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_0_V_read  (read         ) [ 01111111111111111111111]
x_1_V_read  (read         ) [ 01111111111111111111111]
x_2_V_read  (read         ) [ 01111111111111111111111]
x_3_V_read  (read         ) [ 01111111111111111111111]
x_4_V_read  (read         ) [ 01111111111111111111111]
x_5_V_read  (read         ) [ 01111111111111111111111]
x_6_V_read  (read         ) [ 01111111111111111111111]
x_7_V_read  (read         ) [ 01111111111111111111111]
x_8_V_read  (read         ) [ 01111111111111111111111]
StgValue_53 (specbitsmap  ) [ 00000000000000000000000]
StgValue_54 (specbitsmap  ) [ 00000000000000000000000]
StgValue_55 (specbitsmap  ) [ 00000000000000000000000]
StgValue_56 (specbitsmap  ) [ 00000000000000000000000]
StgValue_57 (specbitsmap  ) [ 00000000000000000000000]
StgValue_58 (specbitsmap  ) [ 00000000000000000000000]
StgValue_59 (specbitsmap  ) [ 00000000000000000000000]
StgValue_60 (specbitsmap  ) [ 00000000000000000000000]
StgValue_61 (specbitsmap  ) [ 00000000000000000000000]
StgValue_62 (specbitsmap  ) [ 00000000000000000000000]
StgValue_63 (specbitsmap  ) [ 00000000000000000000000]
StgValue_64 (specbitsmap  ) [ 00000000000000000000000]
StgValue_65 (spectopmodule) [ 00000000000000000000000]
StgValue_66 (specpipeline ) [ 00000000000000000000000]
call_ret    (call         ) [ 00000000000000000000000]
StgValue_68 (write        ) [ 00000000000000000000000]
StgValue_69 (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="score_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="score_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="x_0_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="18" slack="0"/>
<pin id="46" dir="0" index="1" bw="18" slack="0"/>
<pin id="47" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_1_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="18" slack="0"/>
<pin id="52" dir="0" index="1" bw="18" slack="0"/>
<pin id="53" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_2_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="18" slack="0"/>
<pin id="58" dir="0" index="1" bw="18" slack="0"/>
<pin id="59" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_3_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="18" slack="0"/>
<pin id="64" dir="0" index="1" bw="18" slack="0"/>
<pin id="65" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_4_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="18" slack="0"/>
<pin id="70" dir="0" index="1" bw="18" slack="0"/>
<pin id="71" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_5_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="18" slack="0"/>
<pin id="76" dir="0" index="1" bw="18" slack="0"/>
<pin id="77" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_6_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="0"/>
<pin id="83" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_7_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="0"/>
<pin id="89" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_8_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="18" slack="0"/>
<pin id="95" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_68_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="0" index="2" bw="18" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/22 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_decision_function_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="18" slack="0"/>
<pin id="107" dir="0" index="1" bw="18" slack="0"/>
<pin id="108" dir="0" index="2" bw="18" slack="0"/>
<pin id="109" dir="0" index="3" bw="18" slack="0"/>
<pin id="110" dir="0" index="4" bw="18" slack="0"/>
<pin id="111" dir="0" index="5" bw="18" slack="0"/>
<pin id="112" dir="0" index="6" bw="18" slack="0"/>
<pin id="113" dir="0" index="7" bw="18" slack="0"/>
<pin id="114" dir="0" index="8" bw="18" slack="0"/>
<pin id="115" dir="0" index="9" bw="18" slack="0"/>
<pin id="116" dir="1" index="10" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="x_0_V_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="18" slack="1"/>
<pin id="130" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_0_V_read "/>
</bind>
</comp>

<comp id="133" class="1005" name="x_1_V_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="18" slack="1"/>
<pin id="135" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_1_V_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="x_2_V_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="18" slack="1"/>
<pin id="140" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_2_V_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="x_3_V_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="18" slack="1"/>
<pin id="145" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_3_V_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="x_4_V_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="1"/>
<pin id="150" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_4_V_read "/>
</bind>
</comp>

<comp id="153" class="1005" name="x_5_V_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="18" slack="1"/>
<pin id="155" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_5_V_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="x_6_V_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="18" slack="1"/>
<pin id="160" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_6_V_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="x_7_V_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="18" slack="1"/>
<pin id="165" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_7_V_read "/>
</bind>
</comp>

<comp id="168" class="1005" name="x_8_V_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="1"/>
<pin id="170" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_8_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="117"><net_src comp="105" pin="10"/><net_sink comp="98" pin=2"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="119"><net_src comp="44" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="50" pin="2"/><net_sink comp="105" pin=2"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="105" pin=3"/></net>

<net id="122"><net_src comp="62" pin="2"/><net_sink comp="105" pin=4"/></net>

<net id="123"><net_src comp="68" pin="2"/><net_sink comp="105" pin=5"/></net>

<net id="124"><net_src comp="74" pin="2"/><net_sink comp="105" pin=6"/></net>

<net id="125"><net_src comp="80" pin="2"/><net_sink comp="105" pin=7"/></net>

<net id="126"><net_src comp="86" pin="2"/><net_sink comp="105" pin=8"/></net>

<net id="127"><net_src comp="92" pin="2"/><net_sink comp="105" pin=9"/></net>

<net id="131"><net_src comp="44" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="136"><net_src comp="50" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="141"><net_src comp="56" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="146"><net_src comp="62" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="151"><net_src comp="68" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="105" pin=5"/></net>

<net id="156"><net_src comp="74" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="105" pin=6"/></net>

<net id="161"><net_src comp="80" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="105" pin=7"/></net>

<net id="166"><net_src comp="86" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="105" pin=8"/></net>

<net id="171"><net_src comp="92" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="105" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: score_0_V | {22 }
 - Input state : 
	Port: myproject : x_0_V | {1 }
	Port: myproject : x_1_V | {1 }
	Port: myproject : x_2_V | {1 }
	Port: myproject : x_3_V | {1 }
	Port: myproject : x_4_V | {1 }
	Port: myproject : x_5_V | {1 }
	Port: myproject : x_6_V | {1 }
	Port: myproject : x_7_V | {1 }
	Port: myproject : x_8_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		StgValue_68 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_decision_function_1_fu_105 |    1    |  77.35  |  199782 |1.7154e+06|
|----------|--------------------------------|---------|---------|---------|---------|
|          |      x_0_V_read_read_fu_44     |    0    |    0    |    0    |    0    |
|          |      x_1_V_read_read_fu_50     |    0    |    0    |    0    |    0    |
|          |      x_2_V_read_read_fu_56     |    0    |    0    |    0    |    0    |
|          |      x_3_V_read_read_fu_62     |    0    |    0    |    0    |    0    |
|   read   |      x_4_V_read_read_fu_68     |    0    |    0    |    0    |    0    |
|          |      x_5_V_read_read_fu_74     |    0    |    0    |    0    |    0    |
|          |      x_6_V_read_read_fu_80     |    0    |    0    |    0    |    0    |
|          |      x_7_V_read_read_fu_86     |    0    |    0    |    0    |    0    |
|          |      x_8_V_read_read_fu_92     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   write  |     StgValue_68_write_fu_98    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    1    |  77.35  |  199782 |1.7154e+06|
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|x_0_V_read_reg_128|   18   |
|x_1_V_read_reg_133|   18   |
|x_2_V_read_reg_138|   18   |
|x_3_V_read_reg_143|   18   |
|x_4_V_read_reg_148|   18   |
|x_5_V_read_reg_153|   18   |
|x_6_V_read_reg_158|   18   |
|x_7_V_read_reg_163|   18   |
|x_8_V_read_reg_168|   18   |
+------------------+--------+
|       Total      |   162  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_decision_function_1_fu_105 |  p1  |   2  |  18  |   36   ||    9    |
| grp_decision_function_1_fu_105 |  p2  |   2  |  18  |   36   ||    9    |
| grp_decision_function_1_fu_105 |  p3  |   2  |  18  |   36   ||    9    |
| grp_decision_function_1_fu_105 |  p4  |   2  |  18  |   36   ||    9    |
| grp_decision_function_1_fu_105 |  p5  |   2  |  18  |   36   ||    9    |
| grp_decision_function_1_fu_105 |  p6  |   2  |  18  |   36   ||    9    |
| grp_decision_function_1_fu_105 |  p7  |   2  |  18  |   36   ||    9    |
| grp_decision_function_1_fu_105 |  p8  |   2  |  18  |   36   ||    9    |
| grp_decision_function_1_fu_105 |  p9  |   2  |  18  |   36   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   324  ||   7.65  ||    81   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   77   | 199782 | 1715396|
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   81   |
|  Register |    -   |    -   |   162  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   84   | 199944 | 1715477|
+-----------+--------+--------+--------+--------+
