BCD to 7SEGMENT :

<img width="1440" alt="image" src="https://github.com/pandey-priya/verilog-codes/assets/118142904/30fce25f-db56-4215-ba94-c9f1faa990f7">

MAGNITUDE COMPARATOR : 

<img width="1440" alt="image" src="https://github.com/pandey-priya/verilog-codes/assets/118142904/c59c179f-d93f-4093-971d-b70b3d88b137">

DIGITAL CLOCK :

<img width="1440" alt="image" src="https://github.com/pandey-priya/verilog-codes/assets/118142904/09d45d9c-f871-4d7c-95c1-032b8f32681f">
