// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _krnl_read_HH_
#define _krnl_read_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "krnl_read_control_s_axi.h"
#include "krnl_read_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct krnl_read : public sc_module {
    // Port declarations 73
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_out< sc_lv<32> > pipe_a_TDATA;
    sc_out< sc_logic > pipe_a_TVALID;
    sc_in< sc_logic > pipe_a_TREADY;
    sc_in< sc_lv<32> > pipe_a_count;
    sc_out< sc_lv<32> > pipe_b_TDATA;
    sc_out< sc_logic > pipe_b_TVALID;
    sc_in< sc_logic > pipe_b_TREADY;
    sc_in< sc_lv<32> > pipe_b_count;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<64> > ap_var_for_const7;


    // Module declarations
    krnl_read(sc_module_name name);
    SC_HAS_PROCESS(krnl_read);

    ~krnl_read();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    krnl_read_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* krnl_read_control_s_axi_U;
    krnl_read_gmem_m_axi<32,64,133,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_TARGET_ADDR,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* krnl_read_gmem_m_axi_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > a;
    sc_signal< sc_lv<64> > b;
    sc_signal< sc_lv<32> > n_elements;
    sc_signal< sc_lv<64> > p_xcl_gv_pipe_a;
    sc_signal< sc_lv<64> > p_xcl_gv_pipe_b;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_3_reg_287;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter67;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter68;
    sc_signal< sc_logic > pipe_a_TDATA_blk_n;
    sc_signal< sc_lv<1> > icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter66_icmp_reg_308;
    sc_signal< sc_logic > pipe_b_TDATA_blk_n;
    sc_signal< sc_lv<1> > icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter67_icmp4_reg_312;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<64> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<31> > i_0_reg2mem9_0_i_i_reg_152;
    sc_signal< sc_lv<63> > tmp_cast_fu_173_p1;
    sc_signal< sc_lv<63> > tmp_cast_reg_272;
    sc_signal< sc_lv<63> > tmp_1_cast_fu_187_p1;
    sc_signal< sc_lv<63> > tmp_1_cast_reg_277;
    sc_signal< sc_lv<32> > arg_n_elements_reg_282;
    sc_signal< sc_lv<1> > tmp_3_fu_195_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_ARREADY;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state62_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state64_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state66_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state68_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state70_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state72_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state74_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state76_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state78_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state80_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state82_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state84_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state86_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state88_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state90_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state92_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state94_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state96_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state98_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state100_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state102_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state104_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state106_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state108_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state110_pp0_stage0_iter54;
    sc_signal< bool > ap_block_state112_pp0_stage0_iter55;
    sc_signal< bool > ap_block_state114_pp0_stage0_iter56;
    sc_signal< bool > ap_block_state116_pp0_stage0_iter57;
    sc_signal< bool > ap_block_state118_pp0_stage0_iter58;
    sc_signal< bool > ap_block_state120_pp0_stage0_iter59;
    sc_signal< bool > ap_block_state122_pp0_stage0_iter60;
    sc_signal< bool > ap_block_state124_pp0_stage0_iter61;
    sc_signal< bool > ap_block_state126_pp0_stage0_iter62;
    sc_signal< bool > ap_block_state128_pp0_stage0_iter63;
    sc_signal< bool > ap_block_state130_pp0_stage0_iter64;
    sc_signal< bool > ap_block_state132_pp0_stage0_iter65;
    sc_signal< bool > ap_block_state134_pp0_stage0_iter66;
    sc_signal< bool > ap_block_state136_pp0_stage0_iter67;
    sc_signal< bool > ap_block_state138_pp0_stage0_iter68;
    sc_signal< sc_logic > ap_sig_ioackin_pipe_b_TREADY;
    sc_signal< bool > ap_block_state138_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > p_reg2mem_0_i_i_fu_200_p2;
    sc_signal< sc_lv<31> > p_reg2mem_0_i_i_reg_291;
    sc_signal< sc_lv<64> > gmem_addr_reg_296;
    sc_signal< sc_lv<64> > gmem_addr_1_reg_302;
    sc_signal< sc_lv<1> > icmp_fu_250_p2;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter9;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter10;
    sc_signal< bool > ap_block_state25_pp0_stage1_iter11;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter12;
    sc_signal< bool > ap_block_state29_pp0_stage1_iter13;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter14;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter15;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter16;
    sc_signal< bool > ap_block_state37_pp0_stage1_iter17;
    sc_signal< bool > ap_block_state39_pp0_stage1_iter18;
    sc_signal< bool > ap_block_state41_pp0_stage1_iter19;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter20;
    sc_signal< bool > ap_block_state45_pp0_stage1_iter21;
    sc_signal< bool > ap_block_state47_pp0_stage1_iter22;
    sc_signal< bool > ap_block_state49_pp0_stage1_iter23;
    sc_signal< bool > ap_block_state51_pp0_stage1_iter24;
    sc_signal< bool > ap_block_state53_pp0_stage1_iter25;
    sc_signal< bool > ap_block_state55_pp0_stage1_iter26;
    sc_signal< bool > ap_block_state57_pp0_stage1_iter27;
    sc_signal< bool > ap_block_state59_pp0_stage1_iter28;
    sc_signal< bool > ap_block_state61_pp0_stage1_iter29;
    sc_signal< bool > ap_block_state63_pp0_stage1_iter30;
    sc_signal< bool > ap_block_state65_pp0_stage1_iter31;
    sc_signal< bool > ap_block_state67_pp0_stage1_iter32;
    sc_signal< bool > ap_block_state69_pp0_stage1_iter33;
    sc_signal< bool > ap_block_state71_pp0_stage1_iter34;
    sc_signal< bool > ap_block_state73_pp0_stage1_iter35;
    sc_signal< bool > ap_block_state75_pp0_stage1_iter36;
    sc_signal< bool > ap_block_state77_pp0_stage1_iter37;
    sc_signal< bool > ap_block_state79_pp0_stage1_iter38;
    sc_signal< bool > ap_block_state81_pp0_stage1_iter39;
    sc_signal< bool > ap_block_state83_pp0_stage1_iter40;
    sc_signal< bool > ap_block_state85_pp0_stage1_iter41;
    sc_signal< bool > ap_block_state87_pp0_stage1_iter42;
    sc_signal< bool > ap_block_state89_pp0_stage1_iter43;
    sc_signal< bool > ap_block_state91_pp0_stage1_iter44;
    sc_signal< bool > ap_block_state93_pp0_stage1_iter45;
    sc_signal< bool > ap_block_state95_pp0_stage1_iter46;
    sc_signal< bool > ap_block_state97_pp0_stage1_iter47;
    sc_signal< bool > ap_block_state99_pp0_stage1_iter48;
    sc_signal< bool > ap_block_state101_pp0_stage1_iter49;
    sc_signal< bool > ap_block_state103_pp0_stage1_iter50;
    sc_signal< bool > ap_block_state105_pp0_stage1_iter51;
    sc_signal< bool > ap_block_state107_pp0_stage1_iter52;
    sc_signal< bool > ap_block_state109_pp0_stage1_iter53;
    sc_signal< bool > ap_block_state111_pp0_stage1_iter54;
    sc_signal< bool > ap_block_state113_pp0_stage1_iter55;
    sc_signal< bool > ap_block_state115_pp0_stage1_iter56;
    sc_signal< bool > ap_block_state117_pp0_stage1_iter57;
    sc_signal< bool > ap_block_state119_pp0_stage1_iter58;
    sc_signal< bool > ap_block_state121_pp0_stage1_iter59;
    sc_signal< bool > ap_block_state123_pp0_stage1_iter60;
    sc_signal< bool > ap_block_state125_pp0_stage1_iter61;
    sc_signal< bool > ap_block_state127_pp0_stage1_iter62;
    sc_signal< bool > ap_block_state129_pp0_stage1_iter63;
    sc_signal< bool > ap_block_state131_pp0_stage1_iter64;
    sc_signal< bool > ap_block_state133_pp0_stage1_iter65;
    sc_signal< bool > ap_block_state135_pp0_stage1_iter66;
    sc_signal< bool > ap_block_state137_pp0_stage1_iter67;
    sc_signal< sc_logic > ap_sig_ioackin_pipe_a_TREADY;
    sc_signal< bool > ap_block_state137_io;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter20_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter21_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter22_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter23_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter24_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter25_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter26_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter27_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter28_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter29_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter30_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter31_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter32_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter33_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter34_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter35_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter36_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter37_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter38_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter39_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter40_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter41_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter42_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter43_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter44_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter45_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter46_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter47_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter48_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter49_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter50_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter51_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter52_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter53_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter54_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter55_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter56_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter57_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter58_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter59_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter60_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter61_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter62_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter63_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter64_icmp_reg_308;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter65_icmp_reg_308;
    sc_signal< sc_lv<1> > icmp4_fu_266_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter20_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter21_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter22_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter23_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter24_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter25_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter26_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter27_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter28_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter29_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter30_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter31_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter32_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter33_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter34_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter35_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter36_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter37_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter38_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter39_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter40_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter41_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter42_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter43_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter44_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter45_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter46_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter47_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter48_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter49_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter50_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter51_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter52_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter53_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter54_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter55_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter56_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter57_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter58_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter59_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter60_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter61_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter62_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter63_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter64_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter65_icmp4_reg_312;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter66_icmp4_reg_312;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter55;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter56;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter57;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter58;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter59;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter60;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter61;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter62;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter63;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter64;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter65;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter66;
    sc_signal< sc_lv<31> > i_0_reg2mem9_0_i_i_phi_fu_156_p4;
    sc_signal< sc_lv<64> > arg_a_i_0_sum_cast_fu_215_p1;
    sc_signal< sc_lv<64> > arg_b_i_0_sum_cast_fu_230_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_ARREADY;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_reg_ioackin_pipe_a_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pipe_b_TREADY;
    sc_signal< sc_lv<62> > tmp_fu_163_p4;
    sc_signal< sc_lv<62> > tmp_1_fu_177_p4;
    sc_signal< sc_lv<32> > i_0_reg2mem9_0_i_i_cast_fu_191_p1;
    sc_signal< sc_lv<63> > tmp_4_cast_fu_206_p1;
    sc_signal< sc_lv<63> > arg_a_i_0_sum_fu_210_p2;
    sc_signal< sc_lv<63> > arg_b_i_0_sum_fu_225_p2;
    sc_signal< sc_lv<25> > tmp_2_fu_240_p4;
    sc_signal< sc_lv<25> > tmp_4_fu_256_p4;
    sc_signal< sc_logic > ap_CS_fsm_state139;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1162;
    sc_signal< bool > ap_condition_1166;
    sc_signal< bool > ap_condition_883;
    sc_signal< bool > ap_condition_897;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state139;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_TARGET_ADDR;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state139();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state100_pp0_stage0_iter49();
    void thread_ap_block_state101_pp0_stage1_iter49();
    void thread_ap_block_state102_pp0_stage0_iter50();
    void thread_ap_block_state103_pp0_stage1_iter50();
    void thread_ap_block_state104_pp0_stage0_iter51();
    void thread_ap_block_state105_pp0_stage1_iter51();
    void thread_ap_block_state106_pp0_stage0_iter52();
    void thread_ap_block_state107_pp0_stage1_iter52();
    void thread_ap_block_state108_pp0_stage0_iter53();
    void thread_ap_block_state109_pp0_stage1_iter53();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state110_pp0_stage0_iter54();
    void thread_ap_block_state111_pp0_stage1_iter54();
    void thread_ap_block_state112_pp0_stage0_iter55();
    void thread_ap_block_state113_pp0_stage1_iter55();
    void thread_ap_block_state114_pp0_stage0_iter56();
    void thread_ap_block_state115_pp0_stage1_iter56();
    void thread_ap_block_state116_pp0_stage0_iter57();
    void thread_ap_block_state117_pp0_stage1_iter57();
    void thread_ap_block_state118_pp0_stage0_iter58();
    void thread_ap_block_state119_pp0_stage1_iter58();
    void thread_ap_block_state11_pp0_stage1_iter4();
    void thread_ap_block_state120_pp0_stage0_iter59();
    void thread_ap_block_state121_pp0_stage1_iter59();
    void thread_ap_block_state122_pp0_stage0_iter60();
    void thread_ap_block_state123_pp0_stage1_iter60();
    void thread_ap_block_state124_pp0_stage0_iter61();
    void thread_ap_block_state125_pp0_stage1_iter61();
    void thread_ap_block_state126_pp0_stage0_iter62();
    void thread_ap_block_state127_pp0_stage1_iter62();
    void thread_ap_block_state128_pp0_stage0_iter63();
    void thread_ap_block_state129_pp0_stage1_iter63();
    void thread_ap_block_state12_pp0_stage0_iter5();
    void thread_ap_block_state130_pp0_stage0_iter64();
    void thread_ap_block_state131_pp0_stage1_iter64();
    void thread_ap_block_state132_pp0_stage0_iter65();
    void thread_ap_block_state133_pp0_stage1_iter65();
    void thread_ap_block_state134_pp0_stage0_iter66();
    void thread_ap_block_state135_pp0_stage1_iter66();
    void thread_ap_block_state136_pp0_stage0_iter67();
    void thread_ap_block_state137_io();
    void thread_ap_block_state137_pp0_stage1_iter67();
    void thread_ap_block_state138_io();
    void thread_ap_block_state138_pp0_stage0_iter68();
    void thread_ap_block_state13_pp0_stage1_iter5();
    void thread_ap_block_state14_pp0_stage0_iter6();
    void thread_ap_block_state15_pp0_stage1_iter6();
    void thread_ap_block_state16_pp0_stage0_iter7();
    void thread_ap_block_state17_pp0_stage1_iter7();
    void thread_ap_block_state18_pp0_stage0_iter8();
    void thread_ap_block_state19_pp0_stage1_iter8();
    void thread_ap_block_state20_pp0_stage0_iter9();
    void thread_ap_block_state21_pp0_stage1_iter9();
    void thread_ap_block_state22_pp0_stage0_iter10();
    void thread_ap_block_state23_pp0_stage1_iter10();
    void thread_ap_block_state24_pp0_stage0_iter11();
    void thread_ap_block_state25_pp0_stage1_iter11();
    void thread_ap_block_state26_pp0_stage0_iter12();
    void thread_ap_block_state27_pp0_stage1_iter12();
    void thread_ap_block_state28_pp0_stage0_iter13();
    void thread_ap_block_state29_pp0_stage1_iter13();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter14();
    void thread_ap_block_state31_pp0_stage1_iter14();
    void thread_ap_block_state32_pp0_stage0_iter15();
    void thread_ap_block_state33_pp0_stage1_iter15();
    void thread_ap_block_state34_pp0_stage0_iter16();
    void thread_ap_block_state35_pp0_stage1_iter16();
    void thread_ap_block_state36_pp0_stage0_iter17();
    void thread_ap_block_state37_pp0_stage1_iter17();
    void thread_ap_block_state38_pp0_stage0_iter18();
    void thread_ap_block_state39_pp0_stage1_iter18();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage0_iter19();
    void thread_ap_block_state41_pp0_stage1_iter19();
    void thread_ap_block_state42_pp0_stage0_iter20();
    void thread_ap_block_state43_pp0_stage1_iter20();
    void thread_ap_block_state44_pp0_stage0_iter21();
    void thread_ap_block_state45_pp0_stage1_iter21();
    void thread_ap_block_state46_pp0_stage0_iter22();
    void thread_ap_block_state47_pp0_stage1_iter22();
    void thread_ap_block_state48_pp0_stage0_iter23();
    void thread_ap_block_state49_pp0_stage1_iter23();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state50_pp0_stage0_iter24();
    void thread_ap_block_state51_pp0_stage1_iter24();
    void thread_ap_block_state52_pp0_stage0_iter25();
    void thread_ap_block_state53_pp0_stage1_iter25();
    void thread_ap_block_state54_pp0_stage0_iter26();
    void thread_ap_block_state55_pp0_stage1_iter26();
    void thread_ap_block_state56_pp0_stage0_iter27();
    void thread_ap_block_state57_pp0_stage1_iter27();
    void thread_ap_block_state58_pp0_stage0_iter28();
    void thread_ap_block_state59_pp0_stage1_iter28();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state60_pp0_stage0_iter29();
    void thread_ap_block_state61_pp0_stage1_iter29();
    void thread_ap_block_state62_pp0_stage0_iter30();
    void thread_ap_block_state63_pp0_stage1_iter30();
    void thread_ap_block_state64_pp0_stage0_iter31();
    void thread_ap_block_state65_pp0_stage1_iter31();
    void thread_ap_block_state66_pp0_stage0_iter32();
    void thread_ap_block_state67_pp0_stage1_iter32();
    void thread_ap_block_state68_pp0_stage0_iter33();
    void thread_ap_block_state69_pp0_stage1_iter33();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state70_pp0_stage0_iter34();
    void thread_ap_block_state71_pp0_stage1_iter34();
    void thread_ap_block_state72_pp0_stage0_iter35();
    void thread_ap_block_state73_pp0_stage1_iter35();
    void thread_ap_block_state74_pp0_stage0_iter36();
    void thread_ap_block_state75_pp0_stage1_iter36();
    void thread_ap_block_state76_pp0_stage0_iter37();
    void thread_ap_block_state77_pp0_stage1_iter37();
    void thread_ap_block_state78_pp0_stage0_iter38();
    void thread_ap_block_state79_pp0_stage1_iter38();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state80_pp0_stage0_iter39();
    void thread_ap_block_state81_pp0_stage1_iter39();
    void thread_ap_block_state82_pp0_stage0_iter40();
    void thread_ap_block_state83_pp0_stage1_iter40();
    void thread_ap_block_state84_pp0_stage0_iter41();
    void thread_ap_block_state85_pp0_stage1_iter41();
    void thread_ap_block_state86_pp0_stage0_iter42();
    void thread_ap_block_state87_pp0_stage1_iter42();
    void thread_ap_block_state88_pp0_stage0_iter43();
    void thread_ap_block_state89_pp0_stage1_iter43();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state90_pp0_stage0_iter44();
    void thread_ap_block_state91_pp0_stage1_iter44();
    void thread_ap_block_state92_pp0_stage0_iter45();
    void thread_ap_block_state93_pp0_stage1_iter45();
    void thread_ap_block_state94_pp0_stage0_iter46();
    void thread_ap_block_state95_pp0_stage1_iter46();
    void thread_ap_block_state96_pp0_stage0_iter47();
    void thread_ap_block_state97_pp0_stage1_iter47();
    void thread_ap_block_state98_pp0_stage0_iter48();
    void thread_ap_block_state99_pp0_stage1_iter48();
    void thread_ap_block_state9_pp0_stage1_iter3();
    void thread_ap_condition_1162();
    void thread_ap_condition_1166();
    void thread_ap_condition_883();
    void thread_ap_condition_897();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_gmem_ARREADY();
    void thread_ap_sig_ioackin_pipe_a_TREADY();
    void thread_ap_sig_ioackin_pipe_b_TREADY();
    void thread_arg_a_i_0_sum_cast_fu_215_p1();
    void thread_arg_a_i_0_sum_fu_210_p2();
    void thread_arg_b_i_0_sum_cast_fu_230_p1();
    void thread_arg_b_i_0_sum_fu_225_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_RREADY();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_R();
    void thread_i_0_reg2mem9_0_i_i_cast_fu_191_p1();
    void thread_i_0_reg2mem9_0_i_i_phi_fu_156_p4();
    void thread_icmp4_fu_266_p2();
    void thread_icmp_fu_250_p2();
    void thread_p_reg2mem_0_i_i_fu_200_p2();
    void thread_pipe_a_TDATA();
    void thread_pipe_a_TDATA_blk_n();
    void thread_pipe_a_TVALID();
    void thread_pipe_b_TDATA();
    void thread_pipe_b_TDATA_blk_n();
    void thread_pipe_b_TVALID();
    void thread_tmp_1_cast_fu_187_p1();
    void thread_tmp_1_fu_177_p4();
    void thread_tmp_2_fu_240_p4();
    void thread_tmp_3_fu_195_p2();
    void thread_tmp_4_cast_fu_206_p1();
    void thread_tmp_4_fu_256_p4();
    void thread_tmp_cast_fu_173_p1();
    void thread_tmp_fu_163_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
