//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_clone_2 // -- Begin function triton_poi_fused_clone_2
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_clone_2
.visible .entry triton_poi_fused_clone_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused_clone_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_clone_2_param_1,
	.param .u32 triton_poi_fused_clone_2_param_2,
	.param .u32 triton_poi_fused_clone_2_param_3
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<67>;
	.reg .b32 	%r<247>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<37>;
	.loc	1 19 0                          // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:19:0

// %bb.0:
	ld.param.u64 	%rd18, [triton_poi_fused_clone_2_param_0];
	ld.param.u64 	%rd19, [triton_poi_fused_clone_2_param_1];
$L__tmp0:
	.loc	1 22 28                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:22:33
	shl.b32 	%r44, %r1, 5;
	.loc	1 23 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:23:44
	mov.u32 	%r45, %tid.x;
	and.b32  	%r46, %r45, 31;
	.loc	1 23 23                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:23:23
	or.b32  	%r47, %r44, %r46;
	.loc	1 24 21                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:24:21
	setp.lt.s32 	%p1, %r47, 256;
	.loc	1 25 28                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:25:33
	shl.b32 	%r48, %r2, 5;
	.loc	1 26 23                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:26:23
	or.b32  	%r49, %r48, %r46;
	.loc	1 27 21                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:27:21
	setp.lt.s32 	%p34, %r49, 25;
	.loc	1 29 21                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:29:21
	bfe.s32 	%r50, %r1, 26, 1;
	shr.u32 	%r51, %r50, 30;
	add.s32 	%r52, %r47, %r51;
	shr.s32 	%r53, %r52, 2;
	.loc	1 34 31                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:34:31
	mul.wide.s32 	%rd20, %r47, 4;
	add.s64 	%rd1, %rd18, %rd20;
	.loc	1 34 36                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:34:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	.loc	1 29 26                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:29:26
	shr.u32 	%r54, %r53, 30;
	add.s32 	%r55, %r53, %r54;
	and.b32  	%r56, %r55, -4;
	sub.s32 	%r57, %r53, %r56;
	and.b32  	%r58, %r52, -4;
	sub.s32 	%r59, %r47, %r58;
	.loc	1 35 18                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:35:18
	add.s32 	%r60, %r59, -2;
	add.s32 	%r61, %r57, -2;
	.loc	1 23 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:23:44
	bfe.u32 	%r62, %r45, 5, 2;
	or.b32  	%r63, %r62, 4;
	or.b32  	%r64, %r62, 8;
	or.b32  	%r65, %r62, 12;
	or.b32  	%r66, %r62, 20;
	or.b32  	%r67, %r62, 16;
	or.b32  	%r68, %r62, 24;
	or.b32  	%r69, %r62, 28;
	.loc	1 23 23                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:23:23
	or.b32  	%r70, %r44, %r62;
	or.b32  	%r71, %r44, %r63;
	or.b32  	%r72, %r44, %r64;
	or.b32  	%r73, %r44, %r65;
	or.b32  	%r74, %r44, %r67;
	or.b32  	%r75, %r44, %r66;
	or.b32  	%r76, %r44, %r68;
	or.b32  	%r77, %r44, %r69;
	.loc	1 24 21                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:24:21
	setp.lt.s32 	%p35, %r70, 256;
	setp.lt.s32 	%p36, %r71, 256;
	setp.lt.s32 	%p37, %r72, 256;
	setp.lt.s32 	%p38, %r73, 256;
	setp.lt.s32 	%p39, %r74, 256;
	setp.lt.s32 	%p40, %r75, 256;
	setp.lt.s32 	%p41, %r76, 256;
	setp.lt.s32 	%p42, %r77, 256;
	.loc	1 26 23                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:26:23
	or.b32  	%r78, %r48, %r64;
	or.b32  	%r79, %r48, %r65;
	or.b32  	%r80, %r48, %r63;
	or.b32  	%r81, %r48, %r62;
	or.b32  	%r82, %r48, %r67;
	or.b32  	%r83, %r48, %r66;
	or.b32  	%r84, %r48, %r68;
	or.b32  	%r85, %r48, %r69;
	.loc	1 27 21                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:27:21
	setp.lt.s32 	%p43, %r81, 25;
	setp.lt.s32 	%p44, %r80, 25;
	setp.lt.s32 	%p45, %r83, 25;
	setp.lt.s32 	%p46, %r82, 25;
	setp.lt.s32 	%p47, %r79, 25;
	setp.lt.s32 	%p48, %r78, 25;
	setp.lt.s32 	%p49, %r84, 25;
	setp.lt.s32 	%p50, %r85, 25;
	.loc	1 28 19                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:28:19
	mul.hi.s32 	%r90, %r81, 1717986919;
	shr.u32 	%r91, %r90, 31;
	shr.s32 	%r92, %r90, 1;
	add.s32 	%r93, %r92, %r91;
	mul.hi.s32 	%r94, %r80, 1717986919;
	shr.u32 	%r95, %r94, 31;
	shr.s32 	%r96, %r94, 1;
	add.s32 	%r97, %r96, %r95;
	mul.hi.s32 	%r98, %r78, 1717986919;
	shr.u32 	%r99, %r98, 31;
	shr.s32 	%r100, %r98, 1;
	add.s32 	%r101, %r100, %r99;
	mul.hi.s32 	%r102, %r79, 1717986919;
	shr.u32 	%r103, %r102, 31;
	shr.s32 	%r104, %r102, 1;
	add.s32 	%r105, %r104, %r103;
	mul.hi.s32 	%r108, %r82, 1717986919;
	shr.u32 	%r109, %r108, 31;
	shr.s32 	%r110, %r108, 1;
	add.s32 	%r111, %r110, %r109;
	mul.hi.s32 	%r112, %r83, 1717986919;
	shr.u32 	%r113, %r112, 31;
	shr.s32 	%r114, %r112, 1;
	add.s32 	%r115, %r114, %r113;
	mul.hi.s32 	%r117, %r84, 1717986919;
	shr.u32 	%r118, %r117, 31;
	shr.s32 	%r119, %r117, 1;
	add.s32 	%r120, %r119, %r118;
	mul.hi.s32 	%r122, %r85, 1717986919;
	shr.u32 	%r123, %r122, 31;
	shr.s32 	%r124, %r122, 1;
	add.s32 	%r125, %r124, %r123;
	.loc	1 30 19                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:30:19
	mul.lo.s32 	%r126, %r105, 5;
	mul.lo.s32 	%r127, %r101, 5;
	mul.lo.s32 	%r128, %r97, 5;
	mul.lo.s32 	%r129, %r93, 5;
	sub.s32 	%r130, %r81, %r129;
	sub.s32 	%r131, %r80, %r128;
	sub.s32 	%r132, %r78, %r127;
	sub.s32 	%r133, %r79, %r126;
	mul.lo.s32 	%r134, %r115, 5;
	mul.lo.s32 	%r135, %r111, 5;
	sub.s32 	%r136, %r82, %r135;
	sub.s32 	%r137, %r83, %r134;
	mul.lo.s32 	%r138, %r120, 5;
	sub.s32 	%r139, %r84, %r138;
	mul.lo.s32 	%r140, %r125, 5;
	sub.s32 	%r141, %r85, %r140;
	.loc	1 35 23                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:35:23
	add.s32 	%r142, %r61, %r105;
	add.s32 	%r143, %r61, %r101;
	add.s32 	%r144, %r61, %r97;
	add.s32 	%r145, %r61, %r93;
	add.s32 	%r146, %r61, %r115;
	add.s32 	%r147, %r61, %r111;
	add.s32 	%r148, %r61, %r120;
	.loc	1 40 23                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:40:23
	add.s32 	%r149, %r60, %r133;
	add.s32 	%r150, %r60, %r132;
	add.s32 	%r151, %r60, %r131;
	add.s32 	%r152, %r60, %r130;
	add.s32 	%r153, %r60, %r137;
	add.s32 	%r154, %r60, %r136;
	add.s32 	%r155, %r60, %r139;
	.loc	1 35 23                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:35:23
	add.s32 	%r156, %r60, %r141;
	add.s32 	%r157, %r61, %r125;
	.loc	1 45 19                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:45:19
	or.b32  	%r158, %r145, %r152;
	or.b32  	%r159, %r144, %r151;
	or.b32  	%r160, %r143, %r150;
	or.b32  	%r161, %r142, %r149;
	or.b32  	%r162, %r147, %r154;
	or.b32  	%r163, %r146, %r153;
	or.b32  	%r164, %r148, %r155;
	or.b32  	%r165, %r157, %r156;
	setp.lt.u32 	%p51, %r165, 4;
	setp.lt.u32 	%p52, %r164, 4;
	setp.lt.u32 	%p53, %r163, 4;
	setp.lt.u32 	%p54, %r162, 4;
	setp.lt.u32 	%p55, %r161, 4;
	setp.lt.u32 	%p56, %r160, 4;
	setp.lt.u32 	%p57, %r159, 4;
	setp.lt.u32 	%p58, %r158, 4;
	.loc	1 46 51                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:51
	shl.b32 	%r166, %r93, 2;
	shl.b32 	%r167, %r97, 2;
	shl.b32 	%r168, %r101, 2;
	shl.b32 	%r169, %r105, 2;
	shl.b32 	%r170, %r111, 2;
	shl.b32 	%r171, %r115, 2;
	shl.b32 	%r172, %r120, 2;
	shl.b32 	%r173, %r125, 2;
	.loc	1 46 39                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:39
	add.s32 	%r174, %r47, -10;
	.loc	1 46 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:44
	add.s32 	%r175, %r174, %r130;
	.loc	1 46 49                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:49
	add.s32 	%r176, %r175, %r166;
	.loc	1 46 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:44
	add.s32 	%r177, %r174, %r131;
	.loc	1 46 49                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:49
	add.s32 	%r178, %r177, %r167;
	.loc	1 46 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:44
	add.s32 	%r179, %r174, %r132;
	.loc	1 46 49                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:49
	add.s32 	%r180, %r179, %r168;
	.loc	1 46 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:44
	add.s32 	%r181, %r174, %r133;
	.loc	1 46 49                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:49
	add.s32 	%r182, %r181, %r169;
	.loc	1 46 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:44
	add.s32 	%r183, %r174, %r136;
	.loc	1 46 49                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:49
	add.s32 	%r184, %r183, %r170;
	.loc	1 46 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:44
	add.s32 	%r185, %r174, %r137;
	.loc	1 46 49                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:49
	add.s32 	%r186, %r185, %r171;
	.loc	1 46 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:44
	add.s32 	%r187, %r174, %r139;
	.loc	1 46 49                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:49
	add.s32 	%r188, %r187, %r172;
	.loc	1 46 44                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:44
	add.s32 	%r189, %r174, %r141;
	.loc	1 46 49                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:49
	add.s32 	%r190, %r189, %r173;
	.loc	1 46 31                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:31
	mul.wide.s32 	%rd21, %r176, 4;
	add.s64 	%rd2, %rd18, %rd21;
	mul.wide.s32 	%rd22, %r178, 4;
	add.s64 	%rd3, %rd18, %rd22;
	mul.wide.s32 	%rd23, %r180, 4;
	add.s64 	%rd4, %rd18, %rd23;
	mul.wide.s32 	%rd24, %r182, 4;
	add.s64 	%rd5, %rd18, %rd24;
	mul.wide.s32 	%rd25, %r184, 4;
	add.s64 	%rd6, %rd18, %rd25;
	mul.wide.s32 	%rd26, %r186, 4;
	add.s64 	%rd7, %rd18, %rd26;
	mul.wide.s32 	%rd27, %r188, 4;
	add.s64 	%rd8, %rd18, %rd27;
	mul.wide.s32 	%rd28, %r190, 4;
	add.s64 	%rd9, %rd18, %rd28;
	.loc	1 46 64                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:64
	and.pred  	%p59, %p43, %p1;
	and.pred  	%p60, %p44, %p1;
	and.pred  	%p61, %p48, %p1;
	and.pred  	%p62, %p47, %p1;
	and.pred  	%p63, %p46, %p1;
	and.pred  	%p64, %p45, %p1;
	and.pred  	%p65, %p49, %p1;
	and.pred  	%p66, %p50, %p1;
	.loc	1 46 72                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:72
	and.pred  	%p3, %p59, %p58;
	and.pred  	%p5, %p60, %p57;
	and.pred  	%p7, %p61, %p56;
	and.pred  	%p9, %p62, %p55;
	and.pred  	%p11, %p63, %p54;
	and.pred  	%p13, %p64, %p53;
	and.pred  	%p15, %p65, %p52;
	and.pred  	%p17, %p66, %p51;
	mov.b32 	%r5, 0;
	.loc	1 46 56                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:46:56
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p3 mov.u32 %r4, %r5;
	// end inline asm
	mov.b32 	%f2, %r4;
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p5 mov.u32 %r6, %r5;
	// end inline asm
	mov.b32 	%f3, %r6;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	@!%p7 mov.u32 %r8, %r5;
	// end inline asm
	mov.b32 	%f4, %r8;
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r10 }, [ %rd5 + 0 ];
	@!%p9 mov.u32 %r10, %r5;
	// end inline asm
	mov.b32 	%f5, %r10;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	@!%p11 mov.u32 %r12, %r5;
	// end inline asm
	mov.b32 	%f6, %r12;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r14 }, [ %rd7 + 0 ];
	@!%p13 mov.u32 %r14, %r5;
	// end inline asm
	mov.b32 	%f7, %r14;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r16 }, [ %rd8 + 0 ];
	@!%p15 mov.u32 %r16, %r5;
	// end inline asm
	mov.b32 	%f8, %r16;
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r18 }, [ %rd9 + 0 ];
	@!%p17 mov.u32 %r18, %r5;
	// end inline asm
	mov.b32 	%f9, %r18;
	.loc	1 47 20                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:47:20
	mul.f32 	%f10, %f1, %f2;
	mul.f32 	%f11, %f1, %f3;
	mul.f32 	%f12, %f1, %f4;
	mul.f32 	%f13, %f1, %f5;
	mul.f32 	%f14, %f1, %f6;
	mul.f32 	%f15, %f1, %f7;
	mul.f32 	%f16, %f1, %f8;
	mul.f32 	%f17, %f1, %f9;
	.loc	1 48 30                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:48:30
	mad.lo.s32 	%r191, %r70, 25, %r49;
	mad.lo.s32 	%r192, %r71, 25, %r49;
	mad.lo.s32 	%r193, %r72, 25, %r49;
	mad.lo.s32 	%r194, %r73, 25, %r49;
	mad.lo.s32 	%r195, %r74, 25, %r49;
	mad.lo.s32 	%r196, %r75, 25, %r49;
	mad.lo.s32 	%r197, %r76, 25, %r49;
	mad.lo.s32 	%r198, %r77, 25, %r49;
	.loc	1 48 25                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:48:25
	mul.wide.s32 	%rd29, %r191, 4;
	add.s64 	%rd10, %rd19, %rd29;
	mul.wide.s32 	%rd30, %r192, 4;
	add.s64 	%rd11, %rd19, %rd30;
	mul.wide.s32 	%rd31, %r193, 4;
	add.s64 	%rd12, %rd19, %rd31;
	mul.wide.s32 	%rd32, %r194, 4;
	add.s64 	%rd13, %rd19, %rd32;
	mul.wide.s32 	%rd33, %r195, 4;
	add.s64 	%rd14, %rd19, %rd33;
	mul.wide.s32 	%rd34, %r196, 4;
	add.s64 	%rd15, %rd19, %rd34;
	mul.wide.s32 	%rd35, %r197, 4;
	add.s64 	%rd16, %rd19, %rd35;
	mul.wide.s32 	%rd36, %r198, 4;
	add.s64 	%rd17, %rd19, %rd36;
	.loc	1 48 53                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:48:53
	and.pred  	%p26, %p35, %p34;
	and.pred  	%p27, %p36, %p34;
	and.pred  	%p28, %p37, %p34;
	and.pred  	%p29, %p38, %p34;
	and.pred  	%p30, %p39, %p34;
	and.pred  	%p31, %p40, %p34;
	and.pred  	%p32, %p41, %p34;
	and.pred  	%p33, %p42, %p34;
	.loc	1 48 45                         // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:48:45
	shl.b32 	%r199, %r45, 5;
	and.b32  	%r200, %r199, 992;
	or.b32  	%r201, %r200, %r62;
	and.b32  	%r202, %r45, 127;
	shr.u32 	%r203, %r200, 3;
	mov.u32 	%r204, global_smem;
	add.s32 	%r205, %r204, %r203;
	shl.b32 	%r206, %r201, 2;
	add.s32 	%r20, %r205, %r206;
	mov.b32 	%r21, %f10;
	mov.pred 	%p18, -1;
	// begin inline asm
	@%p18 st.shared.b32 [ %r20 + 0 ], %r21;
	// end inline asm
	add.s32 	%r22, %r20, 16;
	mov.b32 	%r23, %f11;
	// begin inline asm
	@%p18 st.shared.b32 [ %r22 + 0 ], %r23;
	// end inline asm
	add.s32 	%r24, %r20, 32;
	mov.b32 	%r25, %f12;
	// begin inline asm
	@%p18 st.shared.b32 [ %r24 + 0 ], %r25;
	// end inline asm
	add.s32 	%r26, %r20, 48;
	mov.b32 	%r27, %f13;
	// begin inline asm
	@%p18 st.shared.b32 [ %r26 + 0 ], %r27;
	// end inline asm
	add.s32 	%r28, %r20, 64;
	mov.b32 	%r29, %f14;
	// begin inline asm
	@%p18 st.shared.b32 [ %r28 + 0 ], %r29;
	// end inline asm
	add.s32 	%r30, %r20, 80;
	mov.b32 	%r31, %f15;
	// begin inline asm
	@%p18 st.shared.b32 [ %r30 + 0 ], %r31;
	// end inline asm
	add.s32 	%r32, %r20, 96;
	mov.b32 	%r33, %f16;
	// begin inline asm
	@%p18 st.shared.b32 [ %r32 + 0 ], %r33;
	// end inline asm
	add.s32 	%r34, %r20, 112;
	mov.b32 	%r35, %f17;
	// begin inline asm
	@%p18 st.shared.b32 [ %r34 + 0 ], %r35;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r207, %r45, 3;
	and.b32  	%r208, %r207, 12;
	add.s32 	%r209, %r204, %r208;
	shl.b32 	%r210, %r202, 2;
	add.s32 	%r211, %r209, %r210;
	ld.shared.u32 	%r36, [%r211];
	or.b32  	%r212, %r202, 128;
	shr.u32 	%r213, %r212, 3;
	and.b32  	%r214, %r213, 28;
	add.s32 	%r215, %r204, %r214;
	add.s32 	%r216, %r215, %r210;
	ld.shared.u32 	%r37, [%r216+512];
	or.b32  	%r217, %r202, 256;
	shr.u32 	%r218, %r217, 3;
	and.b32  	%r219, %r218, 44;
	add.s32 	%r220, %r204, %r219;
	add.s32 	%r221, %r220, %r210;
	ld.shared.u32 	%r38, [%r221+1024];
	or.b32  	%r222, %r202, 384;
	shr.u32 	%r223, %r222, 3;
	and.b32  	%r224, %r223, 60;
	add.s32 	%r225, %r204, %r224;
	add.s32 	%r226, %r225, %r210;
	ld.shared.u32 	%r39, [%r226+1536];
	or.b32  	%r227, %r202, 512;
	shr.u32 	%r228, %r227, 3;
	and.b32  	%r229, %r228, 76;
	add.s32 	%r230, %r204, %r229;
	add.s32 	%r231, %r230, %r210;
	ld.shared.u32 	%r40, [%r231+2048];
	or.b32  	%r232, %r202, 640;
	shr.u32 	%r233, %r232, 3;
	and.b32  	%r234, %r233, 92;
	add.s32 	%r235, %r204, %r234;
	add.s32 	%r236, %r235, %r210;
	ld.shared.u32 	%r41, [%r236+2560];
	or.b32  	%r237, %r202, 768;
	shr.u32 	%r238, %r237, 3;
	and.b32  	%r239, %r238, 108;
	add.s32 	%r240, %r204, %r239;
	add.s32 	%r241, %r240, %r210;
	ld.shared.u32 	%r42, [%r241+3072];
	or.b32  	%r242, %r202, 896;
	shr.u32 	%r243, %r242, 3;
	and.b32  	%r244, %r243, 124;
	add.s32 	%r245, %r204, %r244;
	add.s32 	%r246, %r245, %r210;
	ld.shared.u32 	%r43, [%r246+3584];
	// begin inline asm
	@%p26 st.global.b32 [ %rd10 + 0 ], { %r36 };
	// end inline asm
	// begin inline asm
	@%p27 st.global.b32 [ %rd11 + 0 ], { %r37 };
	// end inline asm
	// begin inline asm
	@%p28 st.global.b32 [ %rd12 + 0 ], { %r38 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd13 + 0 ], { %r39 };
	// end inline asm
	// begin inline asm
	@%p30 st.global.b32 [ %rd14 + 0 ], { %r40 };
	// end inline asm
	// begin inline asm
	@%p31 st.global.b32 [ %rd15 + 0 ], { %r41 };
	// end inline asm
	// begin inline asm
	@%p32 st.global.b32 [ %rd16 + 0 ], { %r42 };
	// end inline asm
	// begin inline asm
	@%p33 st.global.b32 [ %rd17 + 0 ], { %r43 };
	// end inline asm
	.loc	1 48 4                          // cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/df/cdfvlla22cvih3zyefueemog72rpe7roemlbghxzcnf76wb73mdd.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 100
.b8 102
.b8 118
.b8 108
.b8 108
.b8 97
.b8 50
.b8 50
.b8 99
.b8 118
.b8 105
.b8 104
.b8 51
.b8 122
.b8 121
.b8 101
.b8 102
.b8 117
.b8 101
.b8 101
.b8 109
.b8 111
.b8 103
.b8 55
.b8 50
.b8 114
.b8 112
.b8 101
.b8 55
.b8 114
.b8 111
.b8 101
.b8 109
.b8 108
.b8 98
.b8 103
.b8 104
.b8 120
.b8 122
.b8 99
.b8 110
.b8 102
.b8 55
.b8 54
.b8 119
.b8 98
.b8 55
.b8 51
.b8 109
.b8 100
.b8 100
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 100
.b8 102
.b8 0
	}
	.section	.debug_macinfo	{	}
