
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000000073b0 <.init>:
    73b0:	stp	x29, x30, [sp, #-16]!
    73b4:	mov	x29, sp
    73b8:	bl	8400 <*ABS*@plt+0x20>
    73bc:	ldp	x29, x30, [sp], #16
    73c0:	ret

Disassembly of section .plt:

00000000000073d0 <mbrtowc@plt-0x20>:
    73d0:	stp	x16, x30, [sp, #-16]!
    73d4:	adrp	x16, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    73d8:	ldr	x17, [x16, #4088]
    73dc:	add	x16, x16, #0xff8
    73e0:	br	x17
    73e4:	nop
    73e8:	nop
    73ec:	nop

00000000000073f0 <mbrtowc@plt>:
    73f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    73f4:	ldr	x17, [x16]
    73f8:	add	x16, x16, #0x0
    73fc:	br	x17

0000000000007400 <memcpy@plt>:
    7400:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7404:	ldr	x17, [x16, #8]
    7408:	add	x16, x16, #0x8
    740c:	br	x17

0000000000007410 <getpwnam_r@plt>:
    7410:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7414:	ldr	x17, [x16, #16]
    7418:	add	x16, x16, #0x10
    741c:	br	x17

0000000000007420 <memmove@plt>:
    7420:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16, #24]
    7428:	add	x16, x16, #0x18
    742c:	br	x17

0000000000007430 <scols_parse_version_string@plt>:
    7430:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #32]
    7438:	add	x16, x16, #0x20
    743c:	br	x17

0000000000007440 <scols_column_set_whint@plt>:
    7440:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #40]
    7448:	add	x16, x16, #0x28
    744c:	br	x17

0000000000007450 <getcwd@plt>:
    7450:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #48]
    7458:	add	x16, x16, #0x30
    745c:	br	x17

0000000000007460 <scols_symbols_set_branch@plt>:
    7460:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #56]
    7468:	add	x16, x16, #0x38
    746c:	br	x17

0000000000007470 <setuid@plt>:
    7470:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #64]
    7478:	add	x16, x16, #0x40
    747c:	br	x17

0000000000007480 <strtok@plt>:
    7480:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #72]
    7488:	add	x16, x16, #0x48
    748c:	br	x17

0000000000007490 <scols_table_remove_line@plt>:
    7490:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #80]
    7498:	add	x16, x16, #0x50
    749c:	br	x17

00000000000074a0 <scols_new_column@plt>:
    74a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #88]
    74a8:	add	x16, x16, #0x58
    74ac:	br	x17

00000000000074b0 <strtoul@plt>:
    74b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #96]
    74b8:	add	x16, x16, #0x60
    74bc:	br	x17

00000000000074c0 <strlen@plt>:
    74c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #104]
    74c8:	add	x16, x16, #0x68
    74cc:	br	x17

00000000000074d0 <scols_column_is_strict_width@plt>:
    74d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #112]
    74d8:	add	x16, x16, #0x70
    74dc:	br	x17

00000000000074e0 <__sched_cpufree@plt>:
    74e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #120]
    74e8:	add	x16, x16, #0x78
    74ec:	br	x17

00000000000074f0 <fputs@plt>:
    74f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #128]
    74f8:	add	x16, x16, #0x80
    74fc:	br	x17

0000000000007500 <mbstowcs@plt>:
    7500:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #136]
    7508:	add	x16, x16, #0x88
    750c:	br	x17

0000000000007510 <exit@plt>:
    7510:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #144]
    7518:	add	x16, x16, #0x90
    751c:	br	x17

0000000000007520 <scols_column_get_safechars@plt>:
    7520:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #152]
    7528:	add	x16, x16, #0x98
    752c:	br	x17

0000000000007530 <scols_unref_symbols@plt>:
    7530:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #160]
    7538:	add	x16, x16, #0xa0
    753c:	br	x17

0000000000007540 <raise@plt>:
    7540:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #168]
    7548:	add	x16, x16, #0xa8
    754c:	br	x17

0000000000007550 <scols_line_refer_data@plt>:
    7550:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #176]
    7558:	add	x16, x16, #0xb0
    755c:	br	x17

0000000000007560 <dup@plt>:
    7560:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #184]
    7568:	add	x16, x16, #0xb8
    756c:	br	x17

0000000000007570 <__libc_current_sigrtmax@plt>:
    7570:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #192]
    7578:	add	x16, x16, #0xc0
    757c:	br	x17

0000000000007580 <execl@plt>:
    7580:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #200]
    7588:	add	x16, x16, #0xc8
    758c:	br	x17

0000000000007590 <scols_table_is_noheadings@plt>:
    7590:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #208]
    7598:	add	x16, x16, #0xd0
    759c:	br	x17

00000000000075a0 <scols_table_is_tree@plt>:
    75a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #216]
    75a8:	add	x16, x16, #0xd8
    75ac:	br	x17

00000000000075b0 <strtoimax@plt>:
    75b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #224]
    75b8:	add	x16, x16, #0xe0
    75bc:	br	x17

00000000000075c0 <scols_reset_iter@plt>:
    75c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #232]
    75c8:	add	x16, x16, #0xe8
    75cc:	br	x17

00000000000075d0 <getegid@plt>:
    75d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #240]
    75d8:	add	x16, x16, #0xf0
    75dc:	br	x17

00000000000075e0 <strtoll@plt>:
    75e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #248]
    75e8:	add	x16, x16, #0xf8
    75ec:	br	x17

00000000000075f0 <scols_table_add_column@plt>:
    75f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #256]
    75f8:	add	x16, x16, #0x100
    75fc:	br	x17

0000000000007600 <strtod@plt>:
    7600:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #264]
    7608:	add	x16, x16, #0x108
    760c:	br	x17

0000000000007610 <geteuid@plt>:
    7610:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #272]
    7618:	add	x16, x16, #0x110
    761c:	br	x17

0000000000007620 <secure_getenv@plt>:
    7620:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #280]
    7628:	add	x16, x16, #0x118
    762c:	br	x17

0000000000007630 <scols_new_line@plt>:
    7630:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #288]
    7638:	add	x16, x16, #0x120
    763c:	br	x17

0000000000007640 <ttyname@plt>:
    7640:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #296]
    7648:	add	x16, x16, #0x128
    764c:	br	x17

0000000000007650 <localtime_r@plt>:
    7650:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #304]
    7658:	add	x16, x16, #0x130
    765c:	br	x17

0000000000007660 <setenv@plt>:
    7660:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #312]
    7668:	add	x16, x16, #0x138
    766c:	br	x17

0000000000007670 <readlink@plt>:
    7670:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #320]
    7678:	add	x16, x16, #0x140
    767c:	br	x17

0000000000007680 <fgets_unlocked@plt>:
    7680:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #328]
    7688:	add	x16, x16, #0x148
    768c:	br	x17

0000000000007690 <__cxa_finalize@plt>:
    7690:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #336]
    7698:	add	x16, x16, #0x150
    769c:	br	x17

00000000000076a0 <sprintf@plt>:
    76a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #344]
    76a8:	add	x16, x16, #0x158
    76ac:	br	x17

00000000000076b0 <getuid@plt>:
    76b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #352]
    76b8:	add	x16, x16, #0x160
    76bc:	br	x17

00000000000076c0 <pipe@plt>:
    76c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #360]
    76c8:	add	x16, x16, #0x168
    76cc:	br	x17

00000000000076d0 <opendir@plt>:
    76d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #368]
    76d8:	add	x16, x16, #0x170
    76dc:	br	x17

00000000000076e0 <strftime@plt>:
    76e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #376]
    76e8:	add	x16, x16, #0x178
    76ec:	br	x17

00000000000076f0 <__cxa_atexit@plt>:
    76f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #384]
    76f8:	add	x16, x16, #0x180
    76fc:	br	x17

0000000000007700 <fputc@plt>:
    7700:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #392]
    7708:	add	x16, x16, #0x188
    770c:	br	x17

0000000000007710 <scols_cell_get_data@plt>:
    7710:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #400]
    7718:	add	x16, x16, #0x190
    771c:	br	x17

0000000000007720 <qsort@plt>:
    7720:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #408]
    7728:	add	x16, x16, #0x198
    772c:	br	x17

0000000000007730 <scols_cell_copy_content@plt>:
    7730:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #416]
    7738:	add	x16, x16, #0x1a0
    773c:	br	x17

0000000000007740 <asprintf@plt>:
    7740:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #424]
    7748:	add	x16, x16, #0x1a8
    774c:	br	x17

0000000000007750 <getpwuid_r@plt>:
    7750:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #432]
    7758:	add	x16, x16, #0x1b0
    775c:	br	x17

0000000000007760 <fork@plt>:
    7760:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #440]
    7768:	add	x16, x16, #0x1b8
    776c:	br	x17

0000000000007770 <strptime@plt>:
    7770:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #448]
    7778:	add	x16, x16, #0x1c0
    777c:	br	x17

0000000000007780 <lseek@plt>:
    7780:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #456]
    7788:	add	x16, x16, #0x1c8
    778c:	br	x17

0000000000007790 <scols_column_set_flags@plt>:
    7790:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #464]
    7798:	add	x16, x16, #0x1d0
    779c:	br	x17

00000000000077a0 <__ctype_tolower_loc@plt>:
    77a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #472]
    77a8:	add	x16, x16, #0x1d8
    77ac:	br	x17

00000000000077b0 <snprintf@plt>:
    77b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #480]
    77b8:	add	x16, x16, #0x1e0
    77bc:	br	x17

00000000000077c0 <gnu_dev_makedev@plt>:
    77c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #488]
    77c8:	add	x16, x16, #0x1e8
    77cc:	br	x17

00000000000077d0 <localeconv@plt>:
    77d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #496]
    77d8:	add	x16, x16, #0x1f0
    77dc:	br	x17

00000000000077e0 <stpcpy@plt>:
    77e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #504]
    77e8:	add	x16, x16, #0x1f8
    77ec:	br	x17

00000000000077f0 <scols_table_get_stream@plt>:
    77f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #512]
    77f8:	add	x16, x16, #0x200
    77fc:	br	x17

0000000000007800 <scols_table_set_termwidth@plt>:
    7800:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #520]
    7808:	add	x16, x16, #0x208
    780c:	br	x17

0000000000007810 <scols_line_alloc_cells@plt>:
    7810:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #528]
    7818:	add	x16, x16, #0x210
    781c:	br	x17

0000000000007820 <scols_symbols_set_group_horizontal@plt>:
    7820:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #536]
    7828:	add	x16, x16, #0x218
    782c:	br	x17

0000000000007830 <scols_table_is_ascii@plt>:
    7830:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #544]
    7838:	add	x16, x16, #0x220
    783c:	br	x17

0000000000007840 <fclose@plt>:
    7840:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #552]
    7848:	add	x16, x16, #0x228
    784c:	br	x17

0000000000007850 <scols_table_print_range@plt>:
    7850:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #560]
    7858:	add	x16, x16, #0x230
    785c:	br	x17

0000000000007860 <getpid@plt>:
    7860:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #568]
    7868:	add	x16, x16, #0x238
    786c:	br	x17

0000000000007870 <nl_langinfo@plt>:
    7870:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #576]
    7878:	add	x16, x16, #0x240
    787c:	br	x17

0000000000007880 <strtok_r@plt>:
    7880:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #584]
    7888:	add	x16, x16, #0x248
    788c:	br	x17

0000000000007890 <fopen@plt>:
    7890:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #592]
    7898:	add	x16, x16, #0x250
    789c:	br	x17

00000000000078a0 <time@plt>:
    78a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #600]
    78a8:	add	x16, x16, #0x258
    78ac:	br	x17

00000000000078b0 <scols_table_set_stream@plt>:
    78b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #608]
    78b8:	add	x16, x16, #0x260
    78bc:	br	x17

00000000000078c0 <scols_symbols_set_group_vertical@plt>:
    78c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #616]
    78c8:	add	x16, x16, #0x268
    78cc:	br	x17

00000000000078d0 <malloc@plt>:
    78d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #624]
    78d8:	add	x16, x16, #0x270
    78dc:	br	x17

00000000000078e0 <scols_ref_symbols@plt>:
    78e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #632]
    78e8:	add	x16, x16, #0x278
    78ec:	br	x17

00000000000078f0 <setsockopt@plt>:
    78f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #640]
    78f8:	add	x16, x16, #0x280
    78fc:	br	x17

0000000000007900 <wcwidth@plt>:
    7900:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #648]
    7908:	add	x16, x16, #0x288
    790c:	br	x17

0000000000007910 <scols_copy_line@plt>:
    7910:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #656]
    7918:	add	x16, x16, #0x290
    791c:	br	x17

0000000000007920 <scols_table_set_columns_iter@plt>:
    7920:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #664]
    7928:	add	x16, x16, #0x298
    792c:	br	x17

0000000000007930 <scols_line_get_parent@plt>:
    7930:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #672]
    7938:	add	x16, x16, #0x2a0
    793c:	br	x17

0000000000007940 <open@plt>:
    7940:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #680]
    7948:	add	x16, x16, #0x2a8
    794c:	br	x17

0000000000007950 <scols_table_get_line@plt>:
    7950:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #688]
    7958:	add	x16, x16, #0x2b0
    795c:	br	x17

0000000000007960 <poll@plt>:
    7960:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #696]
    7968:	add	x16, x16, #0x2b8
    796c:	br	x17

0000000000007970 <wcswidth@plt>:
    7970:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #704]
    7978:	add	x16, x16, #0x2c0
    797c:	br	x17

0000000000007980 <__isoc99_fscanf@plt>:
    7980:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #712]
    7988:	add	x16, x16, #0x2c8
    798c:	br	x17

0000000000007990 <getppid@plt>:
    7990:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #720]
    7998:	add	x16, x16, #0x2d0
    799c:	br	x17

00000000000079a0 <sigemptyset@plt>:
    79a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #728]
    79a8:	add	x16, x16, #0x2d8
    79ac:	br	x17

00000000000079b0 <strncmp@plt>:
    79b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #736]
    79b8:	add	x16, x16, #0x2e0
    79bc:	br	x17

00000000000079c0 <__libc_current_sigrtmin@plt>:
    79c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #744]
    79c8:	add	x16, x16, #0x2e8
    79cc:	br	x17

00000000000079d0 <scols_column_set_color@plt>:
    79d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #752]
    79d8:	add	x16, x16, #0x2f0
    79dc:	br	x17

00000000000079e0 <fgetc@plt>:
    79e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #760]
    79e8:	add	x16, x16, #0x2f8
    79ec:	br	x17

00000000000079f0 <scols_column_is_customwrap@plt>:
    79f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #768]
    79f8:	add	x16, x16, #0x300
    79fc:	br	x17

0000000000007a00 <scols_column_get_header@plt>:
    7a00:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #776]
    7a08:	add	x16, x16, #0x308
    7a0c:	br	x17

0000000000007a10 <memset@plt>:
    7a10:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #784]
    7a18:	add	x16, x16, #0x310
    7a1c:	br	x17

0000000000007a20 <fdopen@plt>:
    7a20:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #792]
    7a28:	add	x16, x16, #0x318
    7a2c:	br	x17

0000000000007a30 <gettimeofday@plt>:
    7a30:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #800]
    7a38:	add	x16, x16, #0x320
    7a3c:	br	x17

0000000000007a40 <gmtime_r@plt>:
    7a40:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #808]
    7a48:	add	x16, x16, #0x328
    7a4c:	br	x17

0000000000007a50 <scols_cell_refer_data@plt>:
    7a50:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #816]
    7a58:	add	x16, x16, #0x330
    7a5c:	br	x17

0000000000007a60 <random@plt>:
    7a60:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #824]
    7a68:	add	x16, x16, #0x338
    7a6c:	br	x17

0000000000007a70 <scols_cell_set_color@plt>:
    7a70:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #832]
    7a78:	add	x16, x16, #0x340
    7a7c:	br	x17

0000000000007a80 <scols_column_is_wrap@plt>:
    7a80:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #840]
    7a88:	add	x16, x16, #0x348
    7a8c:	br	x17

0000000000007a90 <calloc@plt>:
    7a90:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #848]
    7a98:	add	x16, x16, #0x350
    7a9c:	br	x17

0000000000007aa0 <scols_table_is_maxout@plt>:
    7aa0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #856]
    7aa8:	add	x16, x16, #0x358
    7aac:	br	x17

0000000000007ab0 <setmntent@plt>:
    7ab0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #864]
    7ab8:	add	x16, x16, #0x360
    7abc:	br	x17

0000000000007ac0 <scols_unref_line@plt>:
    7ac0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #872]
    7ac8:	add	x16, x16, #0x368
    7acc:	br	x17

0000000000007ad0 <endmntent@plt>:
    7ad0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #880]
    7ad8:	add	x16, x16, #0x370
    7adc:	br	x17

0000000000007ae0 <__xpg_basename@plt>:
    7ae0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #888]
    7ae8:	add	x16, x16, #0x378
    7aec:	br	x17

0000000000007af0 <bsearch@plt>:
    7af0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #896]
    7af8:	add	x16, x16, #0x380
    7afc:	br	x17

0000000000007b00 <strcasecmp@plt>:
    7b00:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #904]
    7b08:	add	x16, x16, #0x388
    7b0c:	br	x17

0000000000007b10 <readdir@plt>:
    7b10:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #912]
    7b18:	add	x16, x16, #0x390
    7b1c:	br	x17

0000000000007b20 <realloc@plt>:
    7b20:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #920]
    7b28:	add	x16, x16, #0x398
    7b2c:	br	x17

0000000000007b30 <scols_cell_set_data@plt>:
    7b30:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #928]
    7b38:	add	x16, x16, #0x3a0
    7b3c:	br	x17

0000000000007b40 <scols_new_table@plt>:
    7b40:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #936]
    7b48:	add	x16, x16, #0x3a8
    7b4c:	br	x17

0000000000007b50 <strdup@plt>:
    7b50:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #944]
    7b58:	add	x16, x16, #0x3b0
    7b5c:	br	x17

0000000000007b60 <closedir@plt>:
    7b60:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #952]
    7b68:	add	x16, x16, #0x3b8
    7b6c:	br	x17

0000000000007b70 <strerror@plt>:
    7b70:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #960]
    7b78:	add	x16, x16, #0x3c0
    7b7c:	br	x17

0000000000007b80 <scols_symbols_set_group_middle_child@plt>:
    7b80:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #968]
    7b88:	add	x16, x16, #0x3c8
    7b8c:	br	x17

0000000000007b90 <close@plt>:
    7b90:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #976]
    7b98:	add	x16, x16, #0x3d0
    7b9c:	br	x17

0000000000007ba0 <sigaction@plt>:
    7ba0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #984]
    7ba8:	add	x16, x16, #0x3d8
    7bac:	br	x17

0000000000007bb0 <__sched_cpualloc@plt>:
    7bb0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #992]
    7bb8:	add	x16, x16, #0x3e0
    7bbc:	br	x17

0000000000007bc0 <strrchr@plt>:
    7bc0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #1000]
    7bc8:	add	x16, x16, #0x3e8
    7bcc:	br	x17

0000000000007bd0 <__gmon_start__@plt>:
    7bd0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #1008]
    7bd8:	add	x16, x16, #0x3f0
    7bdc:	br	x17

0000000000007be0 <mktime@plt>:
    7be0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #1016]
    7be8:	add	x16, x16, #0x3f8
    7bec:	br	x17

0000000000007bf0 <fdopendir@plt>:
    7bf0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1024]
    7bf8:	add	x16, x16, #0x400
    7bfc:	br	x17

0000000000007c00 <write@plt>:
    7c00:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1032]
    7c08:	add	x16, x16, #0x408
    7c0c:	br	x17

0000000000007c10 <strtoumax@plt>:
    7c10:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1040]
    7c18:	add	x16, x16, #0x410
    7c1c:	br	x17

0000000000007c20 <scols_symbols_set_group_middle_member@plt>:
    7c20:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1048]
    7c28:	add	x16, x16, #0x418
    7c2c:	br	x17

0000000000007c30 <abort@plt>:
    7c30:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1056]
    7c38:	add	x16, x16, #0x420
    7c3c:	br	x17

0000000000007c40 <mkostemp@plt>:
    7c40:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1064]
    7c48:	add	x16, x16, #0x428
    7c4c:	br	x17

0000000000007c50 <setgid@plt>:
    7c50:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1072]
    7c58:	add	x16, x16, #0x430
    7c5c:	br	x17

0000000000007c60 <access@plt>:
    7c60:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1080]
    7c68:	add	x16, x16, #0x438
    7c6c:	br	x17

0000000000007c70 <scols_table_set_symbols@plt>:
    7c70:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1088]
    7c78:	add	x16, x16, #0x440
    7c7c:	br	x17

0000000000007c80 <scols_line_free_cells@plt>:
    7c80:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1096]
    7c88:	add	x16, x16, #0x448
    7c8c:	br	x17

0000000000007c90 <gnu_dev_major@plt>:
    7c90:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1104]
    7c98:	add	x16, x16, #0x450
    7c9c:	br	x17

0000000000007ca0 <scols_cell_get_alignment@plt>:
    7ca0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1112]
    7ca8:	add	x16, x16, #0x458
    7cac:	br	x17

0000000000007cb0 <scols_table_remove_columns@plt>:
    7cb0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1120]
    7cb8:	add	x16, x16, #0x460
    7cbc:	br	x17

0000000000007cc0 <scols_line_set_data@plt>:
    7cc0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1128]
    7cc8:	add	x16, x16, #0x468
    7ccc:	br	x17

0000000000007cd0 <strsep@plt>:
    7cd0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1136]
    7cd8:	add	x16, x16, #0x470
    7cdc:	br	x17

0000000000007ce0 <execvp@plt>:
    7ce0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1144]
    7ce8:	add	x16, x16, #0x478
    7cec:	br	x17

0000000000007cf0 <strcmp@plt>:
    7cf0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1152]
    7cf8:	add	x16, x16, #0x480
    7cfc:	br	x17

0000000000007d00 <getpwuid@plt>:
    7d00:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1160]
    7d08:	add	x16, x16, #0x488
    7d0c:	br	x17

0000000000007d10 <warn@plt>:
    7d10:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1168]
    7d18:	add	x16, x16, #0x490
    7d1c:	br	x17

0000000000007d20 <__ctype_b_loc@plt>:
    7d20:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1176]
    7d28:	add	x16, x16, #0x498
    7d2c:	br	x17

0000000000007d30 <rewinddir@plt>:
    7d30:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1184]
    7d38:	add	x16, x16, #0x4a0
    7d3c:	br	x17

0000000000007d40 <strtol@plt>:
    7d40:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1192]
    7d48:	add	x16, x16, #0x4a8
    7d4c:	br	x17

0000000000007d50 <wctomb@plt>:
    7d50:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1200]
    7d58:	add	x16, x16, #0x4b0
    7d5c:	br	x17

0000000000007d60 <scols_column_is_right@plt>:
    7d60:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1208]
    7d68:	add	x16, x16, #0x4b8
    7d6c:	br	x17

0000000000007d70 <scols_cell_get_color@plt>:
    7d70:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1216]
    7d78:	add	x16, x16, #0x4c0
    7d7c:	br	x17

0000000000007d80 <scols_new_symbols@plt>:
    7d80:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1224]
    7d88:	add	x16, x16, #0x4c8
    7d8c:	br	x17

0000000000007d90 <free@plt>:
    7d90:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1232]
    7d98:	add	x16, x16, #0x4d0
    7d9c:	br	x17

0000000000007da0 <scols_get_library_version@plt>:
    7da0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1240]
    7da8:	add	x16, x16, #0x4d8
    7dac:	br	x17

0000000000007db0 <__ctype_get_mb_cur_max@plt>:
    7db0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1248]
    7db8:	add	x16, x16, #0x4e0
    7dbc:	br	x17

0000000000007dc0 <getgid@plt>:
    7dc0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1256]
    7dc8:	add	x16, x16, #0x4e8
    7dcc:	br	x17

0000000000007dd0 <scols_symbols_set_title_padding@plt>:
    7dd0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1264]
    7dd8:	add	x16, x16, #0x4f0
    7ddc:	br	x17

0000000000007de0 <strncasecmp@plt>:
    7de0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1272]
    7de8:	add	x16, x16, #0x4f8
    7dec:	br	x17

0000000000007df0 <scols_table_get_termwidth@plt>:
    7df0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1280]
    7df8:	add	x16, x16, #0x500
    7dfc:	br	x17

0000000000007e00 <nanosleep@plt>:
    7e00:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1288]
    7e08:	add	x16, x16, #0x508
    7e0c:	br	x17

0000000000007e10 <vasprintf@plt>:
    7e10:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1296]
    7e18:	add	x16, x16, #0x510
    7e1c:	br	x17

0000000000007e20 <scols_symbols_set_group_last_member@plt>:
    7e20:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1304]
    7e28:	add	x16, x16, #0x518
    7e2c:	br	x17

0000000000007e30 <scols_reset_cell@plt>:
    7e30:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1312]
    7e38:	add	x16, x16, #0x520
    7e3c:	br	x17

0000000000007e40 <hasmntopt@plt>:
    7e40:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e44:	ldr	x17, [x16, #1320]
    7e48:	add	x16, x16, #0x528
    7e4c:	br	x17

0000000000007e50 <scols_ref_line@plt>:
    7e50:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e54:	ldr	x17, [x16, #1328]
    7e58:	add	x16, x16, #0x530
    7e5c:	br	x17

0000000000007e60 <connect@plt>:
    7e60:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e64:	ldr	x17, [x16, #1336]
    7e68:	add	x16, x16, #0x538
    7e6c:	br	x17

0000000000007e70 <strndup@plt>:
    7e70:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e74:	ldr	x17, [x16, #1344]
    7e78:	add	x16, x16, #0x540
    7e7c:	br	x17

0000000000007e80 <strspn@plt>:
    7e80:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e84:	ldr	x17, [x16, #1352]
    7e88:	add	x16, x16, #0x548
    7e8c:	br	x17

0000000000007e90 <strchr@plt>:
    7e90:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7e94:	ldr	x17, [x16, #1360]
    7e98:	add	x16, x16, #0x550
    7e9c:	br	x17

0000000000007ea0 <scols_table_is_json@plt>:
    7ea0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ea4:	ldr	x17, [x16, #1368]
    7ea8:	add	x16, x16, #0x558
    7eac:	br	x17

0000000000007eb0 <scols_table_is_minout@plt>:
    7eb0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7eb4:	ldr	x17, [x16, #1376]
    7eb8:	add	x16, x16, #0x560
    7ebc:	br	x17

0000000000007ec0 <__isoc99_vfscanf@plt>:
    7ec0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ec4:	ldr	x17, [x16, #1384]
    7ec8:	add	x16, x16, #0x568
    7ecc:	br	x17

0000000000007ed0 <scols_line_remove_child@plt>:
    7ed0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ed4:	ldr	x17, [x16, #1392]
    7ed8:	add	x16, x16, #0x570
    7edc:	br	x17

0000000000007ee0 <fwrite@plt>:
    7ee0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ee4:	ldr	x17, [x16, #1400]
    7ee8:	add	x16, x16, #0x578
    7eec:	br	x17

0000000000007ef0 <fcntl@plt>:
    7ef0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ef4:	ldr	x17, [x16, #1408]
    7ef8:	add	x16, x16, #0x580
    7efc:	br	x17

0000000000007f00 <socket@plt>:
    7f00:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f04:	ldr	x17, [x16, #1416]
    7f08:	add	x16, x16, #0x588
    7f0c:	br	x17

0000000000007f10 <fflush@plt>:
    7f10:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f14:	ldr	x17, [x16, #1424]
    7f18:	add	x16, x16, #0x590
    7f1c:	br	x17

0000000000007f20 <gnu_dev_minor@plt>:
    7f20:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f24:	ldr	x17, [x16, #1432]
    7f28:	add	x16, x16, #0x598
    7f2c:	br	x17

0000000000007f30 <strcpy@plt>:
    7f30:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f34:	ldr	x17, [x16, #1440]
    7f38:	add	x16, x16, #0x5a0
    7f3c:	br	x17

0000000000007f40 <dirfd@plt>:
    7f40:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f44:	ldr	x17, [x16, #1448]
    7f48:	add	x16, x16, #0x5a8
    7f4c:	br	x17

0000000000007f50 <scols_copy_column@plt>:
    7f50:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f54:	ldr	x17, [x16, #1456]
    7f58:	add	x16, x16, #0x5b0
    7f5c:	br	x17

0000000000007f60 <scols_table_next_line@plt>:
    7f60:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f64:	ldr	x17, [x16, #1464]
    7f68:	add	x16, x16, #0x5b8
    7f6c:	br	x17

0000000000007f70 <scols_unref_table@plt>:
    7f70:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f74:	ldr	x17, [x16, #1472]
    7f78:	add	x16, x16, #0x5c0
    7f7c:	br	x17

0000000000007f80 <scols_table_set_column_separator@plt>:
    7f80:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f84:	ldr	x17, [x16, #1480]
    7f88:	add	x16, x16, #0x5c8
    7f8c:	br	x17

0000000000007f90 <scols_column_is_tree@plt>:
    7f90:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7f94:	ldr	x17, [x16, #1488]
    7f98:	add	x16, x16, #0x5d0
    7f9c:	br	x17

0000000000007fa0 <warnx@plt>:
    7fa0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7fa4:	ldr	x17, [x16, #1496]
    7fa8:	add	x16, x16, #0x5d8
    7fac:	br	x17

0000000000007fb0 <read@plt>:
    7fb0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7fb4:	ldr	x17, [x16, #1504]
    7fb8:	add	x16, x16, #0x5e0
    7fbc:	br	x17

0000000000007fc0 <memchr@plt>:
    7fc0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7fc4:	ldr	x17, [x16, #1512]
    7fc8:	add	x16, x16, #0x5e8
    7fcc:	br	x17

0000000000007fd0 <isatty@plt>:
    7fd0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7fd4:	ldr	x17, [x16, #1520]
    7fd8:	add	x16, x16, #0x5f0
    7fdc:	br	x17

0000000000007fe0 <jrand48@plt>:
    7fe0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7fe4:	ldr	x17, [x16, #1528]
    7fe8:	add	x16, x16, #0x5f8
    7fec:	br	x17

0000000000007ff0 <wcstombs@plt>:
    7ff0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    7ff4:	ldr	x17, [x16, #1536]
    7ff8:	add	x16, x16, #0x600
    7ffc:	br	x17

0000000000008000 <scols_table_remove_lines@plt>:
    8000:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8004:	ldr	x17, [x16, #1544]
    8008:	add	x16, x16, #0x608
    800c:	br	x17

0000000000008010 <select@plt>:
    8010:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8014:	ldr	x17, [x16, #1552]
    8018:	add	x16, x16, #0x610
    801c:	br	x17

0000000000008020 <scols_symbols_set_right@plt>:
    8020:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8024:	ldr	x17, [x16, #1560]
    8028:	add	x16, x16, #0x618
    802c:	br	x17

0000000000008030 <scols_line_add_child@plt>:
    8030:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8034:	ldr	x17, [x16, #1568]
    8038:	add	x16, x16, #0x620
    803c:	br	x17

0000000000008040 <scols_symbols_set_group_last_child@plt>:
    8040:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8044:	ldr	x17, [x16, #1576]
    8048:	add	x16, x16, #0x628
    804c:	br	x17

0000000000008050 <__fxstat@plt>:
    8050:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8054:	ldr	x17, [x16, #1584]
    8058:	add	x16, x16, #0x630
    805c:	br	x17

0000000000008060 <strstr@plt>:
    8060:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8064:	ldr	x17, [x16, #1592]
    8068:	add	x16, x16, #0x638
    806c:	br	x17

0000000000008070 <scols_column_is_noextremes@plt>:
    8070:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8074:	ldr	x17, [x16, #1600]
    8078:	add	x16, x16, #0x640
    807c:	br	x17

0000000000008080 <scols_symbols_set_cell_padding@plt>:
    8080:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8084:	ldr	x17, [x16, #1608]
    8088:	add	x16, x16, #0x648
    808c:	br	x17

0000000000008090 <dcgettext@plt>:
    8090:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8094:	ldr	x17, [x16, #1616]
    8098:	add	x16, x16, #0x650
    809c:	br	x17

00000000000080a0 <srandom@plt>:
    80a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    80a4:	ldr	x17, [x16, #1624]
    80a8:	add	x16, x16, #0x658
    80ac:	br	x17

00000000000080b0 <realpath@plt>:
    80b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    80b4:	ldr	x17, [x16, #1632]
    80b8:	add	x16, x16, #0x660
    80bc:	br	x17

00000000000080c0 <scols_table_next_column@plt>:
    80c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    80c4:	ldr	x17, [x16, #1640]
    80c8:	add	x16, x16, #0x668
    80cc:	br	x17

00000000000080d0 <__isoc99_sscanf@plt>:
    80d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    80d4:	ldr	x17, [x16, #1648]
    80d8:	add	x16, x16, #0x670
    80dc:	br	x17

00000000000080e0 <vsnprintf@plt>:
    80e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    80e4:	ldr	x17, [x16, #1656]
    80e8:	add	x16, x16, #0x678
    80ec:	br	x17

00000000000080f0 <scols_table_is_export@plt>:
    80f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    80f4:	ldr	x17, [x16, #1664]
    80f8:	add	x16, x16, #0x680
    80fc:	br	x17

0000000000008100 <scols_table_set_default_symbols@plt>:
    8100:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8104:	ldr	x17, [x16, #1672]
    8108:	add	x16, x16, #0x688
    810c:	br	x17

0000000000008110 <scols_table_set_line_separator@plt>:
    8110:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8114:	ldr	x17, [x16, #1680]
    8118:	add	x16, x16, #0x690
    811c:	br	x17

0000000000008120 <getmntent@plt>:
    8120:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8124:	ldr	x17, [x16, #1688]
    8128:	add	x16, x16, #0x698
    812c:	br	x17

0000000000008130 <scols_column_is_trunc@plt>:
    8130:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8134:	ldr	x17, [x16, #1696]
    8138:	add	x16, x16, #0x6a0
    813c:	br	x17

0000000000008140 <dup2@plt>:
    8140:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8144:	ldr	x17, [x16, #1704]
    8148:	add	x16, x16, #0x6a8
    814c:	br	x17

0000000000008150 <scols_line_set_color@plt>:
    8150:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8154:	ldr	x17, [x16, #1712]
    8158:	add	x16, x16, #0x6b0
    815c:	br	x17

0000000000008160 <strncpy@plt>:
    8160:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8164:	ldr	x17, [x16, #1720]
    8168:	add	x16, x16, #0x6b8
    816c:	br	x17

0000000000008170 <errx@plt>:
    8170:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8174:	ldr	x17, [x16, #1728]
    8178:	add	x16, x16, #0x6c0
    817c:	br	x17

0000000000008180 <scols_column_is_hidden@plt>:
    8180:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8184:	ldr	x17, [x16, #1736]
    8188:	add	x16, x16, #0x6c8
    818c:	br	x17

0000000000008190 <getrandom@plt>:
    8190:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8194:	ldr	x17, [x16, #1744]
    8198:	add	x16, x16, #0x6d0
    819c:	br	x17

00000000000081a0 <iswprint@plt>:
    81a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    81a4:	ldr	x17, [x16, #1752]
    81a8:	add	x16, x16, #0x6d8
    81ac:	br	x17

00000000000081b0 <scols_table_add_line@plt>:
    81b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    81b4:	ldr	x17, [x16, #1760]
    81b8:	add	x16, x16, #0x6e0
    81bc:	br	x17

00000000000081c0 <umask@plt>:
    81c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    81c4:	ldr	x17, [x16, #1768]
    81c8:	add	x16, x16, #0x6e8
    81cc:	br	x17

00000000000081d0 <strcspn@plt>:
    81d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    81d4:	ldr	x17, [x16, #1776]
    81d8:	add	x16, x16, #0x6f0
    81dc:	br	x17

00000000000081e0 <faccessat@plt>:
    81e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    81e4:	ldr	x17, [x16, #1784]
    81e8:	add	x16, x16, #0x6f8
    81ec:	br	x17

00000000000081f0 <vfprintf@plt>:
    81f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    81f4:	ldr	x17, [x16, #1792]
    81f8:	add	x16, x16, #0x700
    81fc:	br	x17

0000000000008200 <openat@plt>:
    8200:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8204:	ldr	x17, [x16, #1800]
    8208:	add	x16, x16, #0x708
    820c:	br	x17

0000000000008210 <__assert_fail@plt>:
    8210:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8214:	ldr	x17, [x16, #1808]
    8218:	add	x16, x16, #0x710
    821c:	br	x17

0000000000008220 <__errno_location@plt>:
    8220:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8224:	ldr	x17, [x16, #1816]
    8228:	add	x16, x16, #0x718
    822c:	br	x17

0000000000008230 <tolower@plt>:
    8230:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8234:	ldr	x17, [x16, #1824]
    8238:	add	x16, x16, #0x720
    823c:	br	x17

0000000000008240 <uname@plt>:
    8240:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8244:	ldr	x17, [x16, #1832]
    8248:	add	x16, x16, #0x728
    824c:	br	x17

0000000000008250 <getenv@plt>:
    8250:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8254:	ldr	x17, [x16, #1840]
    8258:	add	x16, x16, #0x730
    825c:	br	x17

0000000000008260 <scols_symbols_set_group_first_member@plt>:
    8260:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8264:	ldr	x17, [x16, #1848]
    8268:	add	x16, x16, #0x738
    826c:	br	x17

0000000000008270 <__xstat@plt>:
    8270:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8274:	ldr	x17, [x16, #1856]
    8278:	add	x16, x16, #0x740
    827c:	br	x17

0000000000008280 <prctl@plt>:
    8280:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8284:	ldr	x17, [x16, #1864]
    8288:	add	x16, x16, #0x748
    828c:	br	x17

0000000000008290 <open_memstream@plt>:
    8290:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8294:	ldr	x17, [x16, #1872]
    8298:	add	x16, x16, #0x750
    829c:	br	x17

00000000000082a0 <getgrgid@plt>:
    82a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    82a4:	ldr	x17, [x16, #1880]
    82a8:	add	x16, x16, #0x758
    82ac:	br	x17

00000000000082b0 <scols_ref_column@plt>:
    82b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    82b4:	ldr	x17, [x16, #1888]
    82b8:	add	x16, x16, #0x760
    82bc:	br	x17

00000000000082c0 <scols_symbols_set_vertical@plt>:
    82c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    82c4:	ldr	x17, [x16, #1896]
    82c8:	add	x16, x16, #0x768
    82cc:	br	x17

00000000000082d0 <scols_unref_column@plt>:
    82d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    82d4:	ldr	x17, [x16, #1904]
    82d8:	add	x16, x16, #0x770
    82dc:	br	x17

00000000000082e0 <syscall@plt>:
    82e0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    82e4:	ldr	x17, [x16, #1912]
    82e8:	add	x16, x16, #0x778
    82ec:	br	x17

00000000000082f0 <waitpid@plt>:
    82f0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    82f4:	ldr	x17, [x16, #1920]
    82f8:	add	x16, x16, #0x780
    82fc:	br	x17

0000000000008300 <unlink@plt>:
    8300:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8304:	ldr	x17, [x16, #1928]
    8308:	add	x16, x16, #0x788
    830c:	br	x17

0000000000008310 <getdtablesize@plt>:
    8310:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8314:	ldr	x17, [x16, #1936]
    8318:	add	x16, x16, #0x790
    831c:	br	x17

0000000000008320 <getlogin@plt>:
    8320:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8324:	ldr	x17, [x16, #1944]
    8328:	add	x16, x16, #0x798
    832c:	br	x17

0000000000008330 <mkdir@plt>:
    8330:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8334:	ldr	x17, [x16, #1952]
    8338:	add	x16, x16, #0x7a0
    833c:	br	x17

0000000000008340 <scols_line_get_cell@plt>:
    8340:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8344:	ldr	x17, [x16, #1960]
    8348:	add	x16, x16, #0x7a8
    834c:	br	x17

0000000000008350 <fprintf@plt>:
    8350:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8354:	ldr	x17, [x16, #1968]
    8358:	add	x16, x16, #0x7b0
    835c:	br	x17

0000000000008360 <fgets@plt>:
    8360:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8364:	ldr	x17, [x16, #1976]
    8368:	add	x16, x16, #0x7b8
    836c:	br	x17

0000000000008370 <scols_table_get_column@plt>:
    8370:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8374:	ldr	x17, [x16, #1984]
    8378:	add	x16, x16, #0x7c0
    837c:	br	x17

0000000000008380 <err@plt>:
    8380:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8384:	ldr	x17, [x16, #1992]
    8388:	add	x16, x16, #0x7c8
    838c:	br	x17

0000000000008390 <ioctl@plt>:
    8390:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    8394:	ldr	x17, [x16, #2000]
    8398:	add	x16, x16, #0x7d0
    839c:	br	x17

00000000000083a0 <scols_line_next_child@plt>:
    83a0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    83a4:	ldr	x17, [x16, #2008]
    83a8:	add	x16, x16, #0x7d8
    83ac:	br	x17

00000000000083b0 <__fxstatat@plt>:
    83b0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    83b4:	ldr	x17, [x16, #2016]
    83b8:	add	x16, x16, #0x7e0
    83bc:	br	x17

00000000000083c0 <scols_table_remove_column@plt>:
    83c0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    83c4:	ldr	x17, [x16, #2024]
    83c8:	add	x16, x16, #0x7e8
    83cc:	br	x17

00000000000083d0 <readlinkat@plt>:
    83d0:	adrp	x16, 3b000 <mbrtowc@GLIBC_2.17>
    83d4:	ldr	x17, [x16, #2032]
    83d8:	add	x16, x16, #0x7f0
    83dc:	br	x17

00000000000083e0 <*ABS*@plt>:
    83e0:	stp	x2, x3, [sp, #-16]!
    83e4:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    83e8:	adrp	x3, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    83ec:	ldr	x2, [x2, #4064]
    83f0:	add	x3, x3, #0xfe8
    83f4:	br	x2
    83f8:	nop
    83fc:	nop

Disassembly of section .text:

0000000000008400 <scols_new_iter@@SMARTCOLS_2.25-0x108>:
    8400:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8404:	ldr	x0, [x0, #4040]
    8408:	cbz	x0, 8410 <*ABS*@plt+0x30>
    840c:	b	7bd0 <__gmon_start__@plt>
    8410:	ret
    8414:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    8418:	add	x0, x0, #0x840
    841c:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    8420:	add	x1, x1, #0x840
    8424:	cmp	x0, x1
    8428:	b.eq	8454 <*ABS*@plt+0x74>  // b.none
    842c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8430:	ldr	x1, [x1, #4000]
    8434:	cbz	x1, 8454 <*ABS*@plt+0x74>
    8438:	stp	x29, x30, [sp, #-16]!
    843c:	mov	x29, sp
    8440:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    8444:	add	x0, x0, #0x840
    8448:	blr	x1
    844c:	ldp	x29, x30, [sp], #16
    8450:	ret
    8454:	ret
    8458:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    845c:	add	x0, x0, #0x840
    8460:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    8464:	add	x1, x1, #0x840
    8468:	sub	x0, x0, x1
    846c:	lsr	x1, x0, #63
    8470:	add	x0, x1, x0, asr #3
    8474:	cmp	xzr, x0, asr #1
    8478:	b.eq	84a8 <*ABS*@plt+0xc8>  // b.none
    847c:	asr	x1, x0, #1
    8480:	adrp	x2, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8484:	ldr	x2, [x2, #4056]
    8488:	cbz	x2, 84a8 <*ABS*@plt+0xc8>
    848c:	stp	x29, x30, [sp, #-16]!
    8490:	mov	x29, sp
    8494:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    8498:	add	x0, x0, #0x840
    849c:	blr	x2
    84a0:	ldp	x29, x30, [sp], #16
    84a4:	ret
    84a8:	ret
    84ac:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    84b0:	ldrb	w0, [x0, #2112]
    84b4:	cbnz	w0, 84f0 <*ABS*@plt+0x110>
    84b8:	stp	x29, x30, [sp, #-16]!
    84bc:	mov	x29, sp
    84c0:	adrp	x0, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    84c4:	ldr	x0, [x0, #4008]
    84c8:	cbz	x0, 84d8 <*ABS*@plt+0xf8>
    84cc:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    84d0:	ldr	x0, [x0, #2056]
    84d4:	bl	7690 <__cxa_finalize@plt>
    84d8:	bl	8414 <*ABS*@plt+0x34>
    84dc:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
    84e0:	mov	w1, #0x1                   	// #1
    84e4:	strb	w1, [x0, #2112]
    84e8:	ldp	x29, x30, [sp], #16
    84ec:	ret
    84f0:	ret
    84f4:	stp	x29, x30, [sp, #-16]!
    84f8:	mov	x29, sp
    84fc:	bl	8458 <*ABS*@plt+0x78>
    8500:	ldp	x29, x30, [sp], #16
    8504:	ret

0000000000008508 <scols_new_iter@@SMARTCOLS_2.25>:
    8508:	stp	x29, x30, [sp, #-32]!
    850c:	str	x19, [sp, #16]
    8510:	mov	w19, w0
    8514:	mov	w0, #0x1                   	// #1
    8518:	mov	w1, #0x18                  	// #24
    851c:	mov	x29, sp
    8520:	bl	7a90 <calloc@plt>
    8524:	cbz	x0, 852c <scols_new_iter@@SMARTCOLS_2.25+0x24>
    8528:	str	w19, [x0, #16]
    852c:	ldr	x19, [sp, #16]
    8530:	ldp	x29, x30, [sp], #32
    8534:	ret

0000000000008538 <scols_free_iter@@SMARTCOLS_2.25>:
    8538:	stp	x29, x30, [sp, #-16]!
    853c:	mov	x29, sp
    8540:	bl	7d90 <free@plt>
    8544:	ldp	x29, x30, [sp], #16
    8548:	ret

000000000000854c <scols_reset_iter@@SMARTCOLS_2.25>:
    854c:	cmn	w1, #0x1
    8550:	b.ne	8558 <scols_reset_iter@@SMARTCOLS_2.25+0xc>  // b.any
    8554:	ldr	w1, [x0, #16]
    8558:	stp	xzr, xzr, [x0, #8]
    855c:	str	xzr, [x0]
    8560:	str	w1, [x0, #16]
    8564:	ret

0000000000008568 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    8568:	ldr	w0, [x0, #16]
    856c:	ret

0000000000008570 <scols_new_symbols@@SMARTCOLS_2.25>:
    8570:	stp	x29, x30, [sp, #-32]!
    8574:	mov	w0, #0x1                   	// #1
    8578:	mov	w1, #0x68                  	// #104
    857c:	str	x19, [sp, #16]
    8580:	mov	x29, sp
    8584:	mov	w19, #0x1                   	// #1
    8588:	bl	7a90 <calloc@plt>
    858c:	cbz	x0, 8594 <scols_new_symbols@@SMARTCOLS_2.25+0x24>
    8590:	str	w19, [x0]
    8594:	ldr	x19, [sp, #16]
    8598:	ldp	x29, x30, [sp], #32
    859c:	ret

00000000000085a0 <scols_ref_symbols@@SMARTCOLS_2.25>:
    85a0:	cbz	x0, 85b0 <scols_ref_symbols@@SMARTCOLS_2.25+0x10>
    85a4:	ldr	w8, [x0]
    85a8:	add	w8, w8, #0x1
    85ac:	str	w8, [x0]
    85b0:	ret

00000000000085b4 <scols_unref_symbols@@SMARTCOLS_2.25>:
    85b4:	stp	x29, x30, [sp, #-32]!
    85b8:	str	x19, [sp, #16]
    85bc:	mov	x29, sp
    85c0:	cbz	x0, 8640 <scols_unref_symbols@@SMARTCOLS_2.25+0x8c>
    85c4:	ldr	w8, [x0]
    85c8:	mov	x19, x0
    85cc:	subs	w8, w8, #0x1
    85d0:	str	w8, [x0]
    85d4:	b.gt	8640 <scols_unref_symbols@@SMARTCOLS_2.25+0x8c>
    85d8:	ldr	x0, [x19, #8]
    85dc:	bl	7d90 <free@plt>
    85e0:	ldr	x0, [x19, #16]
    85e4:	bl	7d90 <free@plt>
    85e8:	ldr	x0, [x19, #24]
    85ec:	bl	7d90 <free@plt>
    85f0:	ldr	x0, [x19, #56]
    85f4:	bl	7d90 <free@plt>
    85f8:	ldr	x0, [x19, #64]
    85fc:	bl	7d90 <free@plt>
    8600:	ldr	x0, [x19, #48]
    8604:	bl	7d90 <free@plt>
    8608:	ldr	x0, [x19, #32]
    860c:	bl	7d90 <free@plt>
    8610:	ldr	x0, [x19, #40]
    8614:	bl	7d90 <free@plt>
    8618:	ldr	x0, [x19, #72]
    861c:	bl	7d90 <free@plt>
    8620:	ldr	x0, [x19, #80]
    8624:	bl	7d90 <free@plt>
    8628:	ldr	x0, [x19, #88]
    862c:	bl	7d90 <free@plt>
    8630:	ldr	x0, [x19, #96]
    8634:	bl	7d90 <free@plt>
    8638:	mov	x0, x19
    863c:	bl	7d90 <free@plt>
    8640:	ldr	x19, [sp, #16]
    8644:	ldp	x29, x30, [sp], #32
    8648:	ret

000000000000864c <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    864c:	stp	x29, x30, [sp, #-16]!
    8650:	mov	x2, x1
    8654:	mov	w1, #0x8                   	// #8
    8658:	mov	x29, sp
    865c:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    8660:	ldp	x29, x30, [sp], #16
    8664:	ret
    8668:	stp	x29, x30, [sp, #-48]!
    866c:	str	x21, [sp, #16]
    8670:	stp	x20, x19, [sp, #32]
    8674:	mov	x29, sp
    8678:	cbz	x0, 86a0 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x54>
    867c:	mov	x19, x1
    8680:	mov	x20, x0
    8684:	cbz	x2, 86a8 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x5c>
    8688:	mov	x0, x2
    868c:	bl	7b50 <strdup@plt>
    8690:	mov	x21, x0
    8694:	cbnz	x0, 86ac <scols_symbols_set_branch@@SMARTCOLS_2.25+0x60>
    8698:	mov	w0, #0xfffffff4            	// #-12
    869c:	b	86bc <scols_symbols_set_branch@@SMARTCOLS_2.25+0x70>
    86a0:	mov	w0, #0xffffffea            	// #-22
    86a4:	b	86bc <scols_symbols_set_branch@@SMARTCOLS_2.25+0x70>
    86a8:	mov	x21, xzr
    86ac:	ldr	x0, [x20, x19]
    86b0:	bl	7d90 <free@plt>
    86b4:	mov	w0, wzr
    86b8:	str	x21, [x20, x19]
    86bc:	ldp	x20, x19, [sp, #32]
    86c0:	ldr	x21, [sp, #16]
    86c4:	ldp	x29, x30, [sp], #48
    86c8:	ret

00000000000086cc <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    86cc:	stp	x29, x30, [sp, #-16]!
    86d0:	mov	x2, x1
    86d4:	mov	w1, #0x10                  	// #16
    86d8:	mov	x29, sp
    86dc:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    86e0:	ldp	x29, x30, [sp], #16
    86e4:	ret

00000000000086e8 <scols_symbols_set_right@@SMARTCOLS_2.25>:
    86e8:	stp	x29, x30, [sp, #-16]!
    86ec:	mov	x2, x1
    86f0:	mov	w1, #0x18                  	// #24
    86f4:	mov	x29, sp
    86f8:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    86fc:	ldp	x29, x30, [sp], #16
    8700:	ret

0000000000008704 <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    8704:	stp	x29, x30, [sp, #-16]!
    8708:	mov	x2, x1
    870c:	mov	w1, #0x58                  	// #88
    8710:	mov	x29, sp
    8714:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    8718:	ldp	x29, x30, [sp], #16
    871c:	ret

0000000000008720 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    8720:	stp	x29, x30, [sp, #-16]!
    8724:	mov	x2, x1
    8728:	mov	w1, #0x60                  	// #96
    872c:	mov	x29, sp
    8730:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    8734:	ldp	x29, x30, [sp], #16
    8738:	ret

000000000000873c <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    873c:	stp	x29, x30, [sp, #-16]!
    8740:	mov	x2, x1
    8744:	mov	w1, #0x20                  	// #32
    8748:	mov	x29, sp
    874c:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    8750:	ldp	x29, x30, [sp], #16
    8754:	ret

0000000000008758 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    8758:	stp	x29, x30, [sp, #-16]!
    875c:	mov	x2, x1
    8760:	mov	w1, #0x28                  	// #40
    8764:	mov	x29, sp
    8768:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    876c:	ldp	x29, x30, [sp], #16
    8770:	ret

0000000000008774 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    8774:	stp	x29, x30, [sp, #-16]!
    8778:	mov	x2, x1
    877c:	mov	w1, #0x30                  	// #48
    8780:	mov	x29, sp
    8784:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    8788:	ldp	x29, x30, [sp], #16
    878c:	ret

0000000000008790 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    8790:	stp	x29, x30, [sp, #-16]!
    8794:	mov	x2, x1
    8798:	mov	w1, #0x38                  	// #56
    879c:	mov	x29, sp
    87a0:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    87a4:	ldp	x29, x30, [sp], #16
    87a8:	ret

00000000000087ac <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    87ac:	stp	x29, x30, [sp, #-16]!
    87b0:	mov	x2, x1
    87b4:	mov	w1, #0x40                  	// #64
    87b8:	mov	x29, sp
    87bc:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    87c0:	ldp	x29, x30, [sp], #16
    87c4:	ret

00000000000087c8 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    87c8:	stp	x29, x30, [sp, #-16]!
    87cc:	mov	x2, x1
    87d0:	mov	w1, #0x48                  	// #72
    87d4:	mov	x29, sp
    87d8:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    87dc:	ldp	x29, x30, [sp], #16
    87e0:	ret

00000000000087e4 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    87e4:	stp	x29, x30, [sp, #-16]!
    87e8:	mov	x2, x1
    87ec:	mov	w1, #0x50                  	// #80
    87f0:	mov	x29, sp
    87f4:	bl	8668 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x1c>
    87f8:	ldp	x29, x30, [sp], #16
    87fc:	ret

0000000000008800 <scols_copy_symbols@@SMARTCOLS_2.25>:
    8800:	stp	x29, x30, [sp, #-32]!
    8804:	stp	x20, x19, [sp, #16]
    8808:	mov	x29, sp
    880c:	cbz	x0, 892c <scols_copy_symbols@@SMARTCOLS_2.25+0x12c>
    8810:	mov	x20, x0
    8814:	bl	7d80 <scols_new_symbols@plt>
    8818:	mov	x19, x0
    881c:	cbz	x0, 8868 <scols_copy_symbols@@SMARTCOLS_2.25+0x68>
    8820:	ldr	x1, [x20, #8]
    8824:	mov	x0, x19
    8828:	bl	7460 <scols_symbols_set_branch@plt>
    882c:	cbz	w0, 8878 <scols_copy_symbols@@SMARTCOLS_2.25+0x78>
    8830:	cbz	w0, 8888 <scols_copy_symbols@@SMARTCOLS_2.25+0x88>
    8834:	cbz	w0, 8898 <scols_copy_symbols@@SMARTCOLS_2.25+0x98>
    8838:	cbz	w0, 88a8 <scols_copy_symbols@@SMARTCOLS_2.25+0xa8>
    883c:	cbz	w0, 88b8 <scols_copy_symbols@@SMARTCOLS_2.25+0xb8>
    8840:	cbz	w0, 88c8 <scols_copy_symbols@@SMARTCOLS_2.25+0xc8>
    8844:	cbz	w0, 88d8 <scols_copy_symbols@@SMARTCOLS_2.25+0xd8>
    8848:	cbz	w0, 88e8 <scols_copy_symbols@@SMARTCOLS_2.25+0xe8>
    884c:	cbz	w0, 88f8 <scols_copy_symbols@@SMARTCOLS_2.25+0xf8>
    8850:	cbz	w0, 8908 <scols_copy_symbols@@SMARTCOLS_2.25+0x108>
    8854:	cbz	w0, 8918 <scols_copy_symbols@@SMARTCOLS_2.25+0x118>
    8858:	cbz	w0, 8868 <scols_copy_symbols@@SMARTCOLS_2.25+0x68>
    885c:	mov	x0, x19
    8860:	bl	7530 <scols_unref_symbols@plt>
    8864:	mov	x19, xzr
    8868:	mov	x0, x19
    886c:	ldp	x20, x19, [sp, #16]
    8870:	ldp	x29, x30, [sp], #32
    8874:	ret
    8878:	ldr	x1, [x20, #16]
    887c:	mov	x0, x19
    8880:	bl	82c0 <scols_symbols_set_vertical@plt>
    8884:	cbnz	w0, 8834 <scols_copy_symbols@@SMARTCOLS_2.25+0x34>
    8888:	ldr	x1, [x20, #24]
    888c:	mov	x0, x19
    8890:	bl	8020 <scols_symbols_set_right@plt>
    8894:	cbnz	w0, 8838 <scols_copy_symbols@@SMARTCOLS_2.25+0x38>
    8898:	ldr	x1, [x20, #32]
    889c:	mov	x0, x19
    88a0:	bl	78c0 <scols_symbols_set_group_vertical@plt>
    88a4:	cbnz	w0, 883c <scols_copy_symbols@@SMARTCOLS_2.25+0x3c>
    88a8:	ldr	x1, [x20, #40]
    88ac:	mov	x0, x19
    88b0:	bl	7820 <scols_symbols_set_group_horizontal@plt>
    88b4:	cbnz	w0, 8840 <scols_copy_symbols@@SMARTCOLS_2.25+0x40>
    88b8:	ldr	x1, [x20, #48]
    88bc:	mov	x0, x19
    88c0:	bl	8260 <scols_symbols_set_group_first_member@plt>
    88c4:	cbnz	w0, 8844 <scols_copy_symbols@@SMARTCOLS_2.25+0x44>
    88c8:	ldr	x1, [x20, #56]
    88cc:	mov	x0, x19
    88d0:	bl	7e20 <scols_symbols_set_group_last_member@plt>
    88d4:	cbnz	w0, 8848 <scols_copy_symbols@@SMARTCOLS_2.25+0x48>
    88d8:	ldr	x1, [x20, #64]
    88dc:	mov	x0, x19
    88e0:	bl	7c20 <scols_symbols_set_group_middle_member@plt>
    88e4:	cbnz	w0, 884c <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    88e8:	ldr	x1, [x20, #80]
    88ec:	mov	x0, x19
    88f0:	bl	7b80 <scols_symbols_set_group_middle_child@plt>
    88f4:	cbnz	w0, 8850 <scols_copy_symbols@@SMARTCOLS_2.25+0x50>
    88f8:	ldr	x1, [x20, #72]
    88fc:	mov	x0, x19
    8900:	bl	8040 <scols_symbols_set_group_last_child@plt>
    8904:	cbnz	w0, 8854 <scols_copy_symbols@@SMARTCOLS_2.25+0x54>
    8908:	ldr	x1, [x20, #88]
    890c:	mov	x0, x19
    8910:	bl	7dd0 <scols_symbols_set_title_padding@plt>
    8914:	cbnz	w0, 8858 <scols_copy_symbols@@SMARTCOLS_2.25+0x58>
    8918:	ldr	x1, [x20, #96]
    891c:	mov	x0, x19
    8920:	bl	8080 <scols_symbols_set_cell_padding@plt>
    8924:	cbnz	w0, 885c <scols_copy_symbols@@SMARTCOLS_2.25+0x5c>
    8928:	b	8868 <scols_copy_symbols@@SMARTCOLS_2.25+0x68>
    892c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8930:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8934:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8938:	add	x0, x0, #0xd18
    893c:	add	x1, x1, #0xd1b
    8940:	add	x3, x3, #0xd36
    8944:	mov	w2, #0x101                 	// #257
    8948:	bl	8210 <__assert_fail@plt>

000000000000894c <scols_reset_cell@@SMARTCOLS_2.25>:
    894c:	cbz	x0, 8988 <scols_reset_cell@@SMARTCOLS_2.25+0x3c>
    8950:	stp	x29, x30, [sp, #-32]!
    8954:	str	x19, [sp, #16]
    8958:	mov	x19, x0
    895c:	ldr	x0, [x0]
    8960:	mov	x29, sp
    8964:	bl	7d90 <free@plt>
    8968:	ldr	x0, [x19, #8]
    896c:	bl	7d90 <free@plt>
    8970:	movi	v0.2d, #0x0
    8974:	stp	q0, q0, [x19]
    8978:	ldr	x19, [sp, #16]
    897c:	mov	w0, wzr
    8980:	ldp	x29, x30, [sp], #32
    8984:	ret
    8988:	mov	w0, #0xffffffea            	// #-22
    898c:	ret

0000000000008990 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8990:	stp	x29, x30, [sp, #-16]!
    8994:	mov	x2, x1
    8998:	mov	x1, xzr
    899c:	mov	x29, sp
    89a0:	bl	89ac <scols_cell_set_data@@SMARTCOLS_2.25+0x1c>
    89a4:	ldp	x29, x30, [sp], #16
    89a8:	ret
    89ac:	stp	x29, x30, [sp, #-48]!
    89b0:	str	x21, [sp, #16]
    89b4:	stp	x20, x19, [sp, #32]
    89b8:	mov	x29, sp
    89bc:	cbz	x0, 89e4 <scols_cell_set_data@@SMARTCOLS_2.25+0x54>
    89c0:	mov	x19, x1
    89c4:	mov	x20, x0
    89c8:	cbz	x2, 89ec <scols_cell_set_data@@SMARTCOLS_2.25+0x5c>
    89cc:	mov	x0, x2
    89d0:	bl	7b50 <strdup@plt>
    89d4:	mov	x21, x0
    89d8:	cbnz	x0, 89f0 <scols_cell_set_data@@SMARTCOLS_2.25+0x60>
    89dc:	mov	w0, #0xfffffff4            	// #-12
    89e0:	b	8a00 <scols_cell_set_data@@SMARTCOLS_2.25+0x70>
    89e4:	mov	w0, #0xffffffea            	// #-22
    89e8:	b	8a00 <scols_cell_set_data@@SMARTCOLS_2.25+0x70>
    89ec:	mov	x21, xzr
    89f0:	ldr	x0, [x20, x19]
    89f4:	bl	7d90 <free@plt>
    89f8:	mov	w0, wzr
    89fc:	str	x21, [x20, x19]
    8a00:	ldp	x20, x19, [sp, #32]
    8a04:	ldr	x21, [sp, #16]
    8a08:	ldp	x29, x30, [sp], #48
    8a0c:	ret

0000000000008a10 <scols_cell_refer_data@@SMARTCOLS_2.25>:
    8a10:	cbz	x0, 8a44 <scols_cell_refer_data@@SMARTCOLS_2.25+0x34>
    8a14:	stp	x29, x30, [sp, #-32]!
    8a18:	stp	x20, x19, [sp, #16]
    8a1c:	mov	x20, x0
    8a20:	ldr	x0, [x0]
    8a24:	mov	x29, sp
    8a28:	mov	x19, x1
    8a2c:	bl	7d90 <free@plt>
    8a30:	str	x19, [x20]
    8a34:	ldp	x20, x19, [sp, #16]
    8a38:	mov	w0, wzr
    8a3c:	ldp	x29, x30, [sp], #32
    8a40:	ret
    8a44:	mov	w0, #0xffffffea            	// #-22
    8a48:	ret

0000000000008a4c <scols_cell_get_data@@SMARTCOLS_2.25>:
    8a4c:	cbz	x0, 8a54 <scols_cell_get_data@@SMARTCOLS_2.25+0x8>
    8a50:	ldr	x0, [x0]
    8a54:	ret

0000000000008a58 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    8a58:	cbz	x0, 8a6c <scols_cell_set_userdata@@SMARTCOLS_2.25+0x14>
    8a5c:	mov	x8, x0
    8a60:	mov	w0, wzr
    8a64:	str	x1, [x8, #16]
    8a68:	ret
    8a6c:	mov	w0, #0xffffffea            	// #-22
    8a70:	ret

0000000000008a74 <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    8a74:	ldr	x0, [x0, #16]
    8a78:	ret

0000000000008a7c <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    8a7c:	stp	x29, x30, [sp, #-32]!
    8a80:	cmp	x0, x1
    8a84:	stp	x20, x19, [sp, #16]
    8a88:	mov	x29, sp
    8a8c:	b.eq	8ad0 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x54>  // b.none
    8a90:	mov	x20, x1
    8a94:	bl	7710 <scols_cell_get_data@plt>
    8a98:	mov	x19, x0
    8a9c:	mov	x0, x20
    8aa0:	bl	7710 <scols_cell_get_data@plt>
    8aa4:	orr	x8, x19, x0
    8aa8:	cmp	x8, #0x0
    8aac:	csetm	w8, ne  // ne = any
    8ab0:	cmp	x19, #0x0
    8ab4:	mov	x1, x0
    8ab8:	csinc	w0, w8, wzr, eq  // eq = none
    8abc:	cbz	x19, 8ad4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x58>
    8ac0:	cbz	x1, 8ad4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x58>
    8ac4:	mov	x0, x19
    8ac8:	bl	7cf0 <strcmp@plt>
    8acc:	b	8ad4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x58>
    8ad0:	mov	w0, wzr
    8ad4:	ldp	x20, x19, [sp, #16]
    8ad8:	ldp	x29, x30, [sp], #32
    8adc:	ret

0000000000008ae0 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8ae0:	stp	x29, x30, [sp, #-32]!
    8ae4:	stp	x20, x19, [sp, #16]
    8ae8:	mov	x20, x1
    8aec:	mov	x19, x0
    8af0:	mov	x29, sp
    8af4:	cbz	x1, 8b1c <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    8af8:	bl	7d20 <__ctype_b_loc@plt>
    8afc:	ldr	x8, [x0]
    8b00:	ldrsb	x9, [x20]
    8b04:	ldrh	w8, [x8, x9, lsl #1]
    8b08:	tbz	w8, #10, 8b1c <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    8b0c:	mov	x0, x20
    8b10:	bl	15658 <scols_init_debug@@SMARTCOLS_2.25+0x1fc8>
    8b14:	mov	x20, x0
    8b18:	cbz	x0, 8b38 <scols_cell_set_color@@SMARTCOLS_2.25+0x58>
    8b1c:	mov	w1, #0x8                   	// #8
    8b20:	mov	x0, x19
    8b24:	mov	x2, x20
    8b28:	bl	89ac <scols_cell_set_data@@SMARTCOLS_2.25+0x1c>
    8b2c:	ldp	x20, x19, [sp, #16]
    8b30:	ldp	x29, x30, [sp], #32
    8b34:	ret
    8b38:	mov	w0, #0xffffffea            	// #-22
    8b3c:	b	8b2c <scols_cell_set_color@@SMARTCOLS_2.25+0x4c>

0000000000008b40 <scols_cell_get_color@@SMARTCOLS_2.25>:
    8b40:	ldr	x0, [x0, #8]
    8b44:	ret

0000000000008b48 <scols_cell_set_flags@@SMARTCOLS_2.28>:
    8b48:	cbz	x0, 8b5c <scols_cell_set_flags@@SMARTCOLS_2.28+0x14>
    8b4c:	mov	x8, x0
    8b50:	mov	w0, wzr
    8b54:	str	w1, [x8, #24]
    8b58:	ret
    8b5c:	mov	w0, #0xffffffea            	// #-22
    8b60:	ret

0000000000008b64 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    8b64:	ldr	w0, [x0, #24]
    8b68:	ret

0000000000008b6c <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    8b6c:	ldr	w8, [x0, #24]
    8b70:	and	w9, w8, #0x1
    8b74:	tst	w8, #0x2
    8b78:	mov	w8, #0x2                   	// #2
    8b7c:	csel	w0, w9, w8, eq  // eq = none
    8b80:	ret

0000000000008b84 <scols_cell_copy_content@@SMARTCOLS_2.25>:
    8b84:	stp	x29, x30, [sp, #-48]!
    8b88:	str	x21, [sp, #16]
    8b8c:	mov	x21, x0
    8b90:	mov	x0, x1
    8b94:	stp	x20, x19, [sp, #32]
    8b98:	mov	x29, sp
    8b9c:	mov	x19, x1
    8ba0:	bl	7710 <scols_cell_get_data@plt>
    8ba4:	mov	x1, x0
    8ba8:	mov	x0, x21
    8bac:	bl	7b30 <scols_cell_set_data@plt>
    8bb0:	mov	w20, w0
    8bb4:	cbz	w0, 8be0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x5c>
    8bb8:	cbz	w20, 8bfc <scols_cell_copy_content@@SMARTCOLS_2.25+0x78>
    8bbc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8bc0:	ldr	x8, [x8, #4024]
    8bc4:	ldrb	w8, [x8]
    8bc8:	tbnz	w8, #2, 8c08 <scols_cell_copy_content@@SMARTCOLS_2.25+0x84>
    8bcc:	mov	w0, w20
    8bd0:	ldp	x20, x19, [sp, #32]
    8bd4:	ldr	x21, [sp, #16]
    8bd8:	ldp	x29, x30, [sp], #48
    8bdc:	ret
    8be0:	mov	x0, x19
    8be4:	bl	7d70 <scols_cell_get_color@plt>
    8be8:	mov	x1, x0
    8bec:	mov	x0, x21
    8bf0:	bl	7a70 <scols_cell_set_color@plt>
    8bf4:	mov	w20, w0
    8bf8:	cbnz	w20, 8bbc <scols_cell_copy_content@@SMARTCOLS_2.25+0x38>
    8bfc:	ldr	x8, [x19, #16]
    8c00:	str	x8, [x21, #16]
    8c04:	b	8bbc <scols_cell_copy_content@@SMARTCOLS_2.25+0x38>
    8c08:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8c0c:	ldr	x8, [x8, #4016]
    8c10:	ldr	x21, [x8]
    8c14:	bl	7860 <getpid@plt>
    8c18:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8c1c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8c20:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8c24:	mov	w2, w0
    8c28:	add	x1, x1, #0xd83
    8c2c:	add	x3, x3, #0xd91
    8c30:	add	x4, x4, #0xd9e
    8c34:	mov	x0, x21
    8c38:	bl	8350 <fprintf@plt>
    8c3c:	mov	x0, x19
    8c40:	bl	8c48 <scols_cell_copy_content@@SMARTCOLS_2.25+0xc4>
    8c44:	b	8bcc <scols_cell_copy_content@@SMARTCOLS_2.25+0x48>
    8c48:	sub	sp, sp, #0x110
    8c4c:	stp	x29, x30, [sp, #240]
    8c50:	add	x29, sp, #0xf0
    8c54:	stp	x28, x19, [sp, #256]
    8c58:	stp	x2, x3, [x29, #-112]
    8c5c:	stp	x4, x5, [x29, #-96]
    8c60:	stp	x6, x7, [x29, #-80]
    8c64:	stp	q1, q2, [sp, #16]
    8c68:	stp	q3, q4, [sp, #48]
    8c6c:	str	q0, [sp]
    8c70:	stp	q5, q6, [sp, #80]
    8c74:	str	q7, [sp, #112]
    8c78:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8c7c:	ldr	x19, [x19, #4016]
    8c80:	cbz	x0, 8cac <scols_cell_copy_content@@SMARTCOLS_2.25+0x128>
    8c84:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8c88:	ldr	x9, [x9, #4024]
    8c8c:	ldrb	w9, [x9, #3]
    8c90:	tbnz	w9, #0, 8cac <scols_cell_copy_content@@SMARTCOLS_2.25+0x128>
    8c94:	mov	x8, x0
    8c98:	ldr	x0, [x19]
    8c9c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8ca0:	add	x1, x1, #0xda8
    8ca4:	mov	x2, x8
    8ca8:	bl	8350 <fprintf@plt>
    8cac:	mov	x8, #0xffffffffffffffd0    	// #-48
    8cb0:	mov	x10, sp
    8cb4:	sub	x11, x29, #0x70
    8cb8:	movk	x8, #0xff80, lsl #32
    8cbc:	add	x9, x29, #0x20
    8cc0:	add	x10, x10, #0x80
    8cc4:	add	x11, x11, #0x30
    8cc8:	stp	x10, x8, [x29, #-16]
    8ccc:	stp	x9, x11, [x29, #-32]
    8cd0:	ldp	q0, q1, [x29, #-32]
    8cd4:	ldr	x0, [x19]
    8cd8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8cdc:	add	x1, x1, #0xda3
    8ce0:	sub	x2, x29, #0x40
    8ce4:	stp	q0, q1, [x29, #-64]
    8ce8:	bl	81f0 <vfprintf@plt>
    8cec:	ldr	x1, [x19]
    8cf0:	mov	w0, #0xa                   	// #10
    8cf4:	bl	7700 <fputc@plt>
    8cf8:	ldp	x28, x19, [sp, #256]
    8cfc:	ldp	x29, x30, [sp, #240]
    8d00:	add	sp, sp, #0x110
    8d04:	ret

0000000000008d08 <scols_new_column@@SMARTCOLS_2.25>:
    8d08:	stp	x29, x30, [sp, #-32]!
    8d0c:	mov	w0, #0x1                   	// #1
    8d10:	mov	w1, #0xe8                  	// #232
    8d14:	stp	x20, x19, [sp, #16]
    8d18:	mov	x29, sp
    8d1c:	bl	7a90 <calloc@plt>
    8d20:	mov	x19, x0
    8d24:	cbz	x0, 8d48 <scols_new_column@@SMARTCOLS_2.25+0x40>
    8d28:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8d2c:	ldr	x8, [x8, #4024]
    8d30:	ldrb	w8, [x8]
    8d34:	tbnz	w8, #5, 8d58 <scols_new_column@@SMARTCOLS_2.25+0x50>
    8d38:	mov	w8, #0x1                   	// #1
    8d3c:	add	x9, x19, #0xc8
    8d40:	str	w8, [x19]
    8d44:	stp	x9, x9, [x19, #200]
    8d48:	mov	x0, x19
    8d4c:	ldp	x20, x19, [sp, #16]
    8d50:	ldp	x29, x30, [sp], #32
    8d54:	ret
    8d58:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8d5c:	ldr	x8, [x8, #4016]
    8d60:	ldr	x20, [x8]
    8d64:	bl	7860 <getpid@plt>
    8d68:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8d6c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8d70:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8d74:	mov	w2, w0
    8d78:	add	x1, x1, #0xd83
    8d7c:	add	x3, x3, #0xd91
    8d80:	add	x4, x4, #0xdaf
    8d84:	mov	x0, x20
    8d88:	bl	8350 <fprintf@plt>
    8d8c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8d90:	add	x1, x1, #0xdb5
    8d94:	mov	x0, x19
    8d98:	bl	8da0 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8d9c:	b	8d38 <scols_new_column@@SMARTCOLS_2.25+0x30>
    8da0:	sub	sp, sp, #0x120
    8da4:	stp	x29, x30, [sp, #240]
    8da8:	add	x29, sp, #0xf0
    8dac:	str	x28, [sp, #256]
    8db0:	stp	x20, x19, [sp, #272]
    8db4:	stp	x2, x3, [x29, #-112]
    8db8:	stp	x4, x5, [x29, #-96]
    8dbc:	stp	x6, x7, [x29, #-80]
    8dc0:	stp	q1, q2, [sp, #16]
    8dc4:	stp	q3, q4, [sp, #48]
    8dc8:	str	q0, [sp]
    8dcc:	stp	q5, q6, [sp, #80]
    8dd0:	str	q7, [sp, #112]
    8dd4:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8dd8:	ldr	x20, [x20, #4016]
    8ddc:	mov	x19, x1
    8de0:	cbz	x0, 8e0c <scols_new_column@@SMARTCOLS_2.25+0x104>
    8de4:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8de8:	ldr	x9, [x9, #4024]
    8dec:	ldrb	w9, [x9, #3]
    8df0:	tbnz	w9, #0, 8e0c <scols_new_column@@SMARTCOLS_2.25+0x104>
    8df4:	mov	x8, x0
    8df8:	ldr	x0, [x20]
    8dfc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8e00:	add	x1, x1, #0xda8
    8e04:	mov	x2, x8
    8e08:	bl	8350 <fprintf@plt>
    8e0c:	mov	x8, #0xffffffffffffffd0    	// #-48
    8e10:	mov	x10, sp
    8e14:	sub	x11, x29, #0x70
    8e18:	movk	x8, #0xff80, lsl #32
    8e1c:	add	x9, x29, #0x30
    8e20:	add	x10, x10, #0x80
    8e24:	add	x11, x11, #0x30
    8e28:	stp	x10, x8, [x29, #-16]
    8e2c:	stp	x9, x11, [x29, #-32]
    8e30:	ldp	q0, q1, [x29, #-32]
    8e34:	ldr	x0, [x20]
    8e38:	sub	x2, x29, #0x40
    8e3c:	mov	x1, x19
    8e40:	stp	q0, q1, [x29, #-64]
    8e44:	bl	81f0 <vfprintf@plt>
    8e48:	ldr	x1, [x20]
    8e4c:	mov	w0, #0xa                   	// #10
    8e50:	bl	7700 <fputc@plt>
    8e54:	ldp	x20, x19, [sp, #272]
    8e58:	ldr	x28, [sp, #256]
    8e5c:	ldp	x29, x30, [sp, #240]
    8e60:	add	sp, sp, #0x120
    8e64:	ret

0000000000008e68 <scols_ref_column@@SMARTCOLS_2.25>:
    8e68:	cbz	x0, 8e78 <scols_ref_column@@SMARTCOLS_2.25+0x10>
    8e6c:	ldr	w8, [x0]
    8e70:	add	w8, w8, #0x1
    8e74:	str	w8, [x0]
    8e78:	ret

0000000000008e7c <scols_unref_column@@SMARTCOLS_2.25>:
    8e7c:	stp	x29, x30, [sp, #-32]!
    8e80:	stp	x20, x19, [sp, #16]
    8e84:	mov	x29, sp
    8e88:	cbz	x0, 8ee0 <scols_unref_column@@SMARTCOLS_2.25+0x64>
    8e8c:	ldr	w8, [x0]
    8e90:	mov	x19, x0
    8e94:	subs	w8, w8, #0x1
    8e98:	str	w8, [x0]
    8e9c:	b.gt	8ee0 <scols_unref_column@@SMARTCOLS_2.25+0x64>
    8ea0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8ea4:	ldr	x8, [x8, #4024]
    8ea8:	ldrb	w8, [x8]
    8eac:	tbnz	w8, #5, 8eec <scols_unref_column@@SMARTCOLS_2.25+0x70>
    8eb0:	add	x0, x19, #0xc8
    8eb4:	bl	8f34 <scols_unref_column@@SMARTCOLS_2.25+0xb8>
    8eb8:	add	x0, x19, #0xa8
    8ebc:	bl	7e30 <scols_reset_cell@plt>
    8ec0:	ldr	x0, [x19, #88]
    8ec4:	bl	7d90 <free@plt>
    8ec8:	ldr	x0, [x19, #96]
    8ecc:	bl	7d90 <free@plt>
    8ed0:	ldr	x0, [x19, #120]
    8ed4:	bl	7d90 <free@plt>
    8ed8:	mov	x0, x19
    8edc:	bl	7d90 <free@plt>
    8ee0:	ldp	x20, x19, [sp, #16]
    8ee4:	ldp	x29, x30, [sp], #32
    8ee8:	ret
    8eec:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8ef0:	ldr	x8, [x8, #4016]
    8ef4:	ldr	x20, [x8]
    8ef8:	bl	7860 <getpid@plt>
    8efc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8f00:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8f04:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8f08:	mov	w2, w0
    8f0c:	add	x1, x1, #0xd83
    8f10:	add	x3, x3, #0xd91
    8f14:	add	x4, x4, #0xdaf
    8f18:	mov	x0, x20
    8f1c:	bl	8350 <fprintf@plt>
    8f20:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    8f24:	add	x1, x1, #0xdb3
    8f28:	mov	x0, x19
    8f2c:	bl	8da0 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8f30:	b	8eb0 <scols_unref_column@@SMARTCOLS_2.25+0x34>
    8f34:	stp	x29, x30, [sp, #-16]!
    8f38:	ldp	x1, x8, [x0]
    8f3c:	mov	x29, sp
    8f40:	mov	x0, x8
    8f44:	bl	9400 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x28>
    8f48:	ldp	x29, x30, [sp], #16
    8f4c:	ret

0000000000008f50 <scols_copy_column@@SMARTCOLS_2.25>:
    8f50:	stp	x29, x30, [sp, #-48]!
    8f54:	str	x21, [sp, #16]
    8f58:	stp	x20, x19, [sp, #32]
    8f5c:	mov	x29, sp
    8f60:	cbz	x0, 8fac <scols_copy_column@@SMARTCOLS_2.25+0x5c>
    8f64:	mov	x20, x0
    8f68:	bl	74a0 <scols_new_column@plt>
    8f6c:	mov	x19, x0
    8f70:	cbz	x0, 8fb0 <scols_copy_column@@SMARTCOLS_2.25+0x60>
    8f74:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    8f78:	ldr	x8, [x8, #4024]
    8f7c:	ldrb	w8, [x8]
    8f80:	tbnz	w8, #5, 901c <scols_copy_column@@SMARTCOLS_2.25+0xcc>
    8f84:	ldr	x1, [x20, #88]
    8f88:	mov	x0, x19
    8f8c:	bl	79d0 <scols_column_set_color@plt>
    8f90:	cbnz	w0, 8fa4 <scols_copy_column@@SMARTCOLS_2.25+0x54>
    8f94:	add	x0, x19, #0xa8
    8f98:	add	x1, x20, #0xa8
    8f9c:	bl	7730 <scols_cell_copy_content@plt>
    8fa0:	cbz	w0, 8fc4 <scols_copy_column@@SMARTCOLS_2.25+0x74>
    8fa4:	mov	x0, x19
    8fa8:	bl	82d0 <scols_unref_column@plt>
    8fac:	mov	x19, xzr
    8fb0:	mov	x0, x19
    8fb4:	ldp	x20, x19, [sp, #32]
    8fb8:	ldr	x21, [sp, #16]
    8fbc:	ldp	x29, x30, [sp], #48
    8fc0:	ret
    8fc4:	ldr	x8, [x20, #16]
    8fc8:	ldrb	w9, [x19, #224]
    8fcc:	str	x8, [x19, #16]
    8fd0:	ldr	x8, [x20, #24]
    8fd4:	str	x8, [x19, #24]
    8fd8:	ldr	x8, [x20, #32]
    8fdc:	str	x8, [x19, #32]
    8fe0:	ldr	x8, [x20, #40]
    8fe4:	str	x8, [x19, #40]
    8fe8:	ldr	x8, [x20, #56]
    8fec:	str	x8, [x19, #56]
    8ff0:	ldr	w8, [x20, #80]
    8ff4:	str	w8, [x19, #80]
    8ff8:	ldrb	w8, [x20, #224]
    8ffc:	bfxil	w9, w8, #0, #1
    9000:	strb	w9, [x19, #224]
    9004:	ldrb	w8, [x20, #224]
    9008:	and	w9, w9, #0xfffffffd
    900c:	and	w8, w8, #0x2
    9010:	orr	w8, w9, w8
    9014:	strb	w8, [x19, #224]
    9018:	b	8fb0 <scols_copy_column@@SMARTCOLS_2.25+0x60>
    901c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9020:	ldr	x8, [x8, #4016]
    9024:	ldr	x21, [x8]
    9028:	bl	7860 <getpid@plt>
    902c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9030:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9034:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9038:	mov	w2, w0
    903c:	add	x1, x1, #0xd83
    9040:	add	x3, x3, #0xd91
    9044:	add	x4, x4, #0xdaf
    9048:	mov	x0, x21
    904c:	bl	8350 <fprintf@plt>
    9050:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9054:	add	x1, x1, #0xda3
    9058:	mov	x0, x20
    905c:	bl	8da0 <scols_new_column@@SMARTCOLS_2.25+0x98>
    9060:	b	8f84 <scols_copy_column@@SMARTCOLS_2.25+0x34>

0000000000009064 <scols_column_set_color@@SMARTCOLS_2.25>:
    9064:	stp	x29, x30, [sp, #-32]!
    9068:	stp	x20, x19, [sp, #16]
    906c:	mov	x20, x1
    9070:	mov	x19, x0
    9074:	mov	x29, sp
    9078:	cbz	x1, 90a0 <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    907c:	bl	7d20 <__ctype_b_loc@plt>
    9080:	ldr	x8, [x0]
    9084:	ldrsb	x9, [x20]
    9088:	ldrh	w8, [x8, x9, lsl #1]
    908c:	tbz	w8, #10, 90a0 <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    9090:	mov	x0, x20
    9094:	bl	15658 <scols_init_debug@@SMARTCOLS_2.25+0x1fc8>
    9098:	mov	x20, x0
    909c:	cbz	x0, 90bc <scols_column_set_color@@SMARTCOLS_2.25+0x58>
    90a0:	mov	w1, #0x58                  	// #88
    90a4:	mov	x0, x19
    90a8:	mov	x2, x20
    90ac:	bl	9204 <scols_column_get_header@@SMARTCOLS_2.25+0x8>
    90b0:	ldp	x20, x19, [sp, #16]
    90b4:	ldp	x29, x30, [sp], #32
    90b8:	ret
    90bc:	mov	w0, #0xffffffea            	// #-22
    90c0:	b	90b0 <scols_column_set_color@@SMARTCOLS_2.25+0x4c>

00000000000090c4 <scols_column_set_whint@@SMARTCOLS_2.25>:
    90c4:	cbz	x0, 90d8 <scols_column_set_whint@@SMARTCOLS_2.25+0x14>
    90c8:	mov	x8, x0
    90cc:	mov	w0, wzr
    90d0:	str	d0, [x8, #56]
    90d4:	ret
    90d8:	mov	w0, #0xffffffea            	// #-22
    90dc:	ret

00000000000090e0 <scols_column_get_whint@@SMARTCOLS_2.25>:
    90e0:	ldr	d0, [x0, #56]
    90e4:	ret

00000000000090e8 <scols_column_set_flags@@SMARTCOLS_2.25>:
    90e8:	cbz	x0, 9128 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    90ec:	stp	x29, x30, [sp, #-48]!
    90f0:	stp	x20, x19, [sp, #32]
    90f4:	ldr	x8, [x0, #216]
    90f8:	mov	w19, w1
    90fc:	mov	x20, x0
    9100:	str	x21, [sp, #16]
    9104:	mov	x29, sp
    9108:	cbz	x8, 9144 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    910c:	ldr	w9, [x20, #80]
    9110:	and	w9, w9, #0x2
    9114:	tbz	w19, #1, 9130 <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    9118:	cbnz	w9, 9130 <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    911c:	ldr	x9, [x8, #24]
    9120:	add	x9, x9, #0x1
    9124:	b	9140 <scols_column_set_flags@@SMARTCOLS_2.25+0x58>
    9128:	mov	w0, #0xffffffea            	// #-22
    912c:	ret
    9130:	tbnz	w19, #1, 9144 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    9134:	cbz	w9, 9144 <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    9138:	ldr	x9, [x8, #24]
    913c:	sub	x9, x9, #0x1
    9140:	str	x9, [x8, #24]
    9144:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9148:	ldr	x8, [x8, #4024]
    914c:	ldrb	w8, [x8]
    9150:	tbnz	w8, #5, 916c <scols_column_set_flags@@SMARTCOLS_2.25+0x84>
    9154:	str	w19, [x20, #80]
    9158:	ldp	x20, x19, [sp, #32]
    915c:	ldr	x21, [sp, #16]
    9160:	mov	w0, wzr
    9164:	ldp	x29, x30, [sp], #48
    9168:	ret
    916c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9170:	ldr	x8, [x8, #4016]
    9174:	ldr	x21, [x8]
    9178:	bl	7860 <getpid@plt>
    917c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9180:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9184:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9188:	mov	w2, w0
    918c:	add	x1, x1, #0xd83
    9190:	add	x3, x3, #0xd91
    9194:	add	x4, x4, #0xdaf
    9198:	mov	x0, x21
    919c:	bl	8350 <fprintf@plt>
    91a0:	ldr	w2, [x20, #80]
    91a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    91a8:	add	x1, x1, #0xdbb
    91ac:	mov	x0, x20
    91b0:	mov	w3, w19
    91b4:	bl	8da0 <scols_new_column@@SMARTCOLS_2.25+0x98>
    91b8:	b	9154 <scols_column_set_flags@@SMARTCOLS_2.25+0x6c>

00000000000091bc <scols_column_set_json_type@@SMARTCOLS_2.33>:
    91bc:	cbz	x0, 91d0 <scols_column_set_json_type@@SMARTCOLS_2.33+0x14>
    91c0:	mov	x8, x0
    91c4:	mov	w0, wzr
    91c8:	str	w1, [x8, #76]
    91cc:	ret
    91d0:	mov	w0, #0xffffffea            	// #-22
    91d4:	ret

00000000000091d8 <scols_column_get_json_type@@SMARTCOLS_2.33>:
    91d8:	cbz	x0, 91e4 <scols_column_get_json_type@@SMARTCOLS_2.33+0xc>
    91dc:	ldr	w0, [x0, #76]
    91e0:	ret
    91e4:	mov	w0, #0xffffffea            	// #-22
    91e8:	ret

00000000000091ec <scols_column_get_table@@SMARTCOLS_2.29>:
    91ec:	ldr	x0, [x0, #216]
    91f0:	ret

00000000000091f4 <scols_column_get_flags@@SMARTCOLS_2.25>:
    91f4:	ldr	w0, [x0, #80]
    91f8:	ret

00000000000091fc <scols_column_get_header@@SMARTCOLS_2.25>:
    91fc:	add	x0, x0, #0xa8
    9200:	ret
    9204:	stp	x29, x30, [sp, #-48]!
    9208:	str	x21, [sp, #16]
    920c:	stp	x20, x19, [sp, #32]
    9210:	mov	x29, sp
    9214:	cbz	x0, 923c <scols_column_get_header@@SMARTCOLS_2.25+0x40>
    9218:	mov	x19, x1
    921c:	mov	x20, x0
    9220:	cbz	x2, 9244 <scols_column_get_header@@SMARTCOLS_2.25+0x48>
    9224:	mov	x0, x2
    9228:	bl	7b50 <strdup@plt>
    922c:	mov	x21, x0
    9230:	cbnz	x0, 9248 <scols_column_get_header@@SMARTCOLS_2.25+0x4c>
    9234:	mov	w0, #0xfffffff4            	// #-12
    9238:	b	9258 <scols_column_get_header@@SMARTCOLS_2.25+0x5c>
    923c:	mov	w0, #0xffffffea            	// #-22
    9240:	b	9258 <scols_column_get_header@@SMARTCOLS_2.25+0x5c>
    9244:	mov	x21, xzr
    9248:	ldr	x0, [x20, x19]
    924c:	bl	7d90 <free@plt>
    9250:	mov	w0, wzr
    9254:	str	x21, [x20, x19]
    9258:	ldp	x20, x19, [sp, #32]
    925c:	ldr	x21, [sp, #16]
    9260:	ldp	x29, x30, [sp], #48
    9264:	ret

0000000000009268 <scols_column_get_color@@SMARTCOLS_2.25>:
    9268:	ldr	x0, [x0, #88]
    926c:	ret

0000000000009270 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    9270:	stp	x29, x30, [sp, #-16]!
    9274:	mov	x0, x1
    9278:	mov	x29, sp
    927c:	cbz	x1, 9288 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x18>
    9280:	mov	w1, #0xa                   	// #10
    9284:	bl	7e90 <strchr@plt>
    9288:	cbz	x0, 9290 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    928c:	strb	wzr, [x0], #1
    9290:	ldp	x29, x30, [sp], #16
    9294:	ret

0000000000009298 <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    9298:	stp	x29, x30, [sp, #-48]!
    929c:	str	x21, [sp, #16]
    92a0:	stp	x20, x19, [sp, #32]
    92a4:	mov	x29, sp
    92a8:	cbz	x1, 9304 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x6c>
    92ac:	mov	x20, x1
    92b0:	mov	x19, xzr
    92b4:	b	92dc <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x44>
    92b8:	mov	x21, x0
    92bc:	sub	x1, x0, x20
    92c0:	mov	x0, x20
    92c4:	mov	x2, xzr
    92c8:	bl	15b24 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
    92cc:	add	x20, x21, #0x1
    92d0:	cmp	x19, x0
    92d4:	csel	x19, x19, x0, hi  // hi = pmore
    92d8:	cbz	x20, 9308 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x70>
    92dc:	ldrb	w8, [x20]
    92e0:	cbz	w8, 9308 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x70>
    92e4:	mov	w1, #0xa                   	// #10
    92e8:	mov	x0, x20
    92ec:	bl	7e90 <strchr@plt>
    92f0:	cbnz	x0, 92b8 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x20>
    92f4:	mov	x0, x20
    92f8:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
    92fc:	mov	x20, xzr
    9300:	b	92d0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x38>
    9304:	mov	x19, xzr
    9308:	mov	x0, x19
    930c:	ldp	x20, x19, [sp, #32]
    9310:	ldr	x21, [sp, #16]
    9314:	ldp	x29, x30, [sp], #48
    9318:	ret

000000000000931c <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    931c:	cbz	x0, 9330 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x14>
    9320:	mov	x8, x0
    9324:	mov	w0, wzr
    9328:	stp	x1, x2, [x8, #128]
    932c:	ret
    9330:	mov	w0, #0xffffffea            	// #-22
    9334:	ret

0000000000009338 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    9338:	cbz	x0, 9350 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x18>
    933c:	mov	x8, x0
    9340:	mov	w0, wzr
    9344:	stp	x1, x2, [x8, #144]
    9348:	str	x3, [x8, #160]
    934c:	ret
    9350:	mov	w0, #0xffffffea            	// #-22
    9354:	ret

0000000000009358 <scols_column_set_safechars@@SMARTCOLS_2.29>:
    9358:	stp	x29, x30, [sp, #-16]!
    935c:	mov	x2, x1
    9360:	mov	w1, #0x60                  	// #96
    9364:	mov	x29, sp
    9368:	bl	9204 <scols_column_get_header@@SMARTCOLS_2.25+0x8>
    936c:	ldp	x29, x30, [sp], #16
    9370:	ret

0000000000009374 <scols_column_get_safechars@@SMARTCOLS_2.29>:
    9374:	ldr	x0, [x0, #96]
    9378:	ret

000000000000937c <scols_column_get_width@@SMARTCOLS_2.29>:
    937c:	ldr	x0, [x0, #16]
    9380:	ret

0000000000009384 <scols_column_is_hidden@@SMARTCOLS_2.27>:
    9384:	ldr	w8, [x0, #80]
    9388:	ubfx	w0, w8, #5, #1
    938c:	ret

0000000000009390 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    9390:	ldr	w8, [x0, #80]
    9394:	and	w0, w8, #0x1
    9398:	ret

000000000000939c <scols_column_is_tree@@SMARTCOLS_2.25>:
    939c:	ldr	w8, [x0, #80]
    93a0:	ubfx	w0, w8, #1, #1
    93a4:	ret

00000000000093a8 <scols_column_is_right@@SMARTCOLS_2.25>:
    93a8:	ldr	w8, [x0, #80]
    93ac:	ubfx	w0, w8, #2, #1
    93b0:	ret

00000000000093b4 <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    93b4:	ldr	w8, [x0, #80]
    93b8:	ubfx	w0, w8, #3, #1
    93bc:	ret

00000000000093c0 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    93c0:	ldr	w8, [x0, #80]
    93c4:	ubfx	w0, w8, #4, #1
    93c8:	ret

00000000000093cc <scols_column_is_wrap@@SMARTCOLS_2.28>:
    93cc:	ldr	w8, [x0, #80]
    93d0:	ubfx	w0, w8, #6, #1
    93d4:	ret

00000000000093d8 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    93d8:	ldrb	w8, [x0, #80]
    93dc:	tbz	w8, #6, 93f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x20>
    93e0:	ldr	x8, [x0, #144]
    93e4:	cbz	x8, 93f8 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x20>
    93e8:	ldr	x8, [x0, #152]
    93ec:	cmp	x8, #0x0
    93f0:	cset	w0, ne  // ne = any
    93f4:	ret
    93f8:	mov	w0, wzr
    93fc:	ret
    9400:	str	x0, [x1, #8]
    9404:	str	x1, [x0]
    9408:	ret

000000000000940c <scols_new_line@@SMARTCOLS_2.25>:
    940c:	stp	x29, x30, [sp, #-32]!
    9410:	mov	w0, #0x1                   	// #1
    9414:	mov	w1, #0x88                  	// #136
    9418:	stp	x20, x19, [sp, #16]
    941c:	mov	x29, sp
    9420:	bl	7a90 <calloc@plt>
    9424:	mov	x19, x0
    9428:	cbz	x0, 9464 <scols_new_line@@SMARTCOLS_2.25+0x58>
    942c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9430:	ldr	x8, [x8, #4024]
    9434:	ldrb	w8, [x8]
    9438:	tbnz	w8, #3, 9474 <scols_new_line@@SMARTCOLS_2.25+0x68>
    943c:	mov	w8, #0x1                   	// #1
    9440:	add	x9, x19, #0x30
    9444:	add	x10, x19, #0x50
    9448:	add	x11, x19, #0x40
    944c:	add	x12, x19, #0x60
    9450:	str	w8, [x19]
    9454:	stp	x9, x9, [x19, #48]
    9458:	stp	x10, x10, [x19, #80]
    945c:	stp	x11, x11, [x19, #64]
    9460:	stp	x12, x12, [x19, #96]
    9464:	mov	x0, x19
    9468:	ldp	x20, x19, [sp, #16]
    946c:	ldp	x29, x30, [sp], #32
    9470:	ret
    9474:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9478:	ldr	x8, [x8, #4016]
    947c:	ldr	x20, [x8]
    9480:	bl	7860 <getpid@plt>
    9484:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9488:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    948c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9490:	mov	w2, w0
    9494:	add	x1, x1, #0xd83
    9498:	add	x3, x3, #0xd91
    949c:	add	x4, x4, #0xdd9
    94a0:	mov	x0, x20
    94a4:	bl	8350 <fprintf@plt>
    94a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    94ac:	add	x1, x1, #0xdb5
    94b0:	mov	x0, x19
    94b4:	bl	94bc <scols_new_line@@SMARTCOLS_2.25+0xb0>
    94b8:	b	943c <scols_new_line@@SMARTCOLS_2.25+0x30>
    94bc:	sub	sp, sp, #0x120
    94c0:	stp	x29, x30, [sp, #240]
    94c4:	add	x29, sp, #0xf0
    94c8:	str	x28, [sp, #256]
    94cc:	stp	x20, x19, [sp, #272]
    94d0:	stp	x2, x3, [x29, #-112]
    94d4:	stp	x4, x5, [x29, #-96]
    94d8:	stp	x6, x7, [x29, #-80]
    94dc:	stp	q1, q2, [sp, #16]
    94e0:	stp	q3, q4, [sp, #48]
    94e4:	str	q0, [sp]
    94e8:	stp	q5, q6, [sp, #80]
    94ec:	str	q7, [sp, #112]
    94f0:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    94f4:	ldr	x20, [x20, #4016]
    94f8:	mov	x19, x1
    94fc:	cbz	x0, 9528 <scols_new_line@@SMARTCOLS_2.25+0x11c>
    9500:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9504:	ldr	x9, [x9, #4024]
    9508:	ldrb	w9, [x9, #3]
    950c:	tbnz	w9, #0, 9528 <scols_new_line@@SMARTCOLS_2.25+0x11c>
    9510:	mov	x8, x0
    9514:	ldr	x0, [x20]
    9518:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    951c:	add	x1, x1, #0xda8
    9520:	mov	x2, x8
    9524:	bl	8350 <fprintf@plt>
    9528:	mov	x8, #0xffffffffffffffd0    	// #-48
    952c:	mov	x10, sp
    9530:	sub	x11, x29, #0x70
    9534:	movk	x8, #0xff80, lsl #32
    9538:	add	x9, x29, #0x30
    953c:	add	x10, x10, #0x80
    9540:	add	x11, x11, #0x30
    9544:	stp	x10, x8, [x29, #-16]
    9548:	stp	x9, x11, [x29, #-32]
    954c:	ldp	q0, q1, [x29, #-32]
    9550:	ldr	x0, [x20]
    9554:	sub	x2, x29, #0x40
    9558:	mov	x1, x19
    955c:	stp	q0, q1, [x29, #-64]
    9560:	bl	81f0 <vfprintf@plt>
    9564:	ldr	x1, [x20]
    9568:	mov	w0, #0xa                   	// #10
    956c:	bl	7700 <fputc@plt>
    9570:	ldp	x20, x19, [sp, #272]
    9574:	ldr	x28, [sp, #256]
    9578:	ldp	x29, x30, [sp, #240]
    957c:	add	sp, sp, #0x120
    9580:	ret

0000000000009584 <scols_ref_line@@SMARTCOLS_2.25>:
    9584:	cbz	x0, 9594 <scols_ref_line@@SMARTCOLS_2.25+0x10>
    9588:	ldr	w8, [x0]
    958c:	add	w8, w8, #0x1
    9590:	str	w8, [x0]
    9594:	ret

0000000000009598 <scols_unref_line@@SMARTCOLS_2.25>:
    9598:	stp	x29, x30, [sp, #-32]!
    959c:	stp	x20, x19, [sp, #16]
    95a0:	mov	x29, sp
    95a4:	cbz	x0, 9604 <scols_unref_line@@SMARTCOLS_2.25+0x6c>
    95a8:	ldr	w8, [x0]
    95ac:	mov	x19, x0
    95b0:	subs	w8, w8, #0x1
    95b4:	str	w8, [x0]
    95b8:	b.gt	9604 <scols_unref_line@@SMARTCOLS_2.25+0x6c>
    95bc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    95c0:	ldr	x8, [x8, #4024]
    95c4:	ldrb	w8, [x8]
    95c8:	tbnz	w8, #2, 9610 <scols_unref_line@@SMARTCOLS_2.25+0x78>
    95cc:	add	x0, x19, #0x30
    95d0:	bl	9658 <scols_unref_line@@SMARTCOLS_2.25+0xc0>
    95d4:	add	x0, x19, #0x50
    95d8:	bl	9658 <scols_unref_line@@SMARTCOLS_2.25+0xc0>
    95dc:	add	x0, x19, #0x60
    95e0:	bl	9658 <scols_unref_line@@SMARTCOLS_2.25+0xc0>
    95e4:	ldr	x0, [x19, #128]
    95e8:	bl	11a00 <scols_get_library_version@@SMARTCOLS_2.25+0x198c>
    95ec:	mov	x0, x19
    95f0:	bl	7c80 <scols_line_free_cells@plt>
    95f4:	ldr	x0, [x19, #24]
    95f8:	bl	7d90 <free@plt>
    95fc:	mov	x0, x19
    9600:	bl	7d90 <free@plt>
    9604:	ldp	x20, x19, [sp, #16]
    9608:	ldp	x29, x30, [sp], #32
    960c:	ret
    9610:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9614:	ldr	x8, [x8, #4016]
    9618:	ldr	x20, [x8]
    961c:	bl	7860 <getpid@plt>
    9620:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9624:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9628:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    962c:	mov	w2, w0
    9630:	add	x1, x1, #0xd83
    9634:	add	x3, x3, #0xd91
    9638:	add	x4, x4, #0xd9e
    963c:	mov	x0, x20
    9640:	bl	8350 <fprintf@plt>
    9644:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9648:	add	x1, x1, #0xdb3
    964c:	mov	x0, x19
    9650:	bl	94bc <scols_new_line@@SMARTCOLS_2.25+0xb0>
    9654:	b	95cc <scols_unref_line@@SMARTCOLS_2.25+0x34>
    9658:	stp	x29, x30, [sp, #-16]!
    965c:	ldp	x1, x8, [x0]
    9660:	mov	x29, sp
    9664:	mov	x0, x8
    9668:	bl	9fb0 <scols_copy_line@@SMARTCOLS_2.25+0x11c>
    966c:	ldp	x29, x30, [sp], #16
    9670:	ret

0000000000009674 <scols_line_free_cells@@SMARTCOLS_2.25>:
    9674:	stp	x29, x30, [sp, #-48]!
    9678:	stp	x22, x21, [sp, #16]
    967c:	stp	x20, x19, [sp, #32]
    9680:	mov	x29, sp
    9684:	cbz	x0, 96dc <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    9688:	mov	x21, x0
    968c:	ldr	x8, [x21, #32]!
    9690:	mov	x19, x0
    9694:	cbz	x8, 96dc <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    9698:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    969c:	ldr	x8, [x8, #4024]
    96a0:	ldrb	w8, [x8]
    96a4:	tbnz	w8, #3, 96ec <scols_line_free_cells@@SMARTCOLS_2.25+0x78>
    96a8:	ldp	x0, x8, [x19, #32]
    96ac:	cbz	x8, 96d4 <scols_line_free_cells@@SMARTCOLS_2.25+0x60>
    96b0:	mov	x20, xzr
    96b4:	mov	x22, xzr
    96b8:	add	x0, x0, x20
    96bc:	bl	7e30 <scols_reset_cell@plt>
    96c0:	ldp	x0, x8, [x19, #32]
    96c4:	add	x22, x22, #0x1
    96c8:	add	x20, x20, #0x20
    96cc:	cmp	x22, x8
    96d0:	b.cc	96b8 <scols_line_free_cells@@SMARTCOLS_2.25+0x44>  // b.lo, b.ul, b.last
    96d4:	bl	7d90 <free@plt>
    96d8:	stp	xzr, xzr, [x21]
    96dc:	ldp	x20, x19, [sp, #32]
    96e0:	ldp	x22, x21, [sp, #16]
    96e4:	ldp	x29, x30, [sp], #48
    96e8:	ret
    96ec:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    96f0:	ldr	x8, [x8, #4016]
    96f4:	ldr	x20, [x8]
    96f8:	bl	7860 <getpid@plt>
    96fc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9700:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9704:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9708:	mov	w2, w0
    970c:	add	x1, x1, #0xd83
    9710:	add	x3, x3, #0xd91
    9714:	add	x4, x4, #0xdd9
    9718:	mov	x0, x20
    971c:	bl	8350 <fprintf@plt>
    9720:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9724:	add	x1, x1, #0xdde
    9728:	mov	x0, x19
    972c:	bl	94bc <scols_new_line@@SMARTCOLS_2.25+0xb0>
    9730:	ldp	x0, x8, [x19, #32]
    9734:	cbnz	x8, 96b0 <scols_line_free_cells@@SMARTCOLS_2.25+0x3c>
    9738:	b	96d4 <scols_line_free_cells@@SMARTCOLS_2.25+0x60>

000000000000973c <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    973c:	stp	x29, x30, [sp, #-48]!
    9740:	str	x21, [sp, #16]
    9744:	stp	x20, x19, [sp, #32]
    9748:	mov	x29, sp
    974c:	cbz	x0, 976c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x30>
    9750:	ldr	x8, [x0, #40]
    9754:	mov	x20, x1
    9758:	mov	x19, x0
    975c:	cmp	x8, x1
    9760:	b.ne	9774 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x38>  // b.any
    9764:	mov	w0, wzr
    9768:	b	97e4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa8>
    976c:	mov	w0, #0xffffffea            	// #-22
    9770:	b	97e4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa8>
    9774:	cbz	x20, 97c8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x8c>
    9778:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    977c:	ldr	x8, [x8, #4024]
    9780:	ldrb	w8, [x8]
    9784:	tbnz	w8, #3, 97f4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xb8>
    9788:	ldr	x0, [x19, #32]
    978c:	lsl	x1, x20, #5
    9790:	bl	7b20 <realloc@plt>
    9794:	cbz	x0, 97d8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x9c>
    9798:	ldr	x8, [x19, #40]
    979c:	mov	x21, x0
    97a0:	cmp	x8, x20
    97a4:	b.cs	97bc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x80>  // b.hs, b.nlast
    97a8:	add	x0, x21, x8, lsl #5
    97ac:	sub	x8, x20, x8
    97b0:	lsl	x2, x8, #5
    97b4:	mov	w1, wzr
    97b8:	bl	7a10 <memset@plt>
    97bc:	mov	w0, wzr
    97c0:	stp	x21, x20, [x19, #32]
    97c4:	b	97e4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa8>
    97c8:	mov	x0, x19
    97cc:	bl	7c80 <scols_line_free_cells@plt>
    97d0:	mov	w0, wzr
    97d4:	b	97e4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa8>
    97d8:	bl	8220 <__errno_location@plt>
    97dc:	ldr	w8, [x0]
    97e0:	neg	w0, w8
    97e4:	ldp	x20, x19, [sp, #32]
    97e8:	ldr	x21, [sp, #16]
    97ec:	ldp	x29, x30, [sp], #48
    97f0:	ret
    97f4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    97f8:	ldr	x8, [x8, #4016]
    97fc:	ldr	x21, [x8]
    9800:	bl	7860 <getpid@plt>
    9804:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9808:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    980c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9810:	mov	w2, w0
    9814:	add	x1, x1, #0xd83
    9818:	add	x3, x3, #0xd91
    981c:	add	x4, x4, #0xdd9
    9820:	mov	x0, x21
    9824:	bl	8350 <fprintf@plt>
    9828:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    982c:	add	x1, x1, #0xde9
    9830:	mov	x0, x19
    9834:	mov	x2, x20
    9838:	bl	94bc <scols_new_line@@SMARTCOLS_2.25+0xb0>
    983c:	b	9788 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x4c>
    9840:	sub	sp, sp, #0x50
    9844:	stp	x29, x30, [sp, #32]
    9848:	stp	x22, x21, [sp, #48]
    984c:	stp	x20, x19, [sp, #64]
    9850:	add	x29, sp, #0x20
    9854:	cbz	x0, 988c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x150>
    9858:	ldr	x8, [x0, #40]
    985c:	mov	x19, x1
    9860:	mov	x20, x0
    9864:	mov	w0, #0xffffffea            	// #-22
    9868:	cmp	x8, x1
    986c:	b.ls	9918 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1dc>  // b.plast
    9870:	mov	x21, x2
    9874:	cmp	x8, x2
    9878:	b.ls	9918 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1dc>  // b.plast
    987c:	cmp	x21, x19
    9880:	b.ne	9894 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x158>  // b.any
    9884:	mov	w0, wzr
    9888:	b	9918 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1dc>
    988c:	mov	w0, #0xffffffea            	// #-22
    9890:	b	9918 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1dc>
    9894:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9898:	ldr	x8, [x8, #4024]
    989c:	ldrb	w8, [x8]
    98a0:	tbnz	w8, #3, 992c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1f0>
    98a4:	ldr	x8, [x20, #32]
    98a8:	add	x9, x21, #0x1
    98ac:	add	x0, x8, x21, lsl #5
    98b0:	ldp	q1, q0, [x0]
    98b4:	stp	q1, q0, [sp]
    98b8:	ldr	x8, [x20, #40]
    98bc:	cmp	x9, x8
    98c0:	b.cs	98d8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x19c>  // b.hs, b.nlast
    98c4:	mvn	x9, x21
    98c8:	add	x8, x8, x9
    98cc:	add	x1, x0, #0x20
    98d0:	lsl	x2, x8, #5
    98d4:	bl	7420 <memmove@plt>
    98d8:	ldr	x8, [x20, #40]
    98dc:	add	x9, x19, #0x1
    98e0:	cmp	x9, x8
    98e4:	b.cs	9904 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c8>  // b.hs, b.nlast
    98e8:	ldr	x9, [x20, #32]
    98ec:	mvn	x10, x19
    98f0:	add	x8, x8, x10
    98f4:	lsl	x2, x8, #5
    98f8:	add	x1, x9, x19, lsl #5
    98fc:	add	x0, x1, #0x20
    9900:	bl	7420 <memmove@plt>
    9904:	ldr	x8, [x20, #32]
    9908:	ldp	q1, q0, [sp]
    990c:	mov	w0, wzr
    9910:	add	x8, x8, x19, lsl #5
    9914:	stp	q1, q0, [x8]
    9918:	ldp	x20, x19, [sp, #64]
    991c:	ldp	x22, x21, [sp, #48]
    9920:	ldp	x29, x30, [sp, #32]
    9924:	add	sp, sp, #0x50
    9928:	ret
    992c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9930:	ldr	x8, [x8, #4016]
    9934:	ldr	x22, [x8]
    9938:	bl	7860 <getpid@plt>
    993c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9940:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9944:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9948:	mov	w2, w0
    994c:	add	x1, x1, #0xd83
    9950:	add	x3, x3, #0xd91
    9954:	add	x4, x4, #0xdd9
    9958:	mov	x0, x22
    995c:	bl	8350 <fprintf@plt>
    9960:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9964:	add	x1, x1, #0xdf9
    9968:	mov	x0, x20
    996c:	mov	x2, x21
    9970:	mov	x3, x19
    9974:	bl	94bc <scols_new_line@@SMARTCOLS_2.25+0xb0>
    9978:	b	98a4 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x168>

000000000000997c <scols_line_set_userdata@@SMARTCOLS_2.25>:
    997c:	cbz	x0, 9990 <scols_line_set_userdata@@SMARTCOLS_2.25+0x14>
    9980:	mov	x8, x0
    9984:	mov	w0, wzr
    9988:	str	x1, [x8, #16]
    998c:	ret
    9990:	mov	w0, #0xffffffea            	// #-22
    9994:	ret

0000000000009998 <scols_line_get_userdata@@SMARTCOLS_2.25>:
    9998:	ldr	x0, [x0, #16]
    999c:	ret

00000000000099a0 <scols_line_remove_child@@SMARTCOLS_2.25>:
    99a0:	stp	x29, x30, [sp, #-48]!
    99a4:	stp	x20, x19, [sp, #32]
    99a8:	mov	x19, x0
    99ac:	mov	w0, #0xffffffea            	// #-22
    99b0:	str	x21, [sp, #16]
    99b4:	mov	x29, sp
    99b8:	cbz	x19, 99f4 <scols_line_remove_child@@SMARTCOLS_2.25+0x54>
    99bc:	mov	x20, x1
    99c0:	cbz	x1, 99f4 <scols_line_remove_child@@SMARTCOLS_2.25+0x54>
    99c4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    99c8:	ldr	x8, [x8, #4024]
    99cc:	ldrb	w8, [x8]
    99d0:	tbnz	w8, #3, 9a04 <scols_line_remove_child@@SMARTCOLS_2.25+0x64>
    99d4:	add	x0, x20, #0x50
    99d8:	bl	9a4c <scols_line_remove_child@@SMARTCOLS_2.25+0xac>
    99dc:	mov	x0, x20
    99e0:	str	xzr, [x20, #112]
    99e4:	bl	7ac0 <scols_unref_line@plt>
    99e8:	mov	x0, x19
    99ec:	bl	7ac0 <scols_unref_line@plt>
    99f0:	mov	w0, wzr
    99f4:	ldp	x20, x19, [sp, #32]
    99f8:	ldr	x21, [sp, #16]
    99fc:	ldp	x29, x30, [sp], #48
    9a00:	ret
    9a04:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9a08:	ldr	x8, [x8, #4016]
    9a0c:	ldr	x21, [x8]
    9a10:	bl	7860 <getpid@plt>
    9a14:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9a18:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9a1c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9a20:	mov	w2, w0
    9a24:	add	x1, x1, #0xd83
    9a28:	add	x3, x3, #0xd91
    9a2c:	add	x4, x4, #0xdd9
    9a30:	mov	x0, x21
    9a34:	bl	8350 <fprintf@plt>
    9a38:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9a3c:	add	x1, x1, #0xe17
    9a40:	mov	x0, x19
    9a44:	bl	94bc <scols_new_line@@SMARTCOLS_2.25+0xb0>
    9a48:	b	99d4 <scols_line_remove_child@@SMARTCOLS_2.25+0x34>
    9a4c:	stp	x29, x30, [sp, #-32]!
    9a50:	str	x19, [sp, #16]
    9a54:	mov	x19, x0
    9a58:	ldr	x0, [x0, #8]
    9a5c:	ldr	x1, [x19]
    9a60:	mov	x29, sp
    9a64:	bl	9fb0 <scols_copy_line@@SMARTCOLS_2.25+0x11c>
    9a68:	stp	x19, x19, [x19]
    9a6c:	ldr	x19, [sp, #16]
    9a70:	ldp	x29, x30, [sp], #32
    9a74:	ret

0000000000009a78 <scols_line_add_child@@SMARTCOLS_2.25>:
    9a78:	stp	x29, x30, [sp, #-48]!
    9a7c:	stp	x20, x19, [sp, #32]
    9a80:	mov	x20, x0
    9a84:	mov	w0, #0xffffffea            	// #-22
    9a88:	str	x21, [sp, #16]
    9a8c:	mov	x29, sp
    9a90:	cbz	x20, 9ae0 <scols_line_add_child@@SMARTCOLS_2.25+0x68>
    9a94:	mov	x19, x1
    9a98:	cbz	x1, 9ae0 <scols_line_add_child@@SMARTCOLS_2.25+0x68>
    9a9c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9aa0:	ldr	x8, [x8, #4024]
    9aa4:	ldrb	w8, [x8]
    9aa8:	tbnz	w8, #3, 9af0 <scols_line_add_child@@SMARTCOLS_2.25+0x78>
    9aac:	mov	x0, x19
    9ab0:	bl	7e50 <scols_ref_line@plt>
    9ab4:	mov	x0, x20
    9ab8:	bl	7e50 <scols_ref_line@plt>
    9abc:	ldr	x0, [x19, #112]
    9ac0:	cbz	x0, 9acc <scols_line_add_child@@SMARTCOLS_2.25+0x54>
    9ac4:	mov	x1, x19
    9ac8:	bl	7ed0 <scols_line_remove_child@plt>
    9acc:	add	x0, x19, #0x50
    9ad0:	add	x1, x20, #0x40
    9ad4:	bl	9b38 <scols_line_add_child@@SMARTCOLS_2.25+0xc0>
    9ad8:	mov	w0, wzr
    9adc:	str	x20, [x19, #112]
    9ae0:	ldp	x20, x19, [sp, #32]
    9ae4:	ldr	x21, [sp, #16]
    9ae8:	ldp	x29, x30, [sp], #48
    9aec:	ret
    9af0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9af4:	ldr	x8, [x8, #4016]
    9af8:	ldr	x21, [x8]
    9afc:	bl	7860 <getpid@plt>
    9b00:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9b04:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9b08:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9b0c:	mov	w2, w0
    9b10:	add	x1, x1, #0xd83
    9b14:	add	x3, x3, #0xd91
    9b18:	add	x4, x4, #0xdd9
    9b1c:	mov	x0, x21
    9b20:	bl	8350 <fprintf@plt>
    9b24:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9b28:	add	x1, x1, #0xe24
    9b2c:	mov	x0, x20
    9b30:	bl	94bc <scols_new_line@@SMARTCOLS_2.25+0xb0>
    9b34:	b	9aac <scols_line_add_child@@SMARTCOLS_2.25+0x34>
    9b38:	stp	x29, x30, [sp, #-16]!
    9b3c:	mov	x2, x1
    9b40:	ldr	x1, [x1, #8]
    9b44:	mov	x29, sp
    9b48:	bl	9fbc <scols_copy_line@@SMARTCOLS_2.25+0x128>
    9b4c:	ldp	x29, x30, [sp], #16
    9b50:	ret

0000000000009b54 <scols_line_get_parent@@SMARTCOLS_2.25>:
    9b54:	cbz	x0, 9b5c <scols_line_get_parent@@SMARTCOLS_2.25+0x8>
    9b58:	ldr	x0, [x0, #112]
    9b5c:	ret

0000000000009b60 <scols_line_has_children@@SMARTCOLS_2.25>:
    9b60:	cbz	x0, 9b80 <scols_line_has_children@@SMARTCOLS_2.25+0x20>
    9b64:	stp	x29, x30, [sp, #-16]!
    9b68:	add	x0, x0, #0x40
    9b6c:	mov	x29, sp
    9b70:	bl	9b84 <scols_line_has_children@@SMARTCOLS_2.25+0x24>
    9b74:	cmp	w0, #0x0
    9b78:	cset	w0, eq  // eq = none
    9b7c:	ldp	x29, x30, [sp], #16
    9b80:	ret
    9b84:	ldr	x8, [x0]
    9b88:	cmp	x8, x0
    9b8c:	cset	w0, eq  // eq = none
    9b90:	ret

0000000000009b94 <scols_line_next_child@@SMARTCOLS_2.25>:
    9b94:	mov	x8, x0
    9b98:	mov	w0, #0xffffffea            	// #-22
    9b9c:	cbz	x8, 9c04 <scols_line_next_child@@SMARTCOLS_2.25+0x70>
    9ba0:	cbz	x1, 9c04 <scols_line_next_child@@SMARTCOLS_2.25+0x70>
    9ba4:	cbz	x2, 9c04 <scols_line_next_child@@SMARTCOLS_2.25+0x70>
    9ba8:	str	xzr, [x2]
    9bac:	ldr	x9, [x1, #8]
    9bb0:	cbnz	x9, 9bd0 <scols_line_next_child@@SMARTCOLS_2.25+0x3c>
    9bb4:	ldr	w9, [x1, #16]
    9bb8:	add	x10, x8, #0x40
    9bbc:	add	x8, x8, #0x48
    9bc0:	cmp	w9, #0x0
    9bc4:	csel	x8, x10, x8, eq  // eq = none
    9bc8:	ldr	x8, [x8]
    9bcc:	stp	x8, x10, [x1]
    9bd0:	ldp	x8, x9, [x1]
    9bd4:	cmp	x8, x9
    9bd8:	b.eq	9c08 <scols_line_next_child@@SMARTCOLS_2.25+0x74>  // b.none
    9bdc:	sub	x8, x8, #0x50
    9be0:	str	x8, [x2]
    9be4:	ldr	x8, [x1]
    9be8:	ldr	w9, [x1, #16]
    9bec:	mov	w0, wzr
    9bf0:	add	x10, x8, #0x8
    9bf4:	cmp	w9, #0x0
    9bf8:	csel	x8, x8, x10, eq  // eq = none
    9bfc:	ldr	x8, [x8]
    9c00:	str	x8, [x1]
    9c04:	ret
    9c08:	mov	w0, #0x1                   	// #1
    9c0c:	ret
    9c10:	mov	x8, x0
    9c14:	mov	w0, #0xffffffea            	// #-22
    9c18:	cbz	x8, 9c8c <scols_line_next_child@@SMARTCOLS_2.25+0xf8>
    9c1c:	cbz	x1, 9c8c <scols_line_next_child@@SMARTCOLS_2.25+0xf8>
    9c20:	cbz	x2, 9c8c <scols_line_next_child@@SMARTCOLS_2.25+0xf8>
    9c24:	ldr	x9, [x8, #128]
    9c28:	cbz	x9, 9c90 <scols_line_next_child@@SMARTCOLS_2.25+0xfc>
    9c2c:	str	xzr, [x2]
    9c30:	ldr	x9, [x1, #8]
    9c34:	cbnz	x9, 9c58 <scols_line_next_child@@SMARTCOLS_2.25+0xc4>
    9c38:	ldr	x8, [x8, #128]
    9c3c:	ldr	w9, [x1, #16]
    9c40:	add	x10, x8, #0x20
    9c44:	add	x8, x8, #0x28
    9c48:	cmp	w9, #0x0
    9c4c:	csel	x8, x10, x8, eq  // eq = none
    9c50:	ldr	x8, [x8]
    9c54:	stp	x8, x10, [x1]
    9c58:	ldp	x8, x9, [x1]
    9c5c:	cmp	x8, x9
    9c60:	b.eq	9c98 <scols_line_next_child@@SMARTCOLS_2.25+0x104>  // b.none
    9c64:	sub	x8, x8, #0x50
    9c68:	str	x8, [x2]
    9c6c:	ldr	x8, [x1]
    9c70:	ldr	w9, [x1, #16]
    9c74:	mov	w0, wzr
    9c78:	add	x10, x8, #0x8
    9c7c:	cmp	w9, #0x0
    9c80:	csel	x8, x8, x10, eq  // eq = none
    9c84:	ldr	x8, [x8]
    9c88:	str	x8, [x1]
    9c8c:	ret
    9c90:	mov	w0, #0xffffffea            	// #-22
    9c94:	ret
    9c98:	mov	w0, #0x1                   	// #1
    9c9c:	ret

0000000000009ca0 <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    9ca0:	stp	x29, x30, [sp, #-32]!
    9ca4:	str	x19, [sp, #16]
    9ca8:	mov	x29, sp
    9cac:	cbz	x1, 9cd0 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x30>
    9cb0:	mov	x19, x0
    9cb4:	cmp	x1, x19
    9cb8:	b.eq	9cd8 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x38>  // b.none
    9cbc:	mov	x0, x1
    9cc0:	bl	7930 <scols_line_get_parent@plt>
    9cc4:	mov	x1, x0
    9cc8:	cbnz	x0, 9cb4 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x14>
    9ccc:	b	9cdc <scols_line_is_ancestor@@SMARTCOLS_2.30+0x3c>
    9cd0:	mov	w0, wzr
    9cd4:	b	9cdc <scols_line_is_ancestor@@SMARTCOLS_2.30+0x3c>
    9cd8:	mov	w0, #0x1                   	// #1
    9cdc:	ldr	x19, [sp, #16]
    9ce0:	ldp	x29, x30, [sp], #32
    9ce4:	ret

0000000000009ce8 <scols_line_set_color@@SMARTCOLS_2.25>:
    9ce8:	stp	x29, x30, [sp, #-32]!
    9cec:	stp	x20, x19, [sp, #16]
    9cf0:	mov	x20, x1
    9cf4:	mov	x19, x0
    9cf8:	mov	x29, sp
    9cfc:	cbz	x1, 9d24 <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9d00:	bl	7d20 <__ctype_b_loc@plt>
    9d04:	ldr	x8, [x0]
    9d08:	ldrsb	x9, [x20]
    9d0c:	ldrh	w8, [x8, x9, lsl #1]
    9d10:	tbz	w8, #3, 9d24 <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9d14:	mov	x0, x20
    9d18:	bl	15658 <scols_init_debug@@SMARTCOLS_2.25+0x1fc8>
    9d1c:	mov	x20, x0
    9d20:	cbz	x0, 9d3c <scols_line_set_color@@SMARTCOLS_2.25+0x54>
    9d24:	mov	x0, x19
    9d28:	mov	x1, x20
    9d2c:	bl	9d44 <scols_line_set_color@@SMARTCOLS_2.25+0x5c>
    9d30:	ldp	x20, x19, [sp, #16]
    9d34:	ldp	x29, x30, [sp], #32
    9d38:	ret
    9d3c:	mov	w0, #0xffffffea            	// #-22
    9d40:	b	9d30 <scols_line_set_color@@SMARTCOLS_2.25+0x48>
    9d44:	stp	x29, x30, [sp, #-32]!
    9d48:	stp	x20, x19, [sp, #16]
    9d4c:	mov	x29, sp
    9d50:	cbz	x0, 9d74 <scols_line_set_color@@SMARTCOLS_2.25+0x8c>
    9d54:	mov	x19, x0
    9d58:	cbz	x1, 9d7c <scols_line_set_color@@SMARTCOLS_2.25+0x94>
    9d5c:	mov	x0, x1
    9d60:	bl	7b50 <strdup@plt>
    9d64:	mov	x20, x0
    9d68:	cbnz	x0, 9d80 <scols_line_set_color@@SMARTCOLS_2.25+0x98>
    9d6c:	mov	w0, #0xfffffff4            	// #-12
    9d70:	b	9d90 <scols_line_set_color@@SMARTCOLS_2.25+0xa8>
    9d74:	mov	w0, #0xffffffea            	// #-22
    9d78:	b	9d90 <scols_line_set_color@@SMARTCOLS_2.25+0xa8>
    9d7c:	mov	x20, xzr
    9d80:	ldr	x0, [x19, #24]
    9d84:	bl	7d90 <free@plt>
    9d88:	mov	w0, wzr
    9d8c:	str	x20, [x19, #24]
    9d90:	ldp	x20, x19, [sp, #16]
    9d94:	ldp	x29, x30, [sp], #32
    9d98:	ret

0000000000009d9c <scols_line_get_color@@SMARTCOLS_2.25>:
    9d9c:	ldr	x0, [x0, #24]
    9da0:	ret

0000000000009da4 <scols_line_get_ncells@@SMARTCOLS_2.25>:
    9da4:	ldr	x0, [x0, #40]
    9da8:	ret

0000000000009dac <scols_line_get_cell@@SMARTCOLS_2.25>:
    9dac:	cbz	x0, 9dc4 <scols_line_get_cell@@SMARTCOLS_2.25+0x18>
    9db0:	ldr	x8, [x0, #40]
    9db4:	cmp	x8, x1
    9db8:	b.ls	9dc8 <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>  // b.plast
    9dbc:	ldr	x8, [x0, #32]
    9dc0:	add	x0, x8, x1, lsl #5
    9dc4:	ret
    9dc8:	mov	x0, xzr
    9dcc:	ret

0000000000009dd0 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    9dd0:	mov	x8, x0
    9dd4:	mov	x0, xzr
    9dd8:	cbz	x8, 9df8 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>
    9ddc:	cbz	x1, 9df8 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>
    9de0:	stp	x29, x30, [sp, #-16]!
    9de4:	ldr	x1, [x1, #8]
    9de8:	mov	x0, x8
    9dec:	mov	x29, sp
    9df0:	bl	8340 <scols_line_get_cell@plt>
    9df4:	ldp	x29, x30, [sp], #16
    9df8:	ret

0000000000009dfc <scols_line_set_data@@SMARTCOLS_2.25>:
    9dfc:	stp	x29, x30, [sp, #-32]!
    9e00:	str	x19, [sp, #16]
    9e04:	mov	x29, sp
    9e08:	mov	x19, x2
    9e0c:	bl	8340 <scols_line_get_cell@plt>
    9e10:	cbz	x0, 9e20 <scols_line_set_data@@SMARTCOLS_2.25+0x24>
    9e14:	mov	x1, x19
    9e18:	bl	7b30 <scols_cell_set_data@plt>
    9e1c:	b	9e24 <scols_line_set_data@@SMARTCOLS_2.25+0x28>
    9e20:	mov	w0, #0xffffffea            	// #-22
    9e24:	ldr	x19, [sp, #16]
    9e28:	ldp	x29, x30, [sp], #32
    9e2c:	ret

0000000000009e30 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    9e30:	stp	x29, x30, [sp, #-16]!
    9e34:	ldr	x1, [x1, #8]
    9e38:	mov	x29, sp
    9e3c:	bl	7cc0 <scols_line_set_data@plt>
    9e40:	ldp	x29, x30, [sp], #16
    9e44:	ret

0000000000009e48 <scols_line_refer_data@@SMARTCOLS_2.25>:
    9e48:	stp	x29, x30, [sp, #-32]!
    9e4c:	str	x19, [sp, #16]
    9e50:	mov	x29, sp
    9e54:	mov	x19, x2
    9e58:	bl	8340 <scols_line_get_cell@plt>
    9e5c:	cbz	x0, 9e6c <scols_line_refer_data@@SMARTCOLS_2.25+0x24>
    9e60:	mov	x1, x19
    9e64:	bl	7a50 <scols_cell_refer_data@plt>
    9e68:	b	9e70 <scols_line_refer_data@@SMARTCOLS_2.25+0x28>
    9e6c:	mov	w0, #0xffffffea            	// #-22
    9e70:	ldr	x19, [sp, #16]
    9e74:	ldp	x29, x30, [sp], #32
    9e78:	ret

0000000000009e7c <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    9e7c:	stp	x29, x30, [sp, #-16]!
    9e80:	ldr	x1, [x1, #8]
    9e84:	mov	x29, sp
    9e88:	bl	7550 <scols_line_refer_data@plt>
    9e8c:	ldp	x29, x30, [sp], #16
    9e90:	ret

0000000000009e94 <scols_copy_line@@SMARTCOLS_2.25>:
    9e94:	stp	x29, x30, [sp, #-48]!
    9e98:	stp	x22, x21, [sp, #16]
    9e9c:	stp	x20, x19, [sp, #32]
    9ea0:	mov	x29, sp
    9ea4:	cbz	x0, 9ee0 <scols_copy_line@@SMARTCOLS_2.25+0x4c>
    9ea8:	mov	x20, x0
    9eac:	bl	7630 <scols_new_line@plt>
    9eb0:	mov	x19, x0
    9eb4:	cbz	x0, 9ee4 <scols_copy_line@@SMARTCOLS_2.25+0x50>
    9eb8:	ldr	x1, [x20, #24]
    9ebc:	mov	x0, x19
    9ec0:	bl	8150 <scols_line_set_color@plt>
    9ec4:	cbnz	w0, 9ed8 <scols_copy_line@@SMARTCOLS_2.25+0x44>
    9ec8:	ldr	x1, [x20, #40]
    9ecc:	mov	x0, x19
    9ed0:	bl	7810 <scols_line_alloc_cells@plt>
    9ed4:	cbz	w0, 9ef8 <scols_copy_line@@SMARTCOLS_2.25+0x64>
    9ed8:	mov	x0, x19
    9edc:	bl	7ac0 <scols_unref_line@plt>
    9ee0:	mov	x19, xzr
    9ee4:	mov	x0, x19
    9ee8:	ldp	x20, x19, [sp, #32]
    9eec:	ldp	x22, x21, [sp, #16]
    9ef0:	ldp	x29, x30, [sp], #48
    9ef4:	ret
    9ef8:	ldr	x8, [x20, #16]
    9efc:	str	x8, [x19, #16]
    9f00:	ldr	x8, [x20, #40]
    9f04:	str	x8, [x19, #40]
    9f08:	ldr	x8, [x20, #8]
    9f0c:	str	x8, [x19, #8]
    9f10:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9f14:	ldr	x8, [x8, #4024]
    9f18:	ldrb	w8, [x8]
    9f1c:	tbnz	w8, #3, 9f60 <scols_copy_line@@SMARTCOLS_2.25+0xcc>
    9f20:	ldr	x8, [x19, #40]
    9f24:	cbz	x8, 9ee4 <scols_copy_line@@SMARTCOLS_2.25+0x50>
    9f28:	mov	x21, xzr
    9f2c:	mov	x22, xzr
    9f30:	ldr	x8, [x19, #32]
    9f34:	ldr	x9, [x20, #32]
    9f38:	add	x0, x8, x21
    9f3c:	add	x1, x9, x21
    9f40:	bl	7730 <scols_cell_copy_content@plt>
    9f44:	cbnz	w0, 9ed8 <scols_copy_line@@SMARTCOLS_2.25+0x44>
    9f48:	ldr	x8, [x19, #40]
    9f4c:	add	x22, x22, #0x1
    9f50:	add	x21, x21, #0x20
    9f54:	cmp	x22, x8
    9f58:	b.cc	9f30 <scols_copy_line@@SMARTCOLS_2.25+0x9c>  // b.lo, b.ul, b.last
    9f5c:	b	9ee4 <scols_copy_line@@SMARTCOLS_2.25+0x50>
    9f60:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9f64:	ldr	x8, [x8, #4016]
    9f68:	ldr	x21, [x8]
    9f6c:	bl	7860 <getpid@plt>
    9f70:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9f74:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9f78:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9f7c:	mov	w2, w0
    9f80:	add	x1, x1, #0xd83
    9f84:	add	x3, x3, #0xd91
    9f88:	add	x4, x4, #0xdd9
    9f8c:	mov	x0, x21
    9f90:	bl	8350 <fprintf@plt>
    9f94:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    9f98:	add	x1, x1, #0xda3
    9f9c:	mov	x0, x20
    9fa0:	bl	94bc <scols_new_line@@SMARTCOLS_2.25+0xb0>
    9fa4:	ldr	x8, [x19, #40]
    9fa8:	cbnz	x8, 9f28 <scols_copy_line@@SMARTCOLS_2.25+0x94>
    9fac:	b	9ee4 <scols_copy_line@@SMARTCOLS_2.25+0x50>
    9fb0:	str	x0, [x1, #8]
    9fb4:	str	x1, [x0]
    9fb8:	ret
    9fbc:	str	x0, [x2, #8]
    9fc0:	stp	x2, x1, [x0]
    9fc4:	str	x0, [x1]
    9fc8:	ret

0000000000009fcc <scols_new_table@@SMARTCOLS_2.25>:
    9fcc:	stp	x29, x30, [sp, #-48]!
    9fd0:	mov	w0, #0x1                   	// #1
    9fd4:	mov	w1, #0x100                 	// #256
    9fd8:	str	x21, [sp, #16]
    9fdc:	stp	x20, x19, [sp, #32]
    9fe0:	mov	x29, sp
    9fe4:	mov	w20, #0x1                   	// #1
    9fe8:	bl	7a90 <calloc@plt>
    9fec:	mov	x19, x0
    9ff0:	cbz	x0, a074 <scols_new_table@@SMARTCOLS_2.25+0xa8>
    9ff4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    9ff8:	ldr	x8, [x8, #4032]
    9ffc:	add	x0, x29, #0x1c
    a000:	add	x1, x29, #0x18
    a004:	str	w20, [x19]
    a008:	ldr	x8, [x8]
    a00c:	str	x8, [x19, #72]
    a010:	bl	1ad74 <scols_init_debug@@SMARTCOLS_2.25+0x76e4>
    a014:	add	x11, x19, #0x70
    a018:	ldp	w10, w8, [x29, #24]
    a01c:	stp	x11, x11, [x19, #112]
    a020:	add	x11, x19, #0x60
    a024:	stp	x11, x11, [x19, #96]
    a028:	adrp	x21, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a02c:	ldr	x21, [x21, #4024]
    a030:	mov	w9, #0x50                  	// #80
    a034:	cmp	w8, #0x0
    a038:	mov	w11, #0x18                  	// #24
    a03c:	csel	w8, w8, w9, gt
    a040:	cmp	w10, #0x0
    a044:	csel	w9, w10, w11, gt
    a048:	ldrb	w10, [x21]
    a04c:	sxtw	x8, w8
    a050:	sxtw	x9, w9
    a054:	stp	x8, x9, [x19, #40]
    a058:	add	x8, x19, #0x80
    a05c:	stp	x8, x8, [x19, #128]
    a060:	tbnz	w10, #4, a088 <scols_new_table@@SMARTCOLS_2.25+0xbc>
    a064:	ldrb	w8, [x21]
    a068:	tbz	w8, #1, a074 <scols_new_table@@SMARTCOLS_2.25+0xa8>
    a06c:	mov	x0, x19
    a070:	bl	a1a0 <scols_new_table@@SMARTCOLS_2.25+0x1d4>
    a074:	mov	x0, x19
    a078:	ldp	x20, x19, [sp, #32]
    a07c:	ldr	x21, [sp, #16]
    a080:	ldp	x29, x30, [sp], #48
    a084:	ret
    a088:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a08c:	ldr	x8, [x8, #4016]
    a090:	ldr	x20, [x8]
    a094:	bl	7860 <getpid@plt>
    a098:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a09c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a0a0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a0a4:	mov	w2, w0
    a0a8:	add	x1, x1, #0xd83
    a0ac:	add	x3, x3, #0xd91
    a0b0:	add	x4, x4, #0xe2e
    a0b4:	mov	x0, x20
    a0b8:	bl	8350 <fprintf@plt>
    a0bc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a0c0:	add	x1, x1, #0xdb5
    a0c4:	mov	x0, x19
    a0c8:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    a0cc:	ldrb	w8, [x21]
    a0d0:	tbnz	w8, #1, a06c <scols_new_table@@SMARTCOLS_2.25+0xa0>
    a0d4:	b	a074 <scols_new_table@@SMARTCOLS_2.25+0xa8>
    a0d8:	sub	sp, sp, #0x120
    a0dc:	stp	x29, x30, [sp, #240]
    a0e0:	add	x29, sp, #0xf0
    a0e4:	str	x28, [sp, #256]
    a0e8:	stp	x20, x19, [sp, #272]
    a0ec:	stp	x2, x3, [x29, #-112]
    a0f0:	stp	x4, x5, [x29, #-96]
    a0f4:	stp	x6, x7, [x29, #-80]
    a0f8:	stp	q1, q2, [sp, #16]
    a0fc:	stp	q3, q4, [sp, #48]
    a100:	str	q0, [sp]
    a104:	stp	q5, q6, [sp, #80]
    a108:	str	q7, [sp, #112]
    a10c:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a110:	ldr	x20, [x20, #4016]
    a114:	mov	x19, x1
    a118:	cbz	x0, a144 <scols_new_table@@SMARTCOLS_2.25+0x178>
    a11c:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a120:	ldr	x9, [x9, #4024]
    a124:	ldrb	w9, [x9, #3]
    a128:	tbnz	w9, #0, a144 <scols_new_table@@SMARTCOLS_2.25+0x178>
    a12c:	mov	x8, x0
    a130:	ldr	x0, [x20]
    a134:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a138:	add	x1, x1, #0xda8
    a13c:	mov	x2, x8
    a140:	bl	8350 <fprintf@plt>
    a144:	mov	x8, #0xffffffffffffffd0    	// #-48
    a148:	mov	x10, sp
    a14c:	sub	x11, x29, #0x70
    a150:	movk	x8, #0xff80, lsl #32
    a154:	add	x9, x29, #0x30
    a158:	add	x10, x10, #0x80
    a15c:	add	x11, x11, #0x30
    a160:	stp	x10, x8, [x29, #-16]
    a164:	stp	x9, x11, [x29, #-32]
    a168:	ldp	q0, q1, [x29, #-32]
    a16c:	ldr	x0, [x20]
    a170:	sub	x2, x29, #0x40
    a174:	mov	x1, x19
    a178:	stp	q0, q1, [x29, #-64]
    a17c:	bl	81f0 <vfprintf@plt>
    a180:	ldr	x1, [x20]
    a184:	mov	w0, #0xa                   	// #10
    a188:	bl	7700 <fputc@plt>
    a18c:	ldp	x20, x19, [sp, #272]
    a190:	ldr	x28, [sp, #256]
    a194:	ldp	x29, x30, [sp, #240]
    a198:	add	sp, sp, #0x120
    a19c:	ret
    a1a0:	stp	x29, x30, [sp, #-48]!
    a1a4:	str	x21, [sp, #16]
    a1a8:	stp	x20, x19, [sp, #32]
    a1ac:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a1b0:	ldr	x8, [x8, #4024]
    a1b4:	mov	x29, sp
    a1b8:	ldr	w21, [x8]
    a1bc:	cbz	w21, a264 <scols_new_table@@SMARTCOLS_2.25+0x298>
    a1c0:	mov	x19, x0
    a1c4:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    a1c8:	add	x0, x0, #0x13a
    a1cc:	bl	8250 <getenv@plt>
    a1d0:	cbz	x0, a20c <scols_new_table@@SMARTCOLS_2.25+0x240>
    a1d4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    a1d8:	add	x1, x1, #0xee0
    a1dc:	mov	x20, x0
    a1e0:	bl	7cf0 <strcmp@plt>
    a1e4:	cbz	w0, a1fc <scols_new_table@@SMARTCOLS_2.25+0x230>
    a1e8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    a1ec:	add	x1, x1, #0x8e7
    a1f0:	mov	x0, x20
    a1f4:	bl	7cf0 <strcmp@plt>
    a1f8:	cbnz	w0, a20c <scols_new_table@@SMARTCOLS_2.25+0x240>
    a1fc:	tbnz	w21, #1, a21c <scols_new_table@@SMARTCOLS_2.25+0x250>
    a200:	ldrh	w8, [x19, #248]
    a204:	orr	w8, w8, #0x8
    a208:	strh	w8, [x19, #248]
    a20c:	ldp	x20, x19, [sp, #32]
    a210:	ldr	x21, [sp, #16]
    a214:	ldp	x29, x30, [sp], #48
    a218:	ret
    a21c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a220:	ldr	x8, [x8, #4016]
    a224:	ldr	x20, [x8]
    a228:	bl	7860 <getpid@plt>
    a22c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a230:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a234:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    a238:	mov	w2, w0
    a23c:	add	x1, x1, #0xd83
    a240:	add	x3, x3, #0xd91
    a244:	add	x4, x4, #0x155
    a248:	mov	x0, x20
    a24c:	bl	8350 <fprintf@plt>
    a250:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    a254:	add	x1, x1, #0x15a
    a258:	mov	x0, x19
    a25c:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    a260:	b	a200 <scols_new_table@@SMARTCOLS_2.25+0x234>
    a264:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    a268:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a26c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    a270:	add	x0, x0, #0xf0
    a274:	add	x1, x1, #0xeb6
    a278:	add	x3, x3, #0x108
    a27c:	mov	w2, #0x35                  	// #53
    a280:	bl	8210 <__assert_fail@plt>

000000000000a284 <scols_ref_table@@SMARTCOLS_2.25>:
    a284:	cbz	x0, a294 <scols_ref_table@@SMARTCOLS_2.25+0x10>
    a288:	ldr	w8, [x0]
    a28c:	add	w8, w8, #0x1
    a290:	str	w8, [x0]
    a294:	ret

000000000000a298 <scols_unref_table@@SMARTCOLS_2.25>:
    a298:	stp	x29, x30, [sp, #-48]!
    a29c:	str	x21, [sp, #16]
    a2a0:	stp	x20, x19, [sp, #32]
    a2a4:	mov	x29, sp
    a2a8:	cbz	x0, a328 <scols_unref_table@@SMARTCOLS_2.25+0x90>
    a2ac:	ldr	w8, [x0]
    a2b0:	mov	x19, x0
    a2b4:	subs	w8, w8, #0x1
    a2b8:	str	w8, [x0]
    a2bc:	b.gt	a328 <scols_unref_table@@SMARTCOLS_2.25+0x90>
    a2c0:	adrp	x21, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a2c4:	ldr	x21, [x21, #4024]
    a2c8:	ldrb	w8, [x21]
    a2cc:	tbnz	w8, #4, a338 <scols_unref_table@@SMARTCOLS_2.25+0xa0>
    a2d0:	mov	x0, x19
    a2d4:	bl	a3bc <scols_unref_table@@SMARTCOLS_2.25+0x124>
    a2d8:	mov	x0, x19
    a2dc:	bl	8000 <scols_table_remove_lines@plt>
    a2e0:	mov	x0, x19
    a2e4:	bl	7cb0 <scols_table_remove_columns@plt>
    a2e8:	ldr	x0, [x19, #176]
    a2ec:	bl	7530 <scols_unref_symbols@plt>
    a2f0:	add	x0, x19, #0xb8
    a2f4:	bl	7e30 <scols_reset_cell@plt>
    a2f8:	ldr	x0, [x19, #144]
    a2fc:	bl	7d90 <free@plt>
    a300:	ldr	x0, [x19, #88]
    a304:	bl	7d90 <free@plt>
    a308:	ldr	x0, [x19, #80]
    a30c:	bl	7d90 <free@plt>
    a310:	ldr	x0, [x19, #8]
    a314:	bl	7d90 <free@plt>
    a318:	mov	x0, x19
    a31c:	bl	7d90 <free@plt>
    a320:	ldrb	w8, [x21]
    a324:	tbnz	w8, #4, a380 <scols_unref_table@@SMARTCOLS_2.25+0xe8>
    a328:	ldp	x20, x19, [sp, #32]
    a32c:	ldr	x21, [sp, #16]
    a330:	ldp	x29, x30, [sp], #48
    a334:	ret
    a338:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a33c:	ldr	x8, [x8, #4016]
    a340:	ldr	x20, [x8]
    a344:	bl	7860 <getpid@plt>
    a348:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a34c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a350:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a354:	mov	w2, w0
    a358:	add	x1, x1, #0xd83
    a35c:	add	x3, x3, #0xd91
    a360:	add	x4, x4, #0xe2e
    a364:	mov	x0, x20
    a368:	bl	8350 <fprintf@plt>
    a36c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a370:	add	x1, x1, #0xe32
    a374:	mov	x0, x19
    a378:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    a37c:	b	a2d0 <scols_unref_table@@SMARTCOLS_2.25+0x38>
    a380:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a384:	ldr	x8, [x8, #4016]
    a388:	ldr	x19, [x8]
    a38c:	bl	7860 <getpid@plt>
    a390:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a394:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a398:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a39c:	mov	w2, w0
    a3a0:	add	x1, x1, #0xd83
    a3a4:	add	x3, x3, #0xd91
    a3a8:	add	x4, x4, #0xe2e
    a3ac:	mov	x0, x19
    a3b0:	bl	8350 <fprintf@plt>
    a3b4:	bl	a578 <scols_table_remove_columns@@SMARTCOLS_2.25+0xb4>
    a3b8:	b	a328 <scols_unref_table@@SMARTCOLS_2.25+0x90>
    a3bc:	stp	x29, x30, [sp, #-32]!
    a3c0:	stp	x20, x19, [sp, #16]
    a3c4:	mov	x29, sp
    a3c8:	add	x19, x0, #0x80
    a3cc:	mov	x0, x19
    a3d0:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a3d4:	cbnz	w0, a3fc <scols_unref_table@@SMARTCOLS_2.25+0x164>
    a3d8:	ldr	x8, [x19]
    a3dc:	sub	x20, x8, #0x30
    a3e0:	mov	x0, x20
    a3e4:	bl	11710 <scols_get_library_version@@SMARTCOLS_2.25+0x169c>
    a3e8:	mov	x0, x20
    a3ec:	bl	11900 <scols_get_library_version@@SMARTCOLS_2.25+0x188c>
    a3f0:	mov	x0, x20
    a3f4:	bl	11a00 <scols_get_library_version@@SMARTCOLS_2.25+0x198c>
    a3f8:	b	a3cc <scols_unref_table@@SMARTCOLS_2.25+0x134>
    a3fc:	ldp	x20, x19, [sp, #16]
    a400:	ldp	x29, x30, [sp], #32
    a404:	ret

000000000000a408 <scols_table_remove_lines@@SMARTCOLS_2.25>:
    a408:	stp	x29, x30, [sp, #-48]!
    a40c:	str	x21, [sp, #16]
    a410:	stp	x20, x19, [sp, #32]
    a414:	mov	x29, sp
    a418:	cbz	x0, a46c <scols_table_remove_lines@@SMARTCOLS_2.25+0x64>
    a41c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a420:	ldr	x8, [x8, #4024]
    a424:	mov	x19, x0
    a428:	ldrb	w8, [x8]
    a42c:	tbnz	w8, #4, a47c <scols_table_remove_lines@@SMARTCOLS_2.25+0x74>
    a430:	add	x20, x19, #0x70
    a434:	b	a444 <scols_table_remove_lines@@SMARTCOLS_2.25+0x3c>
    a438:	mov	x0, x19
    a43c:	mov	x1, x21
    a440:	bl	7490 <scols_table_remove_line@plt>
    a444:	mov	x0, x20
    a448:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a44c:	cbnz	w0, a46c <scols_table_remove_lines@@SMARTCOLS_2.25+0x64>
    a450:	ldr	x8, [x20]
    a454:	ldr	x0, [x8, #64]
    a458:	sub	x21, x8, #0x30
    a45c:	cbz	x0, a438 <scols_table_remove_lines@@SMARTCOLS_2.25+0x30>
    a460:	mov	x1, x21
    a464:	bl	7ed0 <scols_line_remove_child@plt>
    a468:	b	a438 <scols_table_remove_lines@@SMARTCOLS_2.25+0x30>
    a46c:	ldp	x20, x19, [sp, #32]
    a470:	ldr	x21, [sp, #16]
    a474:	ldp	x29, x30, [sp], #48
    a478:	ret
    a47c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a480:	ldr	x8, [x8, #4016]
    a484:	ldr	x20, [x8]
    a488:	bl	7860 <getpid@plt>
    a48c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a490:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a494:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a498:	mov	w2, w0
    a49c:	add	x1, x1, #0xd83
    a4a0:	add	x3, x3, #0xd91
    a4a4:	add	x4, x4, #0xe2e
    a4a8:	mov	x0, x20
    a4ac:	bl	8350 <fprintf@plt>
    a4b0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a4b4:	add	x1, x1, #0xf56
    a4b8:	mov	x0, x19
    a4bc:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    a4c0:	b	a430 <scols_table_remove_lines@@SMARTCOLS_2.25+0x28>

000000000000a4c4 <scols_table_remove_columns@@SMARTCOLS_2.25>:
    a4c4:	stp	x29, x30, [sp, #-32]!
    a4c8:	stp	x20, x19, [sp, #16]
    a4cc:	mov	x29, sp
    a4d0:	cbz	x0, a518 <scols_table_remove_columns@@SMARTCOLS_2.25+0x54>
    a4d4:	mov	x19, x0
    a4d8:	add	x0, x0, #0x70
    a4dc:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a4e0:	cbz	w0, a518 <scols_table_remove_columns@@SMARTCOLS_2.25+0x54>
    a4e4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a4e8:	ldr	x8, [x8, #4024]
    a4ec:	ldrb	w8, [x8]
    a4f0:	tbnz	w8, #4, a530 <scols_table_remove_columns@@SMARTCOLS_2.25+0x6c>
    a4f4:	add	x20, x19, #0x60
    a4f8:	mov	x0, x20
    a4fc:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a500:	cbnz	w0, a520 <scols_table_remove_columns@@SMARTCOLS_2.25+0x5c>
    a504:	ldr	x8, [x19, #96]
    a508:	mov	x0, x19
    a50c:	sub	x1, x8, #0xc8
    a510:	bl	83c0 <scols_table_remove_column@plt>
    a514:	b	a4f8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x34>
    a518:	mov	w0, #0xffffffea            	// #-22
    a51c:	b	a524 <scols_table_remove_columns@@SMARTCOLS_2.25+0x60>
    a520:	mov	w0, wzr
    a524:	ldp	x20, x19, [sp, #16]
    a528:	ldp	x29, x30, [sp], #32
    a52c:	ret
    a530:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a534:	ldr	x8, [x8, #4016]
    a538:	ldr	x20, [x8]
    a53c:	bl	7860 <getpid@plt>
    a540:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a544:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a548:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a54c:	mov	w2, w0
    a550:	add	x1, x1, #0xd83
    a554:	add	x3, x3, #0xd91
    a558:	add	x4, x4, #0xe2e
    a55c:	mov	x0, x20
    a560:	bl	8350 <fprintf@plt>
    a564:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a568:	add	x1, x1, #0xe5e
    a56c:	mov	x0, x19
    a570:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    a574:	b	a4f4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x30>
    a578:	sub	sp, sp, #0x120
    a57c:	stp	x29, x30, [sp, #256]
    a580:	add	x29, sp, #0x100
    a584:	stp	x28, x19, [sp, #272]
    a588:	stp	x1, x2, [x29, #-120]
    a58c:	stp	x3, x4, [x29, #-104]
    a590:	stp	x5, x6, [x29, #-88]
    a594:	stur	x7, [x29, #-72]
    a598:	stp	q0, q1, [sp]
    a59c:	stp	q2, q3, [sp, #32]
    a5a0:	stp	q4, q5, [sp, #64]
    a5a4:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a5a8:	ldr	x19, [x19, #4016]
    a5ac:	mov	x8, #0xffffffffffffffc8    	// #-56
    a5b0:	mov	x9, sp
    a5b4:	sub	x10, x29, #0x78
    a5b8:	movk	x8, #0xff80, lsl #32
    a5bc:	add	x11, x29, #0x20
    a5c0:	add	x9, x9, #0x80
    a5c4:	add	x10, x10, #0x38
    a5c8:	stp	x9, x8, [x29, #-16]
    a5cc:	stp	x11, x10, [x29, #-32]
    a5d0:	ldr	x0, [x19]
    a5d4:	ldp	q0, q1, [x29, #-32]
    a5d8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a5dc:	add	x1, x1, #0xe3d
    a5e0:	sub	x2, x29, #0x40
    a5e4:	stp	q6, q7, [sp, #96]
    a5e8:	stp	q0, q1, [x29, #-64]
    a5ec:	bl	81f0 <vfprintf@plt>
    a5f0:	ldr	x1, [x19]
    a5f4:	mov	w0, #0xa                   	// #10
    a5f8:	bl	7700 <fputc@plt>
    a5fc:	ldp	x28, x19, [sp, #272]
    a600:	ldp	x29, x30, [sp, #256]
    a604:	add	sp, sp, #0x120
    a608:	ret
    a60c:	mov	x8, x0
    a610:	mov	w0, #0xffffffea            	// #-22
    a614:	cbz	x8, a67c <scols_table_remove_columns@@SMARTCOLS_2.25+0x1b8>
    a618:	cbz	x1, a67c <scols_table_remove_columns@@SMARTCOLS_2.25+0x1b8>
    a61c:	cbz	x2, a67c <scols_table_remove_columns@@SMARTCOLS_2.25+0x1b8>
    a620:	str	xzr, [x2]
    a624:	ldr	x9, [x1, #8]
    a628:	cbnz	x9, a648 <scols_table_remove_columns@@SMARTCOLS_2.25+0x184>
    a62c:	ldr	w9, [x1, #16]
    a630:	add	x10, x8, #0x80
    a634:	add	x8, x8, #0x88
    a638:	cmp	w9, #0x0
    a63c:	csel	x8, x10, x8, eq  // eq = none
    a640:	ldr	x8, [x8]
    a644:	stp	x8, x10, [x1]
    a648:	ldp	x8, x9, [x1]
    a64c:	cmp	x8, x9
    a650:	b.eq	a680 <scols_table_remove_columns@@SMARTCOLS_2.25+0x1bc>  // b.none
    a654:	sub	x8, x8, #0x30
    a658:	str	x8, [x2]
    a65c:	ldr	x8, [x1]
    a660:	ldr	w9, [x1, #16]
    a664:	mov	w0, wzr
    a668:	add	x10, x8, #0x8
    a66c:	cmp	w9, #0x0
    a670:	csel	x8, x8, x10, eq  // eq = none
    a674:	ldr	x8, [x8]
    a678:	str	x8, [x1]
    a67c:	ret
    a680:	mov	w0, #0x1                   	// #1
    a684:	ret

000000000000a688 <scols_table_set_name@@SMARTCOLS_2.27>:
    a688:	stp	x29, x30, [sp, #-16]!
    a68c:	mov	x2, x1
    a690:	mov	w1, #0x8                   	// #8
    a694:	mov	x29, sp
    a698:	bl	a6a4 <scols_table_set_name@@SMARTCOLS_2.27+0x1c>
    a69c:	ldp	x29, x30, [sp], #16
    a6a0:	ret
    a6a4:	stp	x29, x30, [sp, #-48]!
    a6a8:	str	x21, [sp, #16]
    a6ac:	stp	x20, x19, [sp, #32]
    a6b0:	mov	x29, sp
    a6b4:	cbz	x0, a6dc <scols_table_set_name@@SMARTCOLS_2.27+0x54>
    a6b8:	mov	x19, x1
    a6bc:	mov	x20, x0
    a6c0:	cbz	x2, a6e4 <scols_table_set_name@@SMARTCOLS_2.27+0x5c>
    a6c4:	mov	x0, x2
    a6c8:	bl	7b50 <strdup@plt>
    a6cc:	mov	x21, x0
    a6d0:	cbnz	x0, a6e8 <scols_table_set_name@@SMARTCOLS_2.27+0x60>
    a6d4:	mov	w0, #0xfffffff4            	// #-12
    a6d8:	b	a6f8 <scols_table_set_name@@SMARTCOLS_2.27+0x70>
    a6dc:	mov	w0, #0xffffffea            	// #-22
    a6e0:	b	a6f8 <scols_table_set_name@@SMARTCOLS_2.27+0x70>
    a6e4:	mov	x21, xzr
    a6e8:	ldr	x0, [x20, x19]
    a6ec:	bl	7d90 <free@plt>
    a6f0:	mov	w0, wzr
    a6f4:	str	x21, [x20, x19]
    a6f8:	ldp	x20, x19, [sp, #32]
    a6fc:	ldr	x21, [sp, #16]
    a700:	ldp	x29, x30, [sp], #48
    a704:	ret

000000000000a708 <scols_table_get_name@@SMARTCOLS_2.29>:
    a708:	ldr	x0, [x0, #8]
    a70c:	ret

000000000000a710 <scols_table_get_title@@SMARTCOLS_2.28>:
    a710:	add	x0, x0, #0xb8
    a714:	ret

000000000000a718 <scols_table_add_column@@SMARTCOLS_2.25>:
    a718:	sub	sp, sp, #0x50
    a71c:	stp	x20, x19, [sp, #64]
    a720:	mov	x19, x0
    a724:	mov	w0, #0xffffffea            	// #-22
    a728:	stp	x29, x30, [sp, #32]
    a72c:	stp	x22, x21, [sp, #48]
    a730:	add	x29, sp, #0x20
    a734:	cbz	x19, a74c <scols_table_add_column@@SMARTCOLS_2.25+0x34>
    a738:	mov	x20, x1
    a73c:	cbz	x1, a74c <scols_table_add_column@@SMARTCOLS_2.25+0x34>
    a740:	ldr	x8, [x20, #216]
    a744:	cbz	x8, a760 <scols_table_add_column@@SMARTCOLS_2.25+0x48>
    a748:	mov	w0, #0xffffffea            	// #-22
    a74c:	ldp	x20, x19, [sp, #64]
    a750:	ldp	x22, x21, [sp, #48]
    a754:	ldp	x29, x30, [sp, #32]
    a758:	add	sp, sp, #0x50
    a75c:	ret
    a760:	add	x21, x20, #0xc8
    a764:	mov	x0, x21
    a768:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a76c:	cbz	w0, a748 <scols_table_add_column@@SMARTCOLS_2.25+0x30>
    a770:	ldrb	w8, [x20, #80]
    a774:	tbz	w8, #1, a784 <scols_table_add_column@@SMARTCOLS_2.25+0x6c>
    a778:	ldr	x8, [x19, #24]
    a77c:	add	x8, x8, #0x1
    a780:	str	x8, [x19, #24]
    a784:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a788:	ldr	x8, [x8, #4024]
    a78c:	ldrb	w8, [x8]
    a790:	tbnz	w8, #4, a804 <scols_table_add_column@@SMARTCOLS_2.25+0xec>
    a794:	add	x1, x19, #0x60
    a798:	mov	x0, x21
    a79c:	bl	a85c <scols_table_add_column@@SMARTCOLS_2.25+0x144>
    a7a0:	ldr	x8, [x19, #16]
    a7a4:	mov	x0, x20
    a7a8:	add	x9, x8, #0x1
    a7ac:	str	x9, [x19, #16]
    a7b0:	str	x8, [x20, #8]
    a7b4:	str	x19, [x20, #216]
    a7b8:	bl	82b0 <scols_ref_column@plt>
    a7bc:	add	x0, x19, #0x70
    a7c0:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a7c4:	cbz	w0, a7d0 <scols_table_add_column@@SMARTCOLS_2.25+0xb8>
    a7c8:	mov	w0, wzr
    a7cc:	b	a74c <scols_table_add_column@@SMARTCOLS_2.25+0x34>
    a7d0:	add	x0, sp, #0x8
    a7d4:	mov	w1, wzr
    a7d8:	bl	75c0 <scols_reset_iter@plt>
    a7dc:	add	x1, sp, #0x8
    a7e0:	mov	x2, sp
    a7e4:	mov	x0, x19
    a7e8:	bl	7f60 <scols_table_next_line@plt>
    a7ec:	cbnz	w0, a7c8 <scols_table_add_column@@SMARTCOLS_2.25+0xb0>
    a7f0:	ldr	x0, [sp]
    a7f4:	ldr	x1, [x19, #16]
    a7f8:	bl	7810 <scols_line_alloc_cells@plt>
    a7fc:	cbz	w0, a7dc <scols_table_add_column@@SMARTCOLS_2.25+0xc4>
    a800:	b	a74c <scols_table_add_column@@SMARTCOLS_2.25+0x34>
    a804:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a808:	ldr	x8, [x8, #4016]
    a80c:	ldr	x22, [x8]
    a810:	bl	7860 <getpid@plt>
    a814:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a818:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a81c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a820:	mov	w2, w0
    a824:	add	x1, x1, #0xd83
    a828:	add	x3, x3, #0xd91
    a82c:	add	x4, x4, #0xe2e
    a830:	mov	x0, x22
    a834:	bl	8350 <fprintf@plt>
    a838:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a83c:	add	x1, x1, #0xe45
    a840:	mov	x0, x19
    a844:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    a848:	b	a794 <scols_table_add_column@@SMARTCOLS_2.25+0x7c>
    a84c:	ldr	x8, [x0]
    a850:	cmp	x8, x0
    a854:	cset	w0, eq  // eq = none
    a858:	ret
    a85c:	stp	x29, x30, [sp, #-16]!
    a860:	mov	x2, x1
    a864:	ldr	x1, [x1, #8]
    a868:	mov	x29, sp
    a86c:	bl	c754 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    a870:	ldp	x29, x30, [sp], #16
    a874:	ret

000000000000a878 <scols_table_next_line@@SMARTCOLS_2.25>:
    a878:	mov	x8, x0
    a87c:	mov	w0, #0xffffffea            	// #-22
    a880:	cbz	x8, a8e8 <scols_table_next_line@@SMARTCOLS_2.25+0x70>
    a884:	cbz	x1, a8e8 <scols_table_next_line@@SMARTCOLS_2.25+0x70>
    a888:	cbz	x2, a8e8 <scols_table_next_line@@SMARTCOLS_2.25+0x70>
    a88c:	str	xzr, [x2]
    a890:	ldr	x9, [x1, #8]
    a894:	cbnz	x9, a8b4 <scols_table_next_line@@SMARTCOLS_2.25+0x3c>
    a898:	ldr	w9, [x1, #16]
    a89c:	add	x10, x8, #0x70
    a8a0:	add	x8, x8, #0x78
    a8a4:	cmp	w9, #0x0
    a8a8:	csel	x8, x10, x8, eq  // eq = none
    a8ac:	ldr	x8, [x8]
    a8b0:	stp	x8, x10, [x1]
    a8b4:	ldp	x8, x9, [x1]
    a8b8:	cmp	x8, x9
    a8bc:	b.eq	a8ec <scols_table_next_line@@SMARTCOLS_2.25+0x74>  // b.none
    a8c0:	sub	x8, x8, #0x30
    a8c4:	str	x8, [x2]
    a8c8:	ldr	x8, [x1]
    a8cc:	ldr	w9, [x1, #16]
    a8d0:	mov	w0, wzr
    a8d4:	add	x10, x8, #0x8
    a8d8:	cmp	w9, #0x0
    a8dc:	csel	x8, x8, x10, eq  // eq = none
    a8e0:	ldr	x8, [x8]
    a8e4:	str	x8, [x1]
    a8e8:	ret
    a8ec:	mov	w0, #0x1                   	// #1
    a8f0:	ret

000000000000a8f4 <scols_table_remove_column@@SMARTCOLS_2.25>:
    a8f4:	stp	x29, x30, [sp, #-48]!
    a8f8:	stp	x20, x19, [sp, #32]
    a8fc:	mov	x20, x0
    a900:	mov	w0, #0xffffffea            	// #-22
    a904:	str	x21, [sp, #16]
    a908:	mov	x29, sp
    a90c:	cbz	x20, a974 <scols_table_remove_column@@SMARTCOLS_2.25+0x80>
    a910:	mov	x19, x1
    a914:	cbz	x1, a974 <scols_table_remove_column@@SMARTCOLS_2.25+0x80>
    a918:	add	x0, x20, #0x70
    a91c:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a920:	cbz	w0, a970 <scols_table_remove_column@@SMARTCOLS_2.25+0x7c>
    a924:	ldrb	w8, [x19, #80]
    a928:	tbz	w8, #1, a938 <scols_table_remove_column@@SMARTCOLS_2.25+0x44>
    a92c:	ldr	x8, [x20, #24]
    a930:	sub	x8, x8, #0x1
    a934:	str	x8, [x20, #24]
    a938:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a93c:	ldr	x8, [x8, #4024]
    a940:	ldrb	w8, [x8]
    a944:	tbnz	w8, #4, a984 <scols_table_remove_column@@SMARTCOLS_2.25+0x90>
    a948:	add	x0, x19, #0xc8
    a94c:	bl	a9cc <scols_table_remove_column@@SMARTCOLS_2.25+0xd8>
    a950:	ldr	x8, [x20, #16]
    a954:	mov	x0, x19
    a958:	sub	x8, x8, #0x1
    a95c:	str	x8, [x20, #16]
    a960:	str	xzr, [x19, #216]
    a964:	bl	82d0 <scols_unref_column@plt>
    a968:	mov	w0, wzr
    a96c:	b	a974 <scols_table_remove_column@@SMARTCOLS_2.25+0x80>
    a970:	mov	w0, #0xffffffea            	// #-22
    a974:	ldp	x20, x19, [sp, #32]
    a978:	ldr	x21, [sp, #16]
    a97c:	ldp	x29, x30, [sp], #48
    a980:	ret
    a984:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    a988:	ldr	x8, [x8, #4016]
    a98c:	ldr	x21, [x8]
    a990:	bl	7860 <getpid@plt>
    a994:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a998:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a99c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a9a0:	mov	w2, w0
    a9a4:	add	x1, x1, #0xd83
    a9a8:	add	x3, x3, #0xd91
    a9ac:	add	x4, x4, #0xe2e
    a9b0:	mov	x0, x21
    a9b4:	bl	8350 <fprintf@plt>
    a9b8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    a9bc:	add	x1, x1, #0xe50
    a9c0:	mov	x0, x20
    a9c4:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    a9c8:	b	a948 <scols_table_remove_column@@SMARTCOLS_2.25+0x54>
    a9cc:	stp	x29, x30, [sp, #-32]!
    a9d0:	str	x19, [sp, #16]
    a9d4:	mov	x19, x0
    a9d8:	ldr	x0, [x0, #8]
    a9dc:	ldr	x1, [x19]
    a9e0:	mov	x29, sp
    a9e4:	bl	c764 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18>
    a9e8:	stp	x19, x19, [x19]
    a9ec:	ldr	x19, [sp, #16]
    a9f0:	ldp	x29, x30, [sp], #32
    a9f4:	ret

000000000000a9f8 <scols_table_move_column@@SMARTCOLS_2.30>:
    a9f8:	sub	sp, sp, #0x60
    a9fc:	stp	x20, x19, [sp, #80]
    aa00:	mov	x20, x0
    aa04:	mov	w0, #0xffffffea            	// #-22
    aa08:	stp	x29, x30, [sp, #48]
    aa0c:	stp	x22, x21, [sp, #64]
    aa10:	add	x29, sp, #0x30
    aa14:	cbz	x20, ab18 <scols_table_move_column@@SMARTCOLS_2.30+0x120>
    aa18:	mov	x19, x2
    aa1c:	cbz	x2, ab18 <scols_table_move_column@@SMARTCOLS_2.30+0x120>
    aa20:	mov	x21, x1
    aa24:	cbz	x1, aa3c <scols_table_move_column@@SMARTCOLS_2.30+0x44>
    aa28:	ldr	x8, [x21, #8]
    aa2c:	ldr	x9, [x19, #8]
    aa30:	add	x8, x8, #0x1
    aa34:	cmp	x8, x9
    aa38:	b.eq	ab14 <scols_table_move_column@@SMARTCOLS_2.30+0x11c>  // b.none
    aa3c:	cbnz	x21, aa48 <scols_table_move_column@@SMARTCOLS_2.30+0x50>
    aa40:	ldr	x8, [x19, #8]
    aa44:	cbz	x8, ab14 <scols_table_move_column@@SMARTCOLS_2.30+0x11c>
    aa48:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    aa4c:	ldr	x8, [x8, #4024]
    aa50:	ldrb	w8, [x8]
    aa54:	tbnz	w8, #4, ab2c <scols_table_move_column@@SMARTCOLS_2.30+0x134>
    aa58:	add	x22, x19, #0xc8
    aa5c:	mov	x0, x22
    aa60:	bl	a9cc <scols_table_remove_column@@SMARTCOLS_2.25+0xd8>
    aa64:	add	x8, x21, #0xc8
    aa68:	add	x9, x20, #0x60
    aa6c:	cmp	x21, #0x0
    aa70:	csel	x1, x8, x9, ne  // ne = any
    aa74:	mov	x0, x22
    aa78:	bl	ab88 <scols_table_move_column@@SMARTCOLS_2.30+0x190>
    aa7c:	ldr	x21, [x19, #8]
    aa80:	add	x0, sp, #0x18
    aa84:	mov	w1, wzr
    aa88:	bl	75c0 <scols_reset_iter@plt>
    aa8c:	add	x1, sp, #0x18
    aa90:	add	x2, sp, #0x10
    aa94:	mov	x0, x20
    aa98:	bl	80c0 <scols_table_next_column@plt>
    aa9c:	cbnz	w0, aac8 <scols_table_move_column@@SMARTCOLS_2.30+0xd0>
    aaa0:	mov	x8, xzr
    aaa4:	ldr	x9, [sp, #16]
    aaa8:	add	x1, sp, #0x18
    aaac:	add	x2, sp, #0x10
    aab0:	mov	x0, x20
    aab4:	add	x22, x8, #0x1
    aab8:	str	x8, [x9, #8]
    aabc:	bl	80c0 <scols_table_next_column@plt>
    aac0:	mov	x8, x22
    aac4:	cbz	w0, aaa4 <scols_table_move_column@@SMARTCOLS_2.30+0xac>
    aac8:	add	x0, sp, #0x18
    aacc:	mov	w1, wzr
    aad0:	bl	75c0 <scols_reset_iter@plt>
    aad4:	add	x1, sp, #0x18
    aad8:	add	x2, sp, #0x8
    aadc:	mov	x0, x20
    aae0:	bl	7f60 <scols_table_next_line@plt>
    aae4:	mov	w8, w0
    aae8:	mov	w0, wzr
    aaec:	cbnz	w8, ab18 <scols_table_move_column@@SMARTCOLS_2.30+0x120>
    aaf0:	ldr	x0, [sp, #8]
    aaf4:	ldr	x1, [x19, #8]
    aaf8:	mov	x2, x21
    aafc:	bl	9840 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x104>
    ab00:	add	x1, sp, #0x18
    ab04:	add	x2, sp, #0x8
    ab08:	mov	x0, x20
    ab0c:	bl	7f60 <scols_table_next_line@plt>
    ab10:	cbz	w0, aaf0 <scols_table_move_column@@SMARTCOLS_2.30+0xf8>
    ab14:	mov	w0, wzr
    ab18:	ldp	x20, x19, [sp, #80]
    ab1c:	ldp	x22, x21, [sp, #64]
    ab20:	ldp	x29, x30, [sp, #48]
    ab24:	add	sp, sp, #0x60
    ab28:	ret
    ab2c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ab30:	ldr	x8, [x8, #4016]
    ab34:	ldr	x22, [x8]
    ab38:	bl	7860 <getpid@plt>
    ab3c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ab40:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ab44:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ab48:	mov	w2, w0
    ab4c:	add	x1, x1, #0xd83
    ab50:	add	x3, x3, #0xd91
    ab54:	add	x4, x4, #0xe2e
    ab58:	mov	x0, x22
    ab5c:	bl	8350 <fprintf@plt>
    ab60:	ldr	x2, [x19, #8]
    ab64:	cbz	x21, ab70 <scols_table_move_column@@SMARTCOLS_2.30+0x178>
    ab68:	ldr	x3, [x21, #8]
    ab6c:	b	ab74 <scols_table_move_column@@SMARTCOLS_2.30+0x17c>
    ab70:	mov	x3, xzr
    ab74:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ab78:	add	x1, x1, #0xe71
    ab7c:	mov	x0, x20
    ab80:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    ab84:	b	aa58 <scols_table_move_column@@SMARTCOLS_2.30+0x60>
    ab88:	stp	x29, x30, [sp, #-16]!
    ab8c:	ldr	x2, [x1]
    ab90:	mov	x29, sp
    ab94:	bl	c754 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    ab98:	ldp	x29, x30, [sp], #16
    ab9c:	ret

000000000000aba0 <scols_table_next_column@@SMARTCOLS_2.25>:
    aba0:	mov	x8, x0
    aba4:	mov	w0, #0xffffffea            	// #-22
    aba8:	cbz	x8, ac10 <scols_table_next_column@@SMARTCOLS_2.25+0x70>
    abac:	cbz	x1, ac10 <scols_table_next_column@@SMARTCOLS_2.25+0x70>
    abb0:	cbz	x2, ac10 <scols_table_next_column@@SMARTCOLS_2.25+0x70>
    abb4:	str	xzr, [x2]
    abb8:	ldr	x9, [x1, #8]
    abbc:	cbnz	x9, abdc <scols_table_next_column@@SMARTCOLS_2.25+0x3c>
    abc0:	ldr	w9, [x1, #16]
    abc4:	add	x10, x8, #0x60
    abc8:	add	x8, x8, #0x68
    abcc:	cmp	w9, #0x0
    abd0:	csel	x8, x10, x8, eq  // eq = none
    abd4:	ldr	x8, [x8]
    abd8:	stp	x8, x10, [x1]
    abdc:	ldp	x8, x9, [x1]
    abe0:	cmp	x8, x9
    abe4:	b.eq	ac14 <scols_table_next_column@@SMARTCOLS_2.25+0x74>  // b.none
    abe8:	sub	x8, x8, #0xc8
    abec:	str	x8, [x2]
    abf0:	ldr	x8, [x1]
    abf4:	ldr	w9, [x1, #16]
    abf8:	mov	w0, wzr
    abfc:	add	x10, x8, #0x8
    ac00:	cmp	w9, #0x0
    ac04:	csel	x8, x8, x10, eq  // eq = none
    ac08:	ldr	x8, [x8]
    ac0c:	str	x8, [x1]
    ac10:	ret
    ac14:	mov	w0, #0x1                   	// #1
    ac18:	ret

000000000000ac1c <scols_table_new_column@@SMARTCOLS_2.25>:
    ac1c:	str	d8, [sp, #-64]!
    ac20:	stp	x29, x30, [sp, #16]
    ac24:	stp	x22, x21, [sp, #32]
    ac28:	stp	x20, x19, [sp, #48]
    ac2c:	mov	x29, sp
    ac30:	cbz	x0, aca8 <scols_table_new_column@@SMARTCOLS_2.25+0x8c>
    ac34:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ac38:	ldr	x8, [x8, #4024]
    ac3c:	mov	w20, w2
    ac40:	mov	v8.16b, v0.16b
    ac44:	mov	x22, x1
    ac48:	ldrb	w8, [x8]
    ac4c:	mov	x19, x0
    ac50:	tbnz	w8, #4, acc4 <scols_table_new_column@@SMARTCOLS_2.25+0xa8>
    ac54:	bl	74a0 <scols_new_column@plt>
    ac58:	mov	x21, x0
    ac5c:	cbz	x0, acac <scols_table_new_column@@SMARTCOLS_2.25+0x90>
    ac60:	mov	x0, x21
    ac64:	bl	7a00 <scols_column_get_header@plt>
    ac68:	cbz	x0, aca0 <scols_table_new_column@@SMARTCOLS_2.25+0x84>
    ac6c:	mov	x1, x22
    ac70:	bl	7b30 <scols_cell_set_data@plt>
    ac74:	cbnz	w0, aca0 <scols_table_new_column@@SMARTCOLS_2.25+0x84>
    ac78:	mov	x0, x21
    ac7c:	mov	v0.16b, v8.16b
    ac80:	bl	7440 <scols_column_set_whint@plt>
    ac84:	mov	x0, x21
    ac88:	mov	w1, w20
    ac8c:	bl	7790 <scols_column_set_flags@plt>
    ac90:	mov	x0, x19
    ac94:	mov	x1, x21
    ac98:	bl	75f0 <scols_table_add_column@plt>
    ac9c:	cbz	w0, ad18 <scols_table_new_column@@SMARTCOLS_2.25+0xfc>
    aca0:	mov	x0, x21
    aca4:	bl	82d0 <scols_unref_column@plt>
    aca8:	mov	x21, xzr
    acac:	mov	x0, x21
    acb0:	ldp	x20, x19, [sp, #48]
    acb4:	ldp	x22, x21, [sp, #32]
    acb8:	ldp	x29, x30, [sp, #16]
    acbc:	ldr	d8, [sp], #64
    acc0:	ret
    acc4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    acc8:	ldr	x8, [x8, #4016]
    accc:	ldr	x21, [x8]
    acd0:	bl	7860 <getpid@plt>
    acd4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    acd8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    acdc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ace0:	mov	w2, w0
    ace4:	add	x1, x1, #0xd83
    ace8:	add	x3, x3, #0xd91
    acec:	add	x4, x4, #0xe2e
    acf0:	mov	x0, x21
    acf4:	bl	8350 <fprintf@plt>
    acf8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    acfc:	add	x1, x1, #0xe8c
    ad00:	mov	x0, x19
    ad04:	mov	x2, x22
    ad08:	mov	v0.16b, v8.16b
    ad0c:	mov	w3, w20
    ad10:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    ad14:	b	ac54 <scols_table_new_column@@SMARTCOLS_2.25+0x38>
    ad18:	mov	x0, x21
    ad1c:	bl	82d0 <scols_unref_column@plt>
    ad20:	b	acac <scols_table_new_column@@SMARTCOLS_2.25+0x90>

000000000000ad24 <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    ad24:	mov	x8, x0
    ad28:	mov	w0, #0xffffffea            	// #-22
    ad2c:	cbz	x8, ad5c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad30:	cbz	x1, ad5c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad34:	cbz	x2, ad5c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad38:	ldr	x9, [x2, #216]
    ad3c:	cmp	x9, x8
    ad40:	b.eq	ad4c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x28>  // b.none
    ad44:	mov	w0, #0xffffffea            	// #-22
    ad48:	ret
    ad4c:	mov	w0, wzr
    ad50:	add	x8, x8, #0x60
    ad54:	add	x9, x2, #0xc8
    ad58:	stp	x9, x8, [x1]
    ad5c:	ret

000000000000ad60 <scols_table_get_ncols@@SMARTCOLS_2.25>:
    ad60:	ldr	x0, [x0, #16]
    ad64:	ret

000000000000ad68 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    ad68:	ldr	x0, [x0, #32]
    ad6c:	ret

000000000000ad70 <scols_table_set_stream@@SMARTCOLS_2.25>:
    ad70:	stp	x29, x30, [sp, #-48]!
    ad74:	str	x21, [sp, #16]
    ad78:	stp	x20, x19, [sp, #32]
    ad7c:	mov	x29, sp
    ad80:	cbz	x0, adfc <scols_table_set_stream@@SMARTCOLS_2.25+0x8c>
    ad84:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ad88:	ldr	x8, [x8, #4024]
    ad8c:	mov	x19, x1
    ad90:	mov	x20, x0
    ad94:	ldrb	w8, [x8]
    ad98:	tbnz	w8, #4, adb4 <scols_table_set_stream@@SMARTCOLS_2.25+0x44>
    ad9c:	str	x19, [x20, #72]
    ada0:	ldp	x20, x19, [sp, #32]
    ada4:	ldr	x21, [sp, #16]
    ada8:	mov	w0, wzr
    adac:	ldp	x29, x30, [sp], #48
    adb0:	ret
    adb4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    adb8:	ldr	x8, [x8, #4016]
    adbc:	ldr	x21, [x8]
    adc0:	bl	7860 <getpid@plt>
    adc4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    adc8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    adcc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    add0:	mov	w2, w0
    add4:	add	x1, x1, #0xd83
    add8:	add	x3, x3, #0xd91
    addc:	add	x4, x4, #0xe2e
    ade0:	mov	x0, x21
    ade4:	bl	8350 <fprintf@plt>
    ade8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    adec:	add	x1, x1, #0xf0b
    adf0:	mov	x0, x20
    adf4:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    adf8:	b	ad9c <scols_table_set_stream@@SMARTCOLS_2.25+0x2c>
    adfc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ae00:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ae04:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ae08:	add	x0, x0, #0xeb3
    ae0c:	add	x1, x1, #0xeb6
    ae10:	add	x3, x3, #0xecf
    ae14:	mov	w2, #0x219                 	// #537
    ae18:	bl	8210 <__assert_fail@plt>

000000000000ae1c <scols_table_get_stream@@SMARTCOLS_2.25>:
    ae1c:	ldr	x0, [x0, #72]
    ae20:	ret

000000000000ae24 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    ae24:	cbz	x0, ae68 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x44>
    ae28:	stp	x29, x30, [sp, #-48]!
    ae2c:	str	x21, [sp, #16]
    ae30:	stp	x20, x19, [sp, #32]
    ae34:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ae38:	ldr	x8, [x8, #4024]
    ae3c:	mov	x19, x1
    ae40:	mov	x20, x0
    ae44:	mov	x29, sp
    ae48:	ldrb	w8, [x8]
    ae4c:	tbnz	w8, #4, ae70 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x4c>
    ae50:	str	x19, [x20, #56]
    ae54:	ldp	x20, x19, [sp, #32]
    ae58:	ldr	x21, [sp, #16]
    ae5c:	mov	w0, wzr
    ae60:	ldp	x29, x30, [sp], #48
    ae64:	ret
    ae68:	mov	w0, #0xffffffea            	// #-22
    ae6c:	ret
    ae70:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ae74:	ldr	x8, [x8, #4016]
    ae78:	ldr	x21, [x8]
    ae7c:	bl	7860 <getpid@plt>
    ae80:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ae84:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ae88:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ae8c:	mov	w2, w0
    ae90:	add	x1, x1, #0xd83
    ae94:	add	x3, x3, #0xd91
    ae98:	add	x4, x4, #0xe2e
    ae9c:	mov	x0, x21
    aea0:	bl	8350 <fprintf@plt>
    aea4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    aea8:	add	x1, x1, #0xf26
    aeac:	mov	x0, x20
    aeb0:	mov	x2, x19
    aeb4:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    aeb8:	b	ae50 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x2c>

000000000000aebc <scols_table_get_column@@SMARTCOLS_2.25>:
    aebc:	sub	sp, sp, #0x40
    aec0:	stp	x29, x30, [sp, #32]
    aec4:	stp	x20, x19, [sp, #48]
    aec8:	add	x29, sp, #0x20
    aecc:	cbz	x0, af1c <scols_table_get_column@@SMARTCOLS_2.25+0x60>
    aed0:	ldr	x8, [x0, #16]
    aed4:	mov	x19, x1
    aed8:	mov	x20, x0
    aedc:	cmp	x8, x1
    aee0:	b.ls	af18 <scols_table_get_column@@SMARTCOLS_2.25+0x5c>  // b.plast
    aee4:	add	x0, sp, #0x8
    aee8:	mov	w1, wzr
    aeec:	bl	75c0 <scols_reset_iter@plt>
    aef0:	add	x1, sp, #0x8
    aef4:	mov	x2, sp
    aef8:	mov	x0, x20
    aefc:	bl	80c0 <scols_table_next_column@plt>
    af00:	cbnz	w0, af18 <scols_table_get_column@@SMARTCOLS_2.25+0x5c>
    af04:	ldr	x0, [sp]
    af08:	ldr	x8, [x0, #8]
    af0c:	cmp	x8, x19
    af10:	b.ne	aef0 <scols_table_get_column@@SMARTCOLS_2.25+0x34>  // b.any
    af14:	b	af1c <scols_table_get_column@@SMARTCOLS_2.25+0x60>
    af18:	mov	x0, xzr
    af1c:	ldp	x20, x19, [sp, #48]
    af20:	ldp	x29, x30, [sp, #32]
    af24:	add	sp, sp, #0x40
    af28:	ret

000000000000af2c <scols_table_add_line@@SMARTCOLS_2.25>:
    af2c:	stp	x29, x30, [sp, #-48]!
    af30:	stp	x20, x19, [sp, #32]
    af34:	mov	x20, x0
    af38:	mov	w0, #0xffffffea            	// #-22
    af3c:	stp	x22, x21, [sp, #16]
    af40:	mov	x29, sp
    af44:	cbz	x20, afbc <scols_table_add_line@@SMARTCOLS_2.25+0x90>
    af48:	mov	x19, x1
    af4c:	cbz	x1, afbc <scols_table_add_line@@SMARTCOLS_2.25+0x90>
    af50:	add	x21, x19, #0x30
    af54:	mov	x0, x21
    af58:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    af5c:	cbz	w0, afb8 <scols_table_add_line@@SMARTCOLS_2.25+0x8c>
    af60:	ldr	x1, [x20, #16]
    af64:	ldr	x8, [x19, #40]
    af68:	cmp	x1, x8
    af6c:	b.ls	af7c <scols_table_add_line@@SMARTCOLS_2.25+0x50>  // b.plast
    af70:	mov	x0, x19
    af74:	bl	7810 <scols_line_alloc_cells@plt>
    af78:	cbnz	w0, afbc <scols_table_add_line@@SMARTCOLS_2.25+0x90>
    af7c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    af80:	ldr	x8, [x8, #4024]
    af84:	ldrb	w8, [x8]
    af88:	tbnz	w8, #4, afcc <scols_table_add_line@@SMARTCOLS_2.25+0xa0>
    af8c:	add	x1, x20, #0x70
    af90:	mov	x0, x21
    af94:	bl	a85c <scols_table_add_column@@SMARTCOLS_2.25+0x144>
    af98:	ldr	x8, [x20, #32]
    af9c:	mov	x0, x19
    afa0:	add	x9, x8, #0x1
    afa4:	str	x9, [x20, #32]
    afa8:	str	x8, [x19, #8]
    afac:	bl	7e50 <scols_ref_line@plt>
    afb0:	mov	w0, wzr
    afb4:	b	afbc <scols_table_add_line@@SMARTCOLS_2.25+0x90>
    afb8:	mov	w0, #0xffffffea            	// #-22
    afbc:	ldp	x20, x19, [sp, #32]
    afc0:	ldp	x22, x21, [sp, #16]
    afc4:	ldp	x29, x30, [sp], #48
    afc8:	ret
    afcc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    afd0:	ldr	x8, [x8, #4016]
    afd4:	ldr	x22, [x8]
    afd8:	bl	7860 <getpid@plt>
    afdc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    afe0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    afe4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    afe8:	mov	w2, w0
    afec:	add	x1, x1, #0xd83
    aff0:	add	x3, x3, #0xd91
    aff4:	add	x4, x4, #0xe2e
    aff8:	mov	x0, x22
    affc:	bl	8350 <fprintf@plt>
    b000:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b004:	add	x1, x1, #0xf41
    b008:	mov	x0, x20
    b00c:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b010:	b	af8c <scols_table_add_line@@SMARTCOLS_2.25+0x60>

000000000000b014 <scols_table_remove_line@@SMARTCOLS_2.25>:
    b014:	stp	x29, x30, [sp, #-48]!
    b018:	stp	x20, x19, [sp, #32]
    b01c:	mov	x20, x0
    b020:	mov	w0, #0xffffffea            	// #-22
    b024:	str	x21, [sp, #16]
    b028:	mov	x29, sp
    b02c:	cbz	x20, b068 <scols_table_remove_line@@SMARTCOLS_2.25+0x54>
    b030:	mov	x19, x1
    b034:	cbz	x1, b068 <scols_table_remove_line@@SMARTCOLS_2.25+0x54>
    b038:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b03c:	ldr	x8, [x8, #4024]
    b040:	ldrb	w8, [x8]
    b044:	tbnz	w8, #4, b078 <scols_table_remove_line@@SMARTCOLS_2.25+0x64>
    b048:	add	x0, x19, #0x30
    b04c:	bl	a9cc <scols_table_remove_column@@SMARTCOLS_2.25+0xd8>
    b050:	ldr	x8, [x20, #32]
    b054:	mov	x0, x19
    b058:	sub	x8, x8, #0x1
    b05c:	str	x8, [x20, #32]
    b060:	bl	7ac0 <scols_unref_line@plt>
    b064:	mov	w0, wzr
    b068:	ldp	x20, x19, [sp, #32]
    b06c:	ldr	x21, [sp, #16]
    b070:	ldp	x29, x30, [sp], #48
    b074:	ret
    b078:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b07c:	ldr	x8, [x8, #4016]
    b080:	ldr	x21, [x8]
    b084:	bl	7860 <getpid@plt>
    b088:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b08c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b090:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b094:	mov	w2, w0
    b098:	add	x1, x1, #0xd83
    b09c:	add	x3, x3, #0xd91
    b0a0:	add	x4, x4, #0xe2e
    b0a4:	mov	x0, x21
    b0a8:	bl	8350 <fprintf@plt>
    b0ac:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b0b0:	add	x1, x1, #0xf4a
    b0b4:	mov	x0, x20
    b0b8:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b0bc:	b	b048 <scols_table_remove_line@@SMARTCOLS_2.25+0x34>

000000000000b0c0 <scols_table_new_line@@SMARTCOLS_2.25>:
    b0c0:	stp	x29, x30, [sp, #-48]!
    b0c4:	str	x21, [sp, #16]
    b0c8:	stp	x20, x19, [sp, #32]
    b0cc:	mov	x29, sp
    b0d0:	cbz	x0, b100 <scols_table_new_line@@SMARTCOLS_2.25+0x40>
    b0d4:	mov	x20, x1
    b0d8:	mov	x21, x0
    b0dc:	bl	7630 <scols_new_line@plt>
    b0e0:	mov	x19, x0
    b0e4:	cbz	x0, b104 <scols_table_new_line@@SMARTCOLS_2.25+0x44>
    b0e8:	mov	x0, x21
    b0ec:	mov	x1, x19
    b0f0:	bl	81b0 <scols_table_add_line@plt>
    b0f4:	cbz	w0, b118 <scols_table_new_line@@SMARTCOLS_2.25+0x58>
    b0f8:	mov	x0, x19
    b0fc:	bl	7ac0 <scols_unref_line@plt>
    b100:	mov	x19, xzr
    b104:	mov	x0, x19
    b108:	ldp	x20, x19, [sp, #32]
    b10c:	ldr	x21, [sp, #16]
    b110:	ldp	x29, x30, [sp], #48
    b114:	ret
    b118:	cbz	x20, b128 <scols_table_new_line@@SMARTCOLS_2.25+0x68>
    b11c:	mov	x0, x20
    b120:	mov	x1, x19
    b124:	bl	8030 <scols_line_add_child@plt>
    b128:	mov	x0, x19
    b12c:	bl	7ac0 <scols_unref_line@plt>
    b130:	b	b104 <scols_table_new_line@@SMARTCOLS_2.25+0x44>

000000000000b134 <scols_table_get_line@@SMARTCOLS_2.25>:
    b134:	sub	sp, sp, #0x40
    b138:	stp	x29, x30, [sp, #32]
    b13c:	stp	x20, x19, [sp, #48]
    b140:	add	x29, sp, #0x20
    b144:	cbz	x0, b194 <scols_table_get_line@@SMARTCOLS_2.25+0x60>
    b148:	ldr	x8, [x0, #32]
    b14c:	mov	x19, x1
    b150:	mov	x20, x0
    b154:	cmp	x8, x1
    b158:	b.ls	b190 <scols_table_get_line@@SMARTCOLS_2.25+0x5c>  // b.plast
    b15c:	add	x0, sp, #0x8
    b160:	mov	w1, wzr
    b164:	bl	75c0 <scols_reset_iter@plt>
    b168:	add	x1, sp, #0x8
    b16c:	mov	x2, sp
    b170:	mov	x0, x20
    b174:	bl	7f60 <scols_table_next_line@plt>
    b178:	cbnz	w0, b190 <scols_table_get_line@@SMARTCOLS_2.25+0x5c>
    b17c:	ldr	x0, [sp]
    b180:	ldr	x8, [x0, #8]
    b184:	cmp	x8, x19
    b188:	b.ne	b168 <scols_table_get_line@@SMARTCOLS_2.25+0x34>  // b.any
    b18c:	b	b194 <scols_table_get_line@@SMARTCOLS_2.25+0x60>
    b190:	mov	x0, xzr
    b194:	ldp	x20, x19, [sp, #48]
    b198:	ldp	x29, x30, [sp, #32]
    b19c:	add	sp, sp, #0x40
    b1a0:	ret

000000000000b1a4 <scols_copy_table@@SMARTCOLS_2.25>:
    b1a4:	sub	sp, sp, #0x50
    b1a8:	stp	x29, x30, [sp, #32]
    b1ac:	str	x21, [sp, #48]
    b1b0:	stp	x20, x19, [sp, #64]
    b1b4:	add	x29, sp, #0x20
    b1b8:	cbz	x0, b2ec <scols_copy_table@@SMARTCOLS_2.25+0x148>
    b1bc:	mov	x20, x0
    b1c0:	bl	7b40 <scols_new_table@plt>
    b1c4:	mov	x19, x0
    b1c8:	cbz	x0, b2f0 <scols_copy_table@@SMARTCOLS_2.25+0x14c>
    b1cc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b1d0:	ldr	x8, [x8, #4024]
    b1d4:	ldrb	w8, [x8]
    b1d8:	tbnz	w8, #4, b308 <scols_copy_table@@SMARTCOLS_2.25+0x164>
    b1dc:	ldr	x1, [x20, #176]
    b1e0:	cbz	x1, b1ec <scols_copy_table@@SMARTCOLS_2.25+0x48>
    b1e4:	mov	x0, x19
    b1e8:	bl	7c70 <scols_table_set_symbols@plt>
    b1ec:	mov	x0, sp
    b1f0:	mov	w1, wzr
    b1f4:	bl	75c0 <scols_reset_iter@plt>
    b1f8:	mov	x1, sp
    b1fc:	sub	x2, x29, #0x8
    b200:	mov	x0, x20
    b204:	bl	80c0 <scols_table_next_column@plt>
    b208:	cbnz	w0, b238 <scols_copy_table@@SMARTCOLS_2.25+0x94>
    b20c:	ldur	x0, [x29, #-8]
    b210:	bl	7f50 <scols_copy_column@plt>
    b214:	stur	x0, [x29, #-8]
    b218:	cbz	x0, b2e4 <scols_copy_table@@SMARTCOLS_2.25+0x140>
    b21c:	mov	x1, x0
    b220:	mov	x0, x19
    b224:	bl	75f0 <scols_table_add_column@plt>
    b228:	cbnz	w0, b2e4 <scols_copy_table@@SMARTCOLS_2.25+0x140>
    b22c:	ldur	x0, [x29, #-8]
    b230:	bl	82d0 <scols_unref_column@plt>
    b234:	b	b1f8 <scols_copy_table@@SMARTCOLS_2.25+0x54>
    b238:	mov	x0, sp
    b23c:	mov	w1, wzr
    b240:	bl	75c0 <scols_reset_iter@plt>
    b244:	b	b250 <scols_copy_table@@SMARTCOLS_2.25+0xac>
    b248:	mov	w8, #0x6                   	// #6
    b24c:	cbnz	w8, b2b8 <scols_copy_table@@SMARTCOLS_2.25+0x114>
    b250:	mov	x1, sp
    b254:	add	x2, x29, #0x18
    b258:	mov	x0, x20
    b25c:	bl	7f60 <scols_table_next_line@plt>
    b260:	cbnz	w0, b2c4 <scols_copy_table@@SMARTCOLS_2.25+0x120>
    b264:	ldr	x0, [x29, #24]
    b268:	bl	7910 <scols_copy_line@plt>
    b26c:	cbz	x0, b248 <scols_copy_table@@SMARTCOLS_2.25+0xa4>
    b270:	mov	x21, x0
    b274:	mov	x0, x19
    b278:	mov	x1, x21
    b27c:	bl	81b0 <scols_table_add_line@plt>
    b280:	cbnz	w0, b248 <scols_copy_table@@SMARTCOLS_2.25+0xa4>
    b284:	ldr	x8, [x29, #24]
    b288:	ldr	x8, [x8, #112]
    b28c:	cbz	x8, b2a8 <scols_copy_table@@SMARTCOLS_2.25+0x104>
    b290:	ldr	x1, [x8, #8]
    b294:	mov	x0, x19
    b298:	bl	7950 <scols_table_get_line@plt>
    b29c:	cbz	x0, b2a8 <scols_copy_table@@SMARTCOLS_2.25+0x104>
    b2a0:	mov	x1, x21
    b2a4:	bl	8030 <scols_line_add_child@plt>
    b2a8:	mov	x0, x21
    b2ac:	bl	7ac0 <scols_unref_line@plt>
    b2b0:	mov	w8, wzr
    b2b4:	cbz	w8, b250 <scols_copy_table@@SMARTCOLS_2.25+0xac>
    b2b8:	cmp	w8, #0x6
    b2bc:	b.eq	b2e4 <scols_copy_table@@SMARTCOLS_2.25+0x140>  // b.none
    b2c0:	b	b2f0 <scols_copy_table@@SMARTCOLS_2.25+0x14c>
    b2c4:	ldr	x1, [x20, #80]
    b2c8:	mov	x0, x19
    b2cc:	bl	7f80 <scols_table_set_column_separator@plt>
    b2d0:	cbnz	w0, b2e4 <scols_copy_table@@SMARTCOLS_2.25+0x140>
    b2d4:	ldr	x1, [x20, #88]
    b2d8:	mov	x0, x19
    b2dc:	bl	8110 <scols_table_set_line_separator@plt>
    b2e0:	cbz	w0, b2f0 <scols_copy_table@@SMARTCOLS_2.25+0x14c>
    b2e4:	mov	x0, x19
    b2e8:	bl	7f70 <scols_unref_table@plt>
    b2ec:	mov	x19, xzr
    b2f0:	mov	x0, x19
    b2f4:	ldp	x20, x19, [sp, #64]
    b2f8:	ldr	x21, [sp, #48]
    b2fc:	ldp	x29, x30, [sp, #32]
    b300:	add	sp, sp, #0x50
    b304:	ret
    b308:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b30c:	ldr	x8, [x8, #4016]
    b310:	ldr	x21, [x8]
    b314:	bl	7860 <getpid@plt>
    b318:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b31c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b320:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b324:	mov	w2, w0
    b328:	add	x1, x1, #0xd83
    b32c:	add	x3, x3, #0xd91
    b330:	add	x4, x4, #0xe2e
    b334:	mov	x0, x21
    b338:	bl	8350 <fprintf@plt>
    b33c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b340:	add	x1, x1, #0xda3
    b344:	mov	x0, x20
    b348:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b34c:	ldr	x1, [x20, #176]
    b350:	cbnz	x1, b1e4 <scols_copy_table@@SMARTCOLS_2.25+0x40>
    b354:	b	b1ec <scols_copy_table@@SMARTCOLS_2.25+0x48>

000000000000b358 <scols_table_set_symbols@@SMARTCOLS_2.25>:
    b358:	stp	x29, x30, [sp, #-48]!
    b35c:	stp	x22, x21, [sp, #16]
    b360:	stp	x20, x19, [sp, #32]
    b364:	mov	x29, sp
    b368:	cbz	x0, b3b8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x60>
    b36c:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b370:	ldr	x8, [x0, #176]
    b374:	ldr	x22, [x22, #4024]
    b378:	mov	x19, x1
    b37c:	mov	x20, x0
    b380:	cbz	x8, b398 <scols_table_set_symbols@@SMARTCOLS_2.25+0x40>
    b384:	ldrb	w8, [x22]
    b388:	tbnz	w8, #4, b3cc <scols_table_set_symbols@@SMARTCOLS_2.25+0x74>
    b38c:	ldr	x0, [x20, #176]
    b390:	bl	7530 <scols_unref_symbols@plt>
    b394:	str	xzr, [x20, #176]
    b398:	cbz	x19, b3b0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x58>
    b39c:	ldrb	w8, [x22]
    b3a0:	tbnz	w8, #4, b414 <scols_table_set_symbols@@SMARTCOLS_2.25+0xbc>
    b3a4:	mov	x0, x19
    b3a8:	str	x19, [x20, #176]
    b3ac:	bl	78e0 <scols_ref_symbols@plt>
    b3b0:	mov	w0, wzr
    b3b4:	b	b3bc <scols_table_set_symbols@@SMARTCOLS_2.25+0x64>
    b3b8:	mov	w0, #0xffffffea            	// #-22
    b3bc:	ldp	x20, x19, [sp, #32]
    b3c0:	ldp	x22, x21, [sp, #16]
    b3c4:	ldp	x29, x30, [sp], #48
    b3c8:	ret
    b3cc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b3d0:	ldr	x8, [x8, #4016]
    b3d4:	ldr	x21, [x8]
    b3d8:	bl	7860 <getpid@plt>
    b3dc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b3e0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b3e4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b3e8:	mov	w2, w0
    b3ec:	add	x1, x1, #0xd83
    b3f0:	add	x3, x3, #0xd91
    b3f4:	add	x4, x4, #0xe2e
    b3f8:	mov	x0, x21
    b3fc:	bl	8350 <fprintf@plt>
    b400:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b404:	add	x1, x1, #0xfdf
    b408:	mov	x0, x20
    b40c:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b410:	b	b38c <scols_table_set_symbols@@SMARTCOLS_2.25+0x34>
    b414:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b418:	ldr	x8, [x8, #4016]
    b41c:	ldr	x21, [x8]
    b420:	bl	7860 <getpid@plt>
    b424:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b428:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b42c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b430:	mov	w2, w0
    b434:	add	x1, x1, #0xd83
    b438:	add	x3, x3, #0xd91
    b43c:	add	x4, x4, #0xe2e
    b440:	mov	x0, x21
    b444:	bl	8350 <fprintf@plt>
    b448:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b44c:	add	x1, x1, #0xff8
    b450:	mov	x0, x20
    b454:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b458:	b	b3a4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x4c>

000000000000b45c <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    b45c:	stp	x29, x30, [sp, #-16]!
    b460:	mov	x2, x1
    b464:	mov	w1, #0x50                  	// #80
    b468:	mov	x29, sp
    b46c:	bl	a6a4 <scols_table_set_name@@SMARTCOLS_2.27+0x1c>
    b470:	ldp	x29, x30, [sp], #16
    b474:	ret

000000000000b478 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    b478:	stp	x29, x30, [sp, #-16]!
    b47c:	mov	x2, x1
    b480:	mov	w1, #0x58                  	// #88
    b484:	mov	x29, sp
    b488:	bl	a6a4 <scols_table_set_name@@SMARTCOLS_2.27+0x1c>
    b48c:	ldp	x29, x30, [sp], #16
    b490:	ret

000000000000b494 <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    b494:	sub	sp, sp, #0x70
    b498:	stp	x29, x30, [sp, #16]
    b49c:	stp	x28, x27, [sp, #32]
    b4a0:	stp	x26, x25, [sp, #48]
    b4a4:	stp	x24, x23, [sp, #64]
    b4a8:	stp	x22, x21, [sp, #80]
    b4ac:	stp	x20, x19, [sp, #96]
    b4b0:	add	x29, sp, #0x10
    b4b4:	cbz	x0, b5f8 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x164>
    b4b8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b4bc:	ldr	x8, [x8, #4024]
    b4c0:	mov	x19, x0
    b4c4:	ldrb	w8, [x8]
    b4c8:	tbnz	w8, #4, b658 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x1c4>
    b4cc:	bl	7d80 <scols_new_symbols@plt>
    b4d0:	cbz	x0, b6a4 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x210>
    b4d4:	mov	x20, x0
    b4d8:	mov	x0, x19
    b4dc:	bl	7830 <scols_table_is_ascii@plt>
    b4e0:	cbnz	w0, b4fc <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x68>
    b4e4:	mov	w0, #0xe                   	// #14
    b4e8:	bl	7870 <nl_langinfo@plt>
    b4ec:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b4f0:	add	x1, x1, #0xf7f
    b4f4:	bl	7cf0 <strcmp@plt>
    b4f8:	cbz	w0, b600 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x16c>
    b4fc:	adrp	x28, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b500:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b504:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b508:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b50c:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b510:	adrp	x26, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b514:	adrp	x27, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b518:	add	x28, x28, #0xfce
    b51c:	add	x1, x1, #0xfc8
    b520:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b524:	add	x8, x8, #0xfdb
    b528:	add	x22, x22, #0xfd7
    b52c:	add	x25, x25, #0xfd3
    b530:	add	x26, x26, #0xfd1
    b534:	add	x27, x27, #0xae4
    b538:	add	x21, x21, #0xfcb
    b53c:	mov	x24, x28
    b540:	mov	x23, x1
    b544:	str	x8, [sp, #8]
    b548:	mov	x0, x20
    b54c:	bl	7460 <scols_symbols_set_branch@plt>
    b550:	mov	x0, x20
    b554:	mov	x1, x21
    b558:	bl	82c0 <scols_symbols_set_vertical@plt>
    b55c:	mov	x0, x20
    b560:	mov	x1, x28
    b564:	bl	8020 <scols_symbols_set_right@plt>
    b568:	mov	x0, x20
    b56c:	mov	x1, x27
    b570:	bl	7820 <scols_symbols_set_group_horizontal@plt>
    b574:	mov	x0, x20
    b578:	mov	x1, x26
    b57c:	bl	78c0 <scols_symbols_set_group_vertical@plt>
    b580:	mov	x0, x20
    b584:	mov	x1, x25
    b588:	bl	8260 <scols_symbols_set_group_first_member@plt>
    b58c:	mov	x0, x20
    b590:	mov	x1, x22
    b594:	bl	7e20 <scols_symbols_set_group_last_member@plt>
    b598:	ldr	x1, [sp, #8]
    b59c:	mov	x0, x20
    b5a0:	bl	7c20 <scols_symbols_set_group_middle_member@plt>
    b5a4:	mov	x0, x20
    b5a8:	mov	x1, x24
    b5ac:	bl	8040 <scols_symbols_set_group_last_child@plt>
    b5b0:	mov	x0, x20
    b5b4:	mov	x1, x23
    b5b8:	bl	7b80 <scols_symbols_set_group_middle_child@plt>
    b5bc:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b5c0:	add	x21, x21, #0x80f
    b5c4:	mov	x0, x20
    b5c8:	mov	x1, x21
    b5cc:	bl	7dd0 <scols_symbols_set_title_padding@plt>
    b5d0:	mov	x0, x20
    b5d4:	mov	x1, x21
    b5d8:	bl	8080 <scols_symbols_set_cell_padding@plt>
    b5dc:	mov	x0, x19
    b5e0:	mov	x1, x20
    b5e4:	bl	7c70 <scols_table_set_symbols@plt>
    b5e8:	mov	w19, w0
    b5ec:	mov	x0, x20
    b5f0:	bl	7530 <scols_unref_symbols@plt>
    b5f4:	b	b6a8 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x214>
    b5f8:	mov	w19, #0xffffffea            	// #-22
    b5fc:	b	b6a8 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x214>
    b600:	adrp	x8, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b604:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b608:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b60c:	add	x8, x8, #0xfb0
    b610:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b614:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b618:	adrp	x26, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b61c:	adrp	x27, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b620:	adrp	x28, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b624:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b628:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b62c:	add	x23, x23, #0xfc1
    b630:	add	x24, x24, #0xfba
    b634:	str	x8, [sp, #8]
    b638:	add	x22, x22, #0xfa6
    b63c:	add	x25, x25, #0xf9c
    b640:	add	x26, x26, #0xf98
    b644:	add	x27, x27, #0xfbd
    b648:	add	x28, x28, #0xf91
    b64c:	add	x21, x21, #0xf8c
    b650:	add	x1, x1, #0xf85
    b654:	b	b548 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xb4>
    b658:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b65c:	ldr	x8, [x8, #4016]
    b660:	ldr	x20, [x8]
    b664:	bl	7860 <getpid@plt>
    b668:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b66c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b670:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b674:	mov	w2, w0
    b678:	add	x1, x1, #0xd83
    b67c:	add	x3, x3, #0xd91
    b680:	add	x4, x4, #0xe2e
    b684:	mov	x0, x20
    b688:	bl	8350 <fprintf@plt>
    b68c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b690:	add	x1, x1, #0xf67
    b694:	mov	x0, x19
    b698:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b69c:	bl	7d80 <scols_new_symbols@plt>
    b6a0:	cbnz	x0, b4d4 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x40>
    b6a4:	mov	w19, #0xfffffff4            	// #-12
    b6a8:	mov	w0, w19
    b6ac:	ldp	x20, x19, [sp, #96]
    b6b0:	ldp	x22, x21, [sp, #80]
    b6b4:	ldp	x24, x23, [sp, #64]
    b6b8:	ldp	x26, x25, [sp, #48]
    b6bc:	ldp	x28, x27, [sp, #32]
    b6c0:	ldp	x29, x30, [sp, #16]
    b6c4:	add	sp, sp, #0x70
    b6c8:	ret

000000000000b6cc <scols_table_is_ascii@@SMARTCOLS_2.25>:
    b6cc:	ldrh	w8, [x0, #248]
    b6d0:	and	w0, w8, #0x1
    b6d4:	ret

000000000000b6d8 <scols_table_get_symbols@@SMARTCOLS_2.29>:
    b6d8:	ldr	x0, [x0, #176]
    b6dc:	ret

000000000000b6e0 <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    b6e0:	cbz	x0, b738 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x58>
    b6e4:	stp	x29, x30, [sp, #-48]!
    b6e8:	str	x21, [sp, #16]
    b6ec:	stp	x20, x19, [sp, #32]
    b6f0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b6f4:	ldr	x8, [x8, #4024]
    b6f8:	mov	w20, w1
    b6fc:	mov	x19, x0
    b700:	mov	x29, sp
    b704:	ldrb	w8, [x8]
    b708:	tbnz	w8, #4, b740 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x60>
    b70c:	ldrh	w8, [x19, #248]
    b710:	cmp	w20, #0x0
    b714:	cset	w9, ne  // ne = any
    b718:	ldr	x21, [sp, #16]
    b71c:	and	w8, w8, #0xffffdfff
    b720:	orr	w8, w8, w9, lsl #13
    b724:	strh	w8, [x19, #248]
    b728:	ldp	x20, x19, [sp, #32]
    b72c:	mov	w0, wzr
    b730:	ldp	x29, x30, [sp], #48
    b734:	ret
    b738:	mov	w0, #0xffffffea            	// #-22
    b73c:	ret
    b740:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b744:	ldr	x8, [x8, #4016]
    b748:	ldr	x21, [x8]
    b74c:	bl	7860 <getpid@plt>
    b750:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b754:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b758:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b75c:	mov	w2, w0
    b760:	add	x1, x1, #0xd83
    b764:	add	x3, x3, #0xd91
    b768:	add	x4, x4, #0xe2e
    b76c:	mov	x0, x21
    b770:	bl	8350 <fprintf@plt>
    b774:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b778:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b77c:	add	x8, x8, #0x169
    b780:	add	x9, x9, #0x12
    b784:	cmp	w20, #0x0
    b788:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b78c:	csel	x2, x9, x8, eq  // eq = none
    b790:	add	x1, x1, #0x4
    b794:	mov	x0, x19
    b798:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b79c:	b	b70c <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x2c>

000000000000b7a0 <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    b7a0:	ldrh	w8, [x0, #248]
    b7a4:	ubfx	w0, w8, #13, #1
    b7a8:	ret

000000000000b7ac <scols_table_enable_colors@@SMARTCOLS_2.25>:
    b7ac:	cbz	x0, b800 <scols_table_enable_colors@@SMARTCOLS_2.25+0x54>
    b7b0:	stp	x29, x30, [sp, #-48]!
    b7b4:	str	x21, [sp, #16]
    b7b8:	stp	x20, x19, [sp, #32]
    b7bc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b7c0:	ldr	x8, [x8, #4024]
    b7c4:	mov	w20, w1
    b7c8:	mov	x19, x0
    b7cc:	mov	x29, sp
    b7d0:	ldrb	w8, [x8]
    b7d4:	tbnz	w8, #4, b808 <scols_table_enable_colors@@SMARTCOLS_2.25+0x5c>
    b7d8:	ldrh	w8, [x19, #248]
    b7dc:	ubfiz	w9, w20, #1, #1
    b7e0:	ldr	x21, [sp, #16]
    b7e4:	mov	w0, wzr
    b7e8:	and	w8, w8, #0xfffffffd
    b7ec:	orr	w8, w8, w9
    b7f0:	strh	w8, [x19, #248]
    b7f4:	ldp	x20, x19, [sp, #32]
    b7f8:	ldp	x29, x30, [sp], #48
    b7fc:	ret
    b800:	mov	w0, #0xffffffea            	// #-22
    b804:	ret
    b808:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b80c:	ldr	x8, [x8, #4016]
    b810:	ldr	x21, [x8]
    b814:	bl	7860 <getpid@plt>
    b818:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b81c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b820:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b824:	mov	w2, w0
    b828:	add	x1, x1, #0xd83
    b82c:	add	x3, x3, #0xd91
    b830:	add	x4, x4, #0xe2e
    b834:	mov	x0, x21
    b838:	bl	8350 <fprintf@plt>
    b83c:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b840:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b844:	add	x8, x8, #0x169
    b848:	add	x9, x9, #0x12
    b84c:	cmp	w20, #0x0
    b850:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b854:	csel	x2, x9, x8, eq  // eq = none
    b858:	add	x1, x1, #0x1a
    b85c:	mov	x0, x19
    b860:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b864:	b	b7d8 <scols_table_enable_colors@@SMARTCOLS_2.25+0x2c>

000000000000b868 <scols_table_enable_raw@@SMARTCOLS_2.25>:
    b868:	stp	x29, x30, [sp, #-48]!
    b86c:	str	x21, [sp, #16]
    b870:	stp	x20, x19, [sp, #32]
    b874:	mov	x29, sp
    b878:	cbz	x0, b8a8 <scols_table_enable_raw@@SMARTCOLS_2.25+0x40>
    b87c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b880:	ldr	x8, [x8, #4024]
    b884:	mov	w20, w1
    b888:	mov	x19, x0
    b88c:	ldrb	w8, [x8]
    b890:	tbnz	w8, #4, b8b0 <scols_table_enable_raw@@SMARTCOLS_2.25+0x48>
    b894:	cbz	w20, b910 <scols_table_enable_raw@@SMARTCOLS_2.25+0xa8>
    b898:	mov	w8, #0x1                   	// #1
    b89c:	mov	w0, wzr
    b8a0:	str	w8, [x19, #224]
    b8a4:	b	b92c <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    b8a8:	mov	w0, #0xffffffea            	// #-22
    b8ac:	b	b92c <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    b8b0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b8b4:	ldr	x8, [x8, #4016]
    b8b8:	ldr	x21, [x8]
    b8bc:	bl	7860 <getpid@plt>
    b8c0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b8c4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b8c8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b8cc:	mov	w2, w0
    b8d0:	add	x1, x1, #0xd83
    b8d4:	add	x3, x3, #0xd91
    b8d8:	add	x4, x4, #0xe2e
    b8dc:	mov	x0, x21
    b8e0:	bl	8350 <fprintf@plt>
    b8e4:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b8e8:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b8ec:	add	x8, x8, #0x169
    b8f0:	add	x9, x9, #0x12
    b8f4:	cmp	w20, #0x0
    b8f8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b8fc:	csel	x2, x9, x8, eq  // eq = none
    b900:	add	x1, x1, #0x25
    b904:	mov	x0, x19
    b908:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b90c:	cbnz	w20, b898 <scols_table_enable_raw@@SMARTCOLS_2.25+0x30>
    b910:	ldr	w8, [x19, #224]
    b914:	cmp	w8, #0x1
    b918:	b.ne	b928 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc0>  // b.any
    b91c:	mov	w0, wzr
    b920:	str	wzr, [x19, #224]
    b924:	b	b92c <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    b928:	mov	w0, wzr
    b92c:	ldp	x20, x19, [sp, #32]
    b930:	ldr	x21, [sp, #16]
    b934:	ldp	x29, x30, [sp], #48
    b938:	ret

000000000000b93c <scols_table_enable_json@@SMARTCOLS_2.27>:
    b93c:	stp	x29, x30, [sp, #-48]!
    b940:	str	x21, [sp, #16]
    b944:	stp	x20, x19, [sp, #32]
    b948:	mov	x29, sp
    b94c:	cbz	x0, b97c <scols_table_enable_json@@SMARTCOLS_2.27+0x40>
    b950:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b954:	ldr	x8, [x8, #4024]
    b958:	mov	w20, w1
    b95c:	mov	x19, x0
    b960:	ldrb	w8, [x8]
    b964:	tbnz	w8, #4, b984 <scols_table_enable_json@@SMARTCOLS_2.27+0x48>
    b968:	cbz	w20, b9e4 <scols_table_enable_json@@SMARTCOLS_2.27+0xa8>
    b96c:	mov	w8, #0x3                   	// #3
    b970:	mov	w0, wzr
    b974:	str	w8, [x19, #224]
    b978:	b	ba00 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    b97c:	mov	w0, #0xffffffea            	// #-22
    b980:	b	ba00 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    b984:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    b988:	ldr	x8, [x8, #4016]
    b98c:	ldr	x21, [x8]
    b990:	bl	7860 <getpid@plt>
    b994:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b998:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b99c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    b9a0:	mov	w2, w0
    b9a4:	add	x1, x1, #0xd83
    b9a8:	add	x3, x3, #0xd91
    b9ac:	add	x4, x4, #0xe2e
    b9b0:	mov	x0, x21
    b9b4:	bl	8350 <fprintf@plt>
    b9b8:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b9bc:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b9c0:	add	x8, x8, #0x169
    b9c4:	add	x9, x9, #0x12
    b9c8:	cmp	w20, #0x0
    b9cc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    b9d0:	csel	x2, x9, x8, eq  // eq = none
    b9d4:	add	x1, x1, #0x2d
    b9d8:	mov	x0, x19
    b9dc:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    b9e0:	cbnz	w20, b96c <scols_table_enable_json@@SMARTCOLS_2.27+0x30>
    b9e4:	ldr	w8, [x19, #224]
    b9e8:	cmp	w8, #0x3
    b9ec:	b.ne	b9fc <scols_table_enable_json@@SMARTCOLS_2.27+0xc0>  // b.any
    b9f0:	mov	w0, wzr
    b9f4:	str	wzr, [x19, #224]
    b9f8:	b	ba00 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    b9fc:	mov	w0, wzr
    ba00:	ldp	x20, x19, [sp, #32]
    ba04:	ldr	x21, [sp, #16]
    ba08:	ldp	x29, x30, [sp], #48
    ba0c:	ret

000000000000ba10 <scols_table_enable_export@@SMARTCOLS_2.25>:
    ba10:	stp	x29, x30, [sp, #-48]!
    ba14:	str	x21, [sp, #16]
    ba18:	stp	x20, x19, [sp, #32]
    ba1c:	mov	x29, sp
    ba20:	cbz	x0, ba50 <scols_table_enable_export@@SMARTCOLS_2.25+0x40>
    ba24:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ba28:	ldr	x8, [x8, #4024]
    ba2c:	mov	w20, w1
    ba30:	mov	x19, x0
    ba34:	ldrb	w8, [x8]
    ba38:	tbnz	w8, #4, ba58 <scols_table_enable_export@@SMARTCOLS_2.25+0x48>
    ba3c:	cbz	w20, bab8 <scols_table_enable_export@@SMARTCOLS_2.25+0xa8>
    ba40:	mov	w8, #0x2                   	// #2
    ba44:	mov	w0, wzr
    ba48:	str	w8, [x19, #224]
    ba4c:	b	bad4 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    ba50:	mov	w0, #0xffffffea            	// #-22
    ba54:	b	bad4 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    ba58:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ba5c:	ldr	x8, [x8, #4016]
    ba60:	ldr	x21, [x8]
    ba64:	bl	7860 <getpid@plt>
    ba68:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ba6c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ba70:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ba74:	mov	w2, w0
    ba78:	add	x1, x1, #0xd83
    ba7c:	add	x3, x3, #0xd91
    ba80:	add	x4, x4, #0xe2e
    ba84:	mov	x0, x21
    ba88:	bl	8350 <fprintf@plt>
    ba8c:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ba90:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ba94:	add	x8, x8, #0x169
    ba98:	add	x9, x9, #0x12
    ba9c:	cmp	w20, #0x0
    baa0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    baa4:	csel	x2, x9, x8, eq  // eq = none
    baa8:	add	x1, x1, #0x36
    baac:	mov	x0, x19
    bab0:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    bab4:	cbnz	w20, ba40 <scols_table_enable_export@@SMARTCOLS_2.25+0x30>
    bab8:	ldr	w8, [x19, #224]
    babc:	cmp	w8, #0x2
    bac0:	b.ne	bad0 <scols_table_enable_export@@SMARTCOLS_2.25+0xc0>  // b.any
    bac4:	mov	w0, wzr
    bac8:	str	wzr, [x19, #224]
    bacc:	b	bad4 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    bad0:	mov	w0, wzr
    bad4:	ldp	x20, x19, [sp, #32]
    bad8:	ldr	x21, [sp, #16]
    badc:	ldp	x29, x30, [sp], #48
    bae0:	ret

000000000000bae4 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    bae4:	cbz	x0, bb3c <scols_table_enable_ascii@@SMARTCOLS_2.25+0x58>
    bae8:	stp	x29, x30, [sp, #-48]!
    baec:	str	x21, [sp, #16]
    baf0:	stp	x20, x19, [sp, #32]
    baf4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    baf8:	ldr	x8, [x8, #4024]
    bafc:	mov	w20, w1
    bb00:	mov	x19, x0
    bb04:	mov	x29, sp
    bb08:	ldrb	w8, [x8]
    bb0c:	tbnz	w8, #4, bb44 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x60>
    bb10:	ldrh	w8, [x19, #248]
    bb14:	cmp	w20, #0x0
    bb18:	cset	w9, ne  // ne = any
    bb1c:	ldr	x21, [sp, #16]
    bb20:	and	w8, w8, #0xfffe
    bb24:	orr	w8, w8, w9
    bb28:	strh	w8, [x19, #248]
    bb2c:	ldp	x20, x19, [sp, #32]
    bb30:	mov	w0, wzr
    bb34:	ldp	x29, x30, [sp], #48
    bb38:	ret
    bb3c:	mov	w0, #0xffffffea            	// #-22
    bb40:	ret
    bb44:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bb48:	ldr	x8, [x8, #4016]
    bb4c:	ldr	x21, [x8]
    bb50:	bl	7860 <getpid@plt>
    bb54:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bb58:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bb5c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bb60:	mov	w2, w0
    bb64:	add	x1, x1, #0xd83
    bb68:	add	x3, x3, #0xd91
    bb6c:	add	x4, x4, #0xe2e
    bb70:	mov	x0, x21
    bb74:	bl	8350 <fprintf@plt>
    bb78:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bb7c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bb80:	add	x8, x8, #0x169
    bb84:	add	x9, x9, #0x12
    bb88:	cmp	w20, #0x0
    bb8c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bb90:	csel	x2, x9, x8, eq  // eq = none
    bb94:	add	x1, x1, #0x41
    bb98:	mov	x0, x19
    bb9c:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    bba0:	b	bb10 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x2c>

000000000000bba4 <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    bba4:	cbz	x0, bbfc <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x58>
    bba8:	stp	x29, x30, [sp, #-48]!
    bbac:	str	x21, [sp, #16]
    bbb0:	stp	x20, x19, [sp, #32]
    bbb4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bbb8:	ldr	x8, [x8, #4024]
    bbbc:	mov	w20, w1
    bbc0:	mov	x19, x0
    bbc4:	mov	x29, sp
    bbc8:	ldrb	w8, [x8]
    bbcc:	tbnz	w8, #4, bc04 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x60>
    bbd0:	ldrh	w8, [x19, #248]
    bbd4:	cmp	w20, #0x0
    bbd8:	cset	w9, ne  // ne = any
    bbdc:	ldr	x21, [sp, #16]
    bbe0:	and	w8, w8, #0xfffff7ff
    bbe4:	orr	w8, w8, w9, lsl #11
    bbe8:	strh	w8, [x19, #248]
    bbec:	ldp	x20, x19, [sp, #32]
    bbf0:	mov	w0, wzr
    bbf4:	ldp	x29, x30, [sp], #48
    bbf8:	ret
    bbfc:	mov	w0, #0xffffffea            	// #-22
    bc00:	ret
    bc04:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bc08:	ldr	x8, [x8, #4016]
    bc0c:	ldr	x21, [x8]
    bc10:	bl	7860 <getpid@plt>
    bc14:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bc18:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bc1c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bc20:	mov	w2, w0
    bc24:	add	x1, x1, #0xd83
    bc28:	add	x3, x3, #0xd91
    bc2c:	add	x4, x4, #0xe2e
    bc30:	mov	x0, x21
    bc34:	bl	8350 <fprintf@plt>
    bc38:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bc3c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bc40:	add	x8, x8, #0x169
    bc44:	add	x9, x9, #0x12
    bc48:	cmp	w20, #0x0
    bc4c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bc50:	csel	x2, x9, x8, eq  // eq = none
    bc54:	add	x1, x1, #0x4b
    bc58:	mov	x0, x19
    bc5c:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    bc60:	b	bbd0 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x2c>

000000000000bc64 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    bc64:	cbz	x0, bcbc <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x58>
    bc68:	stp	x29, x30, [sp, #-48]!
    bc6c:	str	x21, [sp, #16]
    bc70:	stp	x20, x19, [sp, #32]
    bc74:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bc78:	ldr	x8, [x8, #4024]
    bc7c:	mov	w20, w1
    bc80:	mov	x19, x0
    bc84:	mov	x29, sp
    bc88:	ldrb	w8, [x8]
    bc8c:	tbnz	w8, #4, bcc4 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x60>
    bc90:	ldrh	w8, [x19, #248]
    bc94:	cmp	w20, #0x0
    bc98:	cset	w9, ne  // ne = any
    bc9c:	ldr	x21, [sp, #16]
    bca0:	and	w8, w8, #0xffffff7f
    bca4:	orr	w8, w8, w9, lsl #7
    bca8:	strh	w8, [x19, #248]
    bcac:	ldp	x20, x19, [sp, #32]
    bcb0:	mov	w0, wzr
    bcb4:	ldp	x29, x30, [sp], #48
    bcb8:	ret
    bcbc:	mov	w0, #0xffffffea            	// #-22
    bcc0:	ret
    bcc4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bcc8:	ldr	x8, [x8, #4016]
    bccc:	ldr	x21, [x8]
    bcd0:	bl	7860 <getpid@plt>
    bcd4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bcd8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bcdc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bce0:	mov	w2, w0
    bce4:	add	x1, x1, #0xd83
    bce8:	add	x3, x3, #0xd91
    bcec:	add	x4, x4, #0xe2e
    bcf0:	mov	x0, x21
    bcf4:	bl	8350 <fprintf@plt>
    bcf8:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bcfc:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bd00:	add	x8, x8, #0x169
    bd04:	add	x9, x9, #0x12
    bd08:	cmp	w20, #0x0
    bd0c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bd10:	csel	x2, x9, x8, eq  // eq = none
    bd14:	add	x1, x1, #0x59
    bd18:	mov	x0, x19
    bd1c:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    bd20:	b	bc90 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x2c>

000000000000bd24 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    bd24:	stp	x29, x30, [sp, #-48]!
    bd28:	str	x21, [sp, #16]
    bd2c:	stp	x20, x19, [sp, #32]
    bd30:	mov	x29, sp
    bd34:	cbz	x0, bd78 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x54>
    bd38:	ldrb	w8, [x0, #248]
    bd3c:	mov	x19, x0
    bd40:	tbnz	w8, #6, bd78 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x54>
    bd44:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bd48:	ldr	x8, [x8, #4024]
    bd4c:	mov	w20, w1
    bd50:	ldrb	w8, [x8]
    bd54:	tbnz	w8, #4, bd8c <scols_table_enable_maxout@@SMARTCOLS_2.25+0x68>
    bd58:	ldrh	w8, [x19, #248]
    bd5c:	cmp	w20, #0x0
    bd60:	cset	w9, ne  // ne = any
    bd64:	mov	w0, wzr
    bd68:	and	w8, w8, #0xffffffdf
    bd6c:	orr	w8, w8, w9, lsl #5
    bd70:	strh	w8, [x19, #248]
    bd74:	b	bd7c <scols_table_enable_maxout@@SMARTCOLS_2.25+0x58>
    bd78:	mov	w0, #0xffffffea            	// #-22
    bd7c:	ldp	x20, x19, [sp, #32]
    bd80:	ldr	x21, [sp, #16]
    bd84:	ldp	x29, x30, [sp], #48
    bd88:	ret
    bd8c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bd90:	ldr	x8, [x8, #4016]
    bd94:	ldr	x21, [x8]
    bd98:	bl	7860 <getpid@plt>
    bd9c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bda0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bda4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bda8:	mov	w2, w0
    bdac:	add	x1, x1, #0xd83
    bdb0:	add	x3, x3, #0xd91
    bdb4:	add	x4, x4, #0xe2e
    bdb8:	mov	x0, x21
    bdbc:	bl	8350 <fprintf@plt>
    bdc0:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bdc4:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bdc8:	add	x8, x8, #0x169
    bdcc:	add	x9, x9, #0x12
    bdd0:	cmp	w20, #0x0
    bdd4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bdd8:	csel	x2, x9, x8, eq  // eq = none
    bddc:	add	x1, x1, #0x6b
    bde0:	mov	x0, x19
    bde4:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    bde8:	b	bd58 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x34>

000000000000bdec <scols_table_enable_minout@@SMARTCOLS_2.35>:
    bdec:	stp	x29, x30, [sp, #-48]!
    bdf0:	str	x21, [sp, #16]
    bdf4:	stp	x20, x19, [sp, #32]
    bdf8:	mov	x29, sp
    bdfc:	cbz	x0, be40 <scols_table_enable_minout@@SMARTCOLS_2.35+0x54>
    be00:	ldrb	w8, [x0, #248]
    be04:	mov	x19, x0
    be08:	tbnz	w8, #5, be40 <scols_table_enable_minout@@SMARTCOLS_2.35+0x54>
    be0c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    be10:	ldr	x8, [x8, #4024]
    be14:	mov	w20, w1
    be18:	ldrb	w8, [x8]
    be1c:	tbnz	w8, #4, be54 <scols_table_enable_minout@@SMARTCOLS_2.35+0x68>
    be20:	ldrh	w8, [x19, #248]
    be24:	cmp	w20, #0x0
    be28:	cset	w9, ne  // ne = any
    be2c:	mov	w0, wzr
    be30:	and	w8, w8, #0xffffffbf
    be34:	orr	w8, w8, w9, lsl #6
    be38:	strh	w8, [x19, #248]
    be3c:	b	be44 <scols_table_enable_minout@@SMARTCOLS_2.35+0x58>
    be40:	mov	w0, #0xffffffea            	// #-22
    be44:	ldp	x20, x19, [sp, #32]
    be48:	ldr	x21, [sp, #16]
    be4c:	ldp	x29, x30, [sp], #48
    be50:	ret
    be54:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    be58:	ldr	x8, [x8, #4016]
    be5c:	ldr	x21, [x8]
    be60:	bl	7860 <getpid@plt>
    be64:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    be68:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    be6c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    be70:	mov	w2, w0
    be74:	add	x1, x1, #0xd83
    be78:	add	x3, x3, #0xd91
    be7c:	add	x4, x4, #0xe2e
    be80:	mov	x0, x21
    be84:	bl	8350 <fprintf@plt>
    be88:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    be8c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    be90:	add	x8, x8, #0x169
    be94:	add	x9, x9, #0x12
    be98:	cmp	w20, #0x0
    be9c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bea0:	csel	x2, x9, x8, eq  // eq = none
    bea4:	add	x1, x1, #0x76
    bea8:	mov	x0, x19
    beac:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    beb0:	b	be20 <scols_table_enable_minout@@SMARTCOLS_2.35+0x34>

000000000000beb4 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    beb4:	cbz	x0, bf0c <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x58>
    beb8:	stp	x29, x30, [sp, #-48]!
    bebc:	str	x21, [sp, #16]
    bec0:	stp	x20, x19, [sp, #32]
    bec4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bec8:	ldr	x8, [x8, #4024]
    becc:	mov	w20, w1
    bed0:	mov	x19, x0
    bed4:	mov	x29, sp
    bed8:	ldrb	w8, [x8]
    bedc:	tbnz	w8, #4, bf14 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x60>
    bee0:	ldrh	w8, [x19, #248]
    bee4:	cmp	w20, #0x0
    bee8:	cset	w9, ne  // ne = any
    beec:	ldr	x21, [sp, #16]
    bef0:	and	w8, w8, #0xffffbfff
    bef4:	orr	w8, w8, w9, lsl #14
    bef8:	strh	w8, [x19, #248]
    befc:	ldp	x20, x19, [sp, #32]
    bf00:	mov	w0, wzr
    bf04:	ldp	x29, x30, [sp], #48
    bf08:	ret
    bf0c:	mov	w0, #0xffffffea            	// #-22
    bf10:	ret
    bf14:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bf18:	ldr	x8, [x8, #4016]
    bf1c:	ldr	x21, [x8]
    bf20:	bl	7860 <getpid@plt>
    bf24:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bf28:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bf2c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bf30:	mov	w2, w0
    bf34:	add	x1, x1, #0xd83
    bf38:	add	x3, x3, #0xd91
    bf3c:	add	x4, x4, #0xe2e
    bf40:	mov	x0, x21
    bf44:	bl	8350 <fprintf@plt>
    bf48:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bf4c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bf50:	add	x8, x8, #0x169
    bf54:	add	x9, x9, #0x12
    bf58:	cmp	w20, #0x0
    bf5c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    bf60:	csel	x2, x9, x8, eq  // eq = none
    bf64:	add	x1, x1, #0x81
    bf68:	mov	x0, x19
    bf6c:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    bf70:	b	bee0 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x2c>

000000000000bf74 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    bf74:	ldrh	w8, [x0, #248]
    bf78:	ubfx	w0, w8, #14, #1
    bf7c:	ret

000000000000bf80 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    bf80:	cbz	x0, bfd8 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x58>
    bf84:	stp	x29, x30, [sp, #-48]!
    bf88:	str	x21, [sp, #16]
    bf8c:	stp	x20, x19, [sp, #32]
    bf90:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bf94:	ldr	x8, [x8, #4024]
    bf98:	mov	w20, w1
    bf9c:	mov	x19, x0
    bfa0:	mov	x29, sp
    bfa4:	ldrb	w8, [x8]
    bfa8:	tbnz	w8, #4, bfe0 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x60>
    bfac:	ldrh	w8, [x19, #248]
    bfb0:	cmp	w20, #0x0
    bfb4:	cset	w9, ne  // ne = any
    bfb8:	ldr	x21, [sp, #16]
    bfbc:	and	w8, w8, #0xffffefff
    bfc0:	orr	w8, w8, w9, lsl #12
    bfc4:	strh	w8, [x19, #248]
    bfc8:	ldp	x20, x19, [sp, #32]
    bfcc:	mov	w0, wzr
    bfd0:	ldp	x29, x30, [sp], #48
    bfd4:	ret
    bfd8:	mov	w0, #0xffffffea            	// #-22
    bfdc:	ret
    bfe0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    bfe4:	ldr	x8, [x8, #4016]
    bfe8:	ldr	x21, [x8]
    bfec:	bl	7860 <getpid@plt>
    bff0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bff4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bff8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    bffc:	mov	w2, w0
    c000:	add	x1, x1, #0xd83
    c004:	add	x3, x3, #0xd91
    c008:	add	x4, x4, #0xe2e
    c00c:	mov	x0, x21
    c010:	bl	8350 <fprintf@plt>
    c014:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c018:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c01c:	add	x8, x8, #0x169
    c020:	add	x9, x9, #0x12
    c024:	cmp	w20, #0x0
    c028:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c02c:	csel	x2, x9, x8, eq  // eq = none
    c030:	add	x1, x1, #0x8c
    c034:	mov	x0, x19
    c038:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    c03c:	b	bfac <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x2c>

000000000000c040 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    c040:	ldrh	w8, [x0, #248]
    c044:	ubfx	w0, w8, #12, #1
    c048:	ret

000000000000c04c <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    c04c:	ldrh	w8, [x0, #248]
    c050:	ubfx	w0, w8, #1, #1
    c054:	ret

000000000000c058 <scols_table_is_empty@@SMARTCOLS_2.25>:
    c058:	ldr	x8, [x0, #32]
    c05c:	cmp	x8, #0x0
    c060:	cset	w0, eq  // eq = none
    c064:	ret

000000000000c068 <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    c068:	ldrh	w8, [x0, #248]
    c06c:	ubfx	w0, w8, #11, #1
    c070:	ret

000000000000c074 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    c074:	ldrh	w8, [x0, #248]
    c078:	ubfx	w0, w8, #7, #1
    c07c:	ret

000000000000c080 <scols_table_is_export@@SMARTCOLS_2.25>:
    c080:	ldr	w8, [x0, #224]
    c084:	cmp	w8, #0x2
    c088:	cset	w0, eq  // eq = none
    c08c:	ret

000000000000c090 <scols_table_is_raw@@SMARTCOLS_2.25>:
    c090:	ldr	w8, [x0, #224]
    c094:	cmp	w8, #0x1
    c098:	cset	w0, eq  // eq = none
    c09c:	ret

000000000000c0a0 <scols_table_is_json@@SMARTCOLS_2.27>:
    c0a0:	ldr	w8, [x0, #224]
    c0a4:	cmp	w8, #0x3
    c0a8:	cset	w0, eq  // eq = none
    c0ac:	ret

000000000000c0b0 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    c0b0:	ldrh	w8, [x0, #248]
    c0b4:	ubfx	w0, w8, #5, #1
    c0b8:	ret

000000000000c0bc <scols_table_is_minout@@SMARTCOLS_2.35>:
    c0bc:	ldrh	w8, [x0, #248]
    c0c0:	ubfx	w0, w8, #6, #1
    c0c4:	ret

000000000000c0c8 <scols_table_is_tree@@SMARTCOLS_2.25>:
    c0c8:	ldr	x8, [x0, #24]
    c0cc:	cmp	x8, #0x0
    c0d0:	cset	w0, ne  // ne = any
    c0d4:	ret

000000000000c0d8 <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    c0d8:	ldr	x0, [x0, #80]
    c0dc:	ret

000000000000c0e0 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    c0e0:	ldr	x0, [x0, #88]
    c0e4:	ret

000000000000c0e8 <scols_sort_table@@SMARTCOLS_2.25>:
    c0e8:	sub	sp, sp, #0x50
    c0ec:	stp	x20, x19, [sp, #64]
    c0f0:	mov	x20, x0
    c0f4:	mov	w0, #0xffffffea            	// #-22
    c0f8:	stp	x29, x30, [sp, #32]
    c0fc:	str	x21, [sp, #48]
    c100:	add	x29, sp, #0x20
    c104:	cbz	x20, c184 <scols_sort_table@@SMARTCOLS_2.25+0x9c>
    c108:	mov	x19, x1
    c10c:	cbz	x1, c184 <scols_sort_table@@SMARTCOLS_2.25+0x9c>
    c110:	ldr	x8, [x19, #128]
    c114:	cbz	x8, c180 <scols_sort_table@@SMARTCOLS_2.25+0x98>
    c118:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    c11c:	ldr	x8, [x8, #4024]
    c120:	ldrb	w8, [x8]
    c124:	tbnz	w8, #4, c198 <scols_sort_table@@SMARTCOLS_2.25+0xb0>
    c128:	adrp	x1, c000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x80>
    c12c:	add	x0, x20, #0x70
    c130:	add	x1, x1, #0x324
    c134:	mov	x2, x19
    c138:	bl	c1e0 <scols_sort_table@@SMARTCOLS_2.25+0xf8>
    c13c:	mov	x0, x20
    c140:	bl	75a0 <scols_table_is_tree@plt>
    c144:	cbz	w0, c184 <scols_sort_table@@SMARTCOLS_2.25+0x9c>
    c148:	add	x0, sp, #0x8
    c14c:	mov	w1, wzr
    c150:	bl	75c0 <scols_reset_iter@plt>
    c154:	add	x1, sp, #0x8
    c158:	add	x2, x29, #0x18
    c15c:	mov	x0, x20
    c160:	bl	7f60 <scols_table_next_line@plt>
    c164:	cbnz	w0, c178 <scols_sort_table@@SMARTCOLS_2.25+0x90>
    c168:	ldr	x0, [x29, #24]
    c16c:	mov	x1, x19
    c170:	bl	c3e8 <scols_sort_table@@SMARTCOLS_2.25+0x300>
    c174:	b	c154 <scols_sort_table@@SMARTCOLS_2.25+0x6c>
    c178:	mov	w0, wzr
    c17c:	b	c184 <scols_sort_table@@SMARTCOLS_2.25+0x9c>
    c180:	mov	w0, #0xffffffea            	// #-22
    c184:	ldp	x20, x19, [sp, #64]
    c188:	ldr	x21, [sp, #48]
    c18c:	ldp	x29, x30, [sp, #32]
    c190:	add	sp, sp, #0x50
    c194:	ret
    c198:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    c19c:	ldr	x8, [x8, #4016]
    c1a0:	ldr	x21, [x8]
    c1a4:	bl	7860 <getpid@plt>
    c1a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c1ac:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c1b0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c1b4:	mov	w2, w0
    c1b8:	add	x1, x1, #0xd83
    c1bc:	add	x3, x3, #0xd91
    c1c0:	add	x4, x4, #0xe2e
    c1c4:	mov	x0, x21
    c1c8:	bl	8350 <fprintf@plt>
    c1cc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c1d0:	add	x1, x1, #0x99
    c1d4:	mov	x0, x20
    c1d8:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    c1dc:	b	c128 <scols_sort_table@@SMARTCOLS_2.25+0x40>
    c1e0:	sub	sp, sp, #0x100
    c1e4:	stp	x29, x30, [sp, #176]
    c1e8:	stp	x26, x25, [sp, #192]
    c1ec:	stp	x24, x23, [sp, #208]
    c1f0:	stp	x22, x21, [sp, #224]
    c1f4:	stp	x20, x19, [sp, #240]
    c1f8:	add	x29, sp, #0xb0
    c1fc:	mov	x19, x2
    c200:	mov	x21, x1
    c204:	mov	x20, x0
    c208:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    c20c:	cbnz	w0, c308 <scols_sort_table@@SMARTCOLS_2.25+0x220>
    c210:	movi	v0.2d, #0x0
    c214:	str	xzr, [sp, #160]
    c218:	stp	q0, q0, [sp, #128]
    c21c:	stp	q0, q0, [sp, #96]
    c220:	stp	q0, q0, [sp, #64]
    c224:	stp	q0, q0, [sp, #32]
    c228:	stp	q0, q0, [sp]
    c22c:	ldr	x8, [x20, #8]
    c230:	str	xzr, [x8]
    c234:	ldr	x3, [x20]
    c238:	cbz	x3, c2ac <scols_sort_table@@SMARTCOLS_2.25+0x1c4>
    c23c:	mov	x22, xzr
    c240:	mov	x23, sp
    c244:	b	c270 <scols_sort_table@@SMARTCOLS_2.25+0x188>
    c248:	mov	x25, xzr
    c24c:	cmp	x25, #0x13
    c250:	cset	w8, hi  // hi = pmore
    c254:	cmp	x25, x22
    c258:	sub	x8, x25, x8
    c25c:	csel	x9, x8, x25, hi  // hi = pmore
    c260:	csel	x22, x8, x22, hi  // hi = pmore
    c264:	str	x3, [x23, x9, lsl #3]
    c268:	mov	x3, x24
    c26c:	cbz	x24, c2b0 <scols_sort_table@@SMARTCOLS_2.25+0x1c8>
    c270:	ldr	x24, [x3]
    c274:	str	xzr, [x3]
    c278:	ldr	x2, [sp]
    c27c:	cbz	x2, c248 <scols_sort_table@@SMARTCOLS_2.25+0x160>
    c280:	mov	x25, xzr
    c284:	mov	x0, x21
    c288:	mov	x1, x19
    c28c:	add	x26, x23, x25, lsl #3
    c290:	bl	c770 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24>
    c294:	ldr	x2, [x26, #8]
    c298:	mov	x3, x0
    c29c:	add	x25, x25, #0x1
    c2a0:	str	xzr, [x26]
    c2a4:	cbnz	x2, c284 <scols_sort_table@@SMARTCOLS_2.25+0x19c>
    c2a8:	b	c24c <scols_sort_table@@SMARTCOLS_2.25+0x164>
    c2ac:	mov	x22, xzr
    c2b0:	mov	x4, xzr
    c2b4:	cbz	x22, c2f0 <scols_sort_table@@SMARTCOLS_2.25+0x208>
    c2b8:	mov	x23, sp
    c2bc:	mov	x24, x22
    c2c0:	b	c2d0 <scols_sort_table@@SMARTCOLS_2.25+0x1e8>
    c2c4:	subs	x24, x24, #0x1
    c2c8:	add	x23, x23, #0x8
    c2cc:	b.eq	c2f0 <scols_sort_table@@SMARTCOLS_2.25+0x208>  // b.none
    c2d0:	ldr	x2, [x23]
    c2d4:	cbz	x2, c2c4 <scols_sort_table@@SMARTCOLS_2.25+0x1dc>
    c2d8:	mov	x0, x21
    c2dc:	mov	x1, x19
    c2e0:	mov	x3, x4
    c2e4:	bl	c770 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24>
    c2e8:	mov	x4, x0
    c2ec:	b	c2c4 <scols_sort_table@@SMARTCOLS_2.25+0x1dc>
    c2f0:	mov	x8, sp
    c2f4:	ldr	x3, [x8, x22, lsl #3]
    c2f8:	mov	x0, x21
    c2fc:	mov	x1, x19
    c300:	mov	x2, x20
    c304:	bl	c810 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc4>
    c308:	ldp	x20, x19, [sp, #240]
    c30c:	ldp	x22, x21, [sp, #224]
    c310:	ldp	x24, x23, [sp, #208]
    c314:	ldp	x26, x25, [sp, #192]
    c318:	ldp	x29, x30, [sp, #176]
    c31c:	add	sp, sp, #0x100
    c320:	ret
    c324:	stp	x29, x30, [sp, #-48]!
    c328:	str	x21, [sp, #16]
    c32c:	stp	x20, x19, [sp, #32]
    c330:	mov	x29, sp
    c334:	cbz	x0, c388 <scols_sort_table@@SMARTCOLS_2.25+0x2a0>
    c338:	cbz	x1, c3a8 <scols_sort_table@@SMARTCOLS_2.25+0x2c0>
    c33c:	mov	x19, x2
    c340:	cbz	x2, c3c8 <scols_sort_table@@SMARTCOLS_2.25+0x2e0>
    c344:	ldr	x8, [x19, #8]
    c348:	sub	x0, x0, #0x30
    c34c:	sub	x20, x1, #0x30
    c350:	mov	x1, x8
    c354:	bl	8340 <scols_line_get_cell@plt>
    c358:	ldr	x1, [x19, #8]
    c35c:	mov	x21, x0
    c360:	mov	x0, x20
    c364:	bl	8340 <scols_line_get_cell@plt>
    c368:	ldp	x8, x2, [x19, #128]
    c36c:	mov	x1, x0
    c370:	mov	x0, x21
    c374:	blr	x8
    c378:	ldp	x20, x19, [sp, #32]
    c37c:	ldr	x21, [sp, #16]
    c380:	ldp	x29, x30, [sp], #48
    c384:	ret
    c388:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
    c38c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c390:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c394:	add	x0, x0, #0xfa3
    c398:	add	x1, x1, #0xeb6
    c39c:	add	x3, x3, #0x170
    c3a0:	mov	w2, #0x5a9                 	// #1449
    c3a4:	bl	8210 <__assert_fail@plt>
    c3a8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c3ac:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c3b0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c3b4:	add	x0, x0, #0x621
    c3b8:	add	x1, x1, #0xeb6
    c3bc:	add	x3, x3, #0x170
    c3c0:	mov	w2, #0x5aa                 	// #1450
    c3c4:	bl	8210 <__assert_fail@plt>
    c3c8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c3cc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c3d0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c3d4:	add	x0, x0, #0x1bc
    c3d8:	add	x1, x1, #0xeb6
    c3dc:	add	x3, x3, #0x170
    c3e0:	mov	w2, #0x5ab                 	// #1451
    c3e4:	bl	8210 <__assert_fail@plt>
    c3e8:	stp	x29, x30, [sp, #-48]!
    c3ec:	stp	x22, x21, [sp, #16]
    c3f0:	add	x21, x0, #0x40
    c3f4:	stp	x20, x19, [sp, #32]
    c3f8:	mov	x20, x0
    c3fc:	mov	x0, x21
    c400:	mov	x29, sp
    c404:	mov	x19, x1
    c408:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    c40c:	cbnz	w0, c448 <scols_sort_table@@SMARTCOLS_2.25+0x360>
    c410:	ldr	x22, [x21]
    c414:	cmp	x22, x21
    c418:	b.eq	c434 <scols_sort_table@@SMARTCOLS_2.25+0x34c>  // b.none
    c41c:	sub	x0, x22, #0x50
    c420:	mov	x1, x19
    c424:	bl	c3e8 <scols_sort_table@@SMARTCOLS_2.25+0x300>
    c428:	ldr	x22, [x22]
    c42c:	cmp	x22, x21
    c430:	b.ne	c41c <scols_sort_table@@SMARTCOLS_2.25+0x334>  // b.any
    c434:	adrp	x1, c000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x80>
    c438:	add	x1, x1, #0x8e0
    c43c:	mov	x0, x21
    c440:	mov	x2, x19
    c444:	bl	c1e0 <scols_sort_table@@SMARTCOLS_2.25+0xf8>
    c448:	mov	x0, x20
    c44c:	bl	c9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x258>
    c450:	cbz	w0, c494 <scols_sort_table@@SMARTCOLS_2.25+0x3ac>
    c454:	ldr	x0, [x20, #128]
    c458:	ldr	x21, [x0, #32]!
    c45c:	cmp	x21, x0
    c460:	b.eq	c484 <scols_sort_table@@SMARTCOLS_2.25+0x39c>  // b.none
    c464:	sub	x0, x21, #0x50
    c468:	mov	x1, x19
    c46c:	bl	c3e8 <scols_sort_table@@SMARTCOLS_2.25+0x300>
    c470:	ldr	x8, [x20, #128]
    c474:	ldr	x21, [x21]
    c478:	add	x0, x8, #0x20
    c47c:	cmp	x21, x0
    c480:	b.ne	c464 <scols_sort_table@@SMARTCOLS_2.25+0x37c>  // b.any
    c484:	adrp	x1, c000 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x80>
    c488:	add	x1, x1, #0x8e0
    c48c:	mov	x2, x19
    c490:	bl	c1e0 <scols_sort_table@@SMARTCOLS_2.25+0xf8>
    c494:	ldp	x20, x19, [sp, #32]
    c498:	ldp	x22, x21, [sp, #16]
    c49c:	ldp	x29, x30, [sp], #48
    c4a0:	ret

000000000000c4a4 <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    c4a4:	sub	sp, sp, #0x40
    c4a8:	stp	x29, x30, [sp, #32]
    c4ac:	stp	x20, x19, [sp, #48]
    c4b0:	add	x29, sp, #0x20
    c4b4:	cbz	x0, c524 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x80>
    c4b8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    c4bc:	ldr	x8, [x8, #4024]
    c4c0:	mov	x19, x0
    c4c4:	ldrb	w8, [x8]
    c4c8:	tbnz	w8, #4, c540 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x9c>
    c4cc:	mov	x0, sp
    c4d0:	mov	w1, wzr
    c4d4:	bl	75c0 <scols_reset_iter@plt>
    c4d8:	mov	x1, sp
    c4dc:	sub	x2, x29, #0x8
    c4e0:	mov	x0, x19
    c4e4:	bl	7f60 <scols_table_next_line@plt>
    c4e8:	mov	w8, w0
    c4ec:	mov	w0, wzr
    c4f0:	cbnz	w8, c530 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x8c>
    c4f4:	b	c50c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x68>
    c4f8:	mov	x1, sp
    c4fc:	sub	x2, x29, #0x8
    c500:	mov	x0, x19
    c504:	bl	7f60 <scols_table_next_line@plt>
    c508:	cbnz	w0, c52c <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x88>
    c50c:	ldur	x0, [x29, #-8]
    c510:	ldr	x8, [x0, #112]
    c514:	cbnz	x8, c4f8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x54>
    c518:	mov	x1, xzr
    c51c:	bl	c588 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xe4>
    c520:	b	c4f8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x54>
    c524:	mov	w0, #0xffffffea            	// #-22
    c528:	b	c530 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x8c>
    c52c:	mov	w0, wzr
    c530:	ldp	x20, x19, [sp, #48]
    c534:	ldp	x29, x30, [sp, #32]
    c538:	add	sp, sp, #0x40
    c53c:	ret
    c540:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    c544:	ldr	x8, [x8, #4016]
    c548:	ldr	x20, [x8]
    c54c:	bl	7860 <getpid@plt>
    c550:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c554:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c558:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c55c:	mov	w2, w0
    c560:	add	x1, x1, #0xd83
    c564:	add	x3, x3, #0xd91
    c568:	add	x4, x4, #0xe2e
    c56c:	mov	x0, x20
    c570:	bl	8350 <fprintf@plt>
    c574:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c578:	add	x1, x1, #0xa7
    c57c:	mov	x0, x19
    c580:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    c584:	b	c4cc <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x28>
    c588:	stp	x29, x30, [sp, #-48]!
    c58c:	stp	x20, x19, [sp, #32]
    c590:	mov	x19, x0
    c594:	str	x21, [sp, #16]
    c598:	mov	x29, sp
    c59c:	cbz	x1, c5bc <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x118>
    c5a0:	add	x21, x19, #0x30
    c5a4:	mov	x0, x21
    c5a8:	mov	x20, x1
    c5ac:	bl	a9cc <scols_table_remove_column@@SMARTCOLS_2.25+0xd8>
    c5b0:	add	x1, x20, #0x30
    c5b4:	mov	x0, x21
    c5b8:	bl	ab88 <scols_table_move_column@@SMARTCOLS_2.30+0x190>
    c5bc:	add	x20, x19, #0x40
    c5c0:	mov	x0, x20
    c5c4:	bl	a84c <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    c5c8:	cbnz	w0, c5f4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x150>
    c5cc:	ldr	x21, [x20]
    c5d0:	cmp	x21, x20
    c5d4:	b.eq	c5f4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x150>  // b.none
    c5d8:	sub	x0, x21, #0x50
    c5dc:	mov	x1, x19
    c5e0:	bl	c588 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xe4>
    c5e4:	ldr	x21, [x21]
    c5e8:	mov	x19, x0
    c5ec:	cmp	x21, x20
    c5f0:	b.ne	c5d8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x134>  // b.any
    c5f4:	mov	x0, x19
    c5f8:	ldp	x20, x19, [sp, #32]
    c5fc:	ldr	x21, [sp, #16]
    c600:	ldp	x29, x30, [sp], #48
    c604:	ret

000000000000c608 <scols_table_set_termforce@@SMARTCOLS_2.29>:
    c608:	cbz	x0, c61c <scols_table_set_termforce@@SMARTCOLS_2.29+0x14>
    c60c:	mov	x8, x0
    c610:	mov	w0, wzr
    c614:	str	w1, [x8, #64]
    c618:	ret
    c61c:	mov	w0, #0xffffffea            	// #-22
    c620:	ret

000000000000c624 <scols_table_get_termforce@@SMARTCOLS_2.29>:
    c624:	ldr	w0, [x0, #64]
    c628:	ret

000000000000c62c <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    c62c:	stp	x29, x30, [sp, #-48]!
    c630:	str	x21, [sp, #16]
    c634:	stp	x20, x19, [sp, #32]
    c638:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    c63c:	ldr	x8, [x8, #4024]
    c640:	mov	x19, x1
    c644:	mov	x20, x0
    c648:	mov	x29, sp
    c64c:	ldrb	w8, [x8]
    c650:	tbnz	w8, #4, c66c <scols_table_set_termwidth@@SMARTCOLS_2.29+0x40>
    c654:	str	x19, [x20, #40]
    c658:	ldp	x20, x19, [sp, #32]
    c65c:	ldr	x21, [sp, #16]
    c660:	mov	w0, wzr
    c664:	ldp	x29, x30, [sp], #48
    c668:	ret
    c66c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    c670:	ldr	x8, [x8, #4016]
    c674:	ldr	x21, [x8]
    c678:	bl	7860 <getpid@plt>
    c67c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c680:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c684:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c688:	mov	w2, w0
    c68c:	add	x1, x1, #0xd83
    c690:	add	x3, x3, #0xd91
    c694:	add	x4, x4, #0xe2e
    c698:	mov	x0, x21
    c69c:	bl	8350 <fprintf@plt>
    c6a0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c6a4:	add	x1, x1, #0xbd
    c6a8:	mov	x0, x20
    c6ac:	mov	x2, x19
    c6b0:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    c6b4:	b	c654 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x28>

000000000000c6b8 <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    c6b8:	ldr	x0, [x0, #40]
    c6bc:	ret

000000000000c6c0 <scols_table_set_termheight@@SMARTCOLS_2.31>:
    c6c0:	stp	x29, x30, [sp, #-48]!
    c6c4:	str	x21, [sp, #16]
    c6c8:	stp	x20, x19, [sp, #32]
    c6cc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    c6d0:	ldr	x8, [x8, #4024]
    c6d4:	mov	x19, x1
    c6d8:	mov	x20, x0
    c6dc:	mov	x29, sp
    c6e0:	ldrb	w8, [x8]
    c6e4:	tbnz	w8, #4, c700 <scols_table_set_termheight@@SMARTCOLS_2.31+0x40>
    c6e8:	str	x19, [x20, #48]
    c6ec:	ldp	x20, x19, [sp, #32]
    c6f0:	ldr	x21, [sp, #16]
    c6f4:	mov	w0, wzr
    c6f8:	ldp	x29, x30, [sp], #48
    c6fc:	ret
    c700:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    c704:	ldr	x8, [x8, #4016]
    c708:	ldr	x21, [x8]
    c70c:	bl	7860 <getpid@plt>
    c710:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c714:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c718:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c71c:	mov	w2, w0
    c720:	add	x1, x1, #0xd83
    c724:	add	x3, x3, #0xd91
    c728:	add	x4, x4, #0xe2e
    c72c:	mov	x0, x21
    c730:	bl	8350 <fprintf@plt>
    c734:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c738:	add	x1, x1, #0xd6
    c73c:	mov	x0, x20
    c740:	mov	x2, x19
    c744:	bl	a0d8 <scols_new_table@@SMARTCOLS_2.25+0x10c>
    c748:	b	c6e8 <scols_table_set_termheight@@SMARTCOLS_2.31+0x28>

000000000000c74c <scols_table_get_termheight@@SMARTCOLS_2.31>:
    c74c:	ldr	x0, [x0, #48]
    c750:	ret
    c754:	str	x0, [x2, #8]
    c758:	stp	x2, x1, [x0]
    c75c:	str	x0, [x1]
    c760:	ret
    c764:	str	x0, [x1, #8]
    c768:	str	x1, [x0]
    c76c:	ret
    c770:	stp	x29, x30, [sp, #-64]!
    c774:	mov	x29, sp
    c778:	cmp	x2, #0x0
    c77c:	str	x23, [sp, #16]
    c780:	stp	x20, x19, [sp, #48]
    c784:	mov	x19, x3
    c788:	mov	x20, x2
    c78c:	add	x23, x29, #0x18
    c790:	cset	w8, ne  // ne = any
    c794:	stp	x22, x21, [sp, #32]
    c798:	cbz	x2, c7ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0>
    c79c:	cbz	x19, c7ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0>
    c7a0:	mov	x21, x1
    c7a4:	mov	x22, x0
    c7a8:	add	x23, x29, #0x18
    c7ac:	mov	x0, x20
    c7b0:	mov	x1, x19
    c7b4:	mov	x2, x21
    c7b8:	blr	x22
    c7bc:	cmp	w0, #0x0
    c7c0:	b.le	c7d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x84>
    c7c4:	str	x19, [x23]
    c7c8:	ldr	x19, [x19]
    c7cc:	b	c7d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8c>
    c7d0:	str	x20, [x23]
    c7d4:	ldr	x20, [x20]
    c7d8:	ldr	x23, [x23]
    c7dc:	cmp	x20, #0x0
    c7e0:	cset	w8, ne  // ne = any
    c7e4:	cbz	x20, c7ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0>
    c7e8:	cbnz	x19, c7ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x60>
    c7ec:	cmp	w8, #0x0
    c7f0:	csel	x8, x20, x19, ne  // ne = any
    c7f4:	str	x8, [x23]
    c7f8:	ldr	x0, [x29, #24]
    c7fc:	ldp	x20, x19, [sp, #48]
    c800:	ldp	x22, x21, [sp, #32]
    c804:	ldr	x23, [sp, #16]
    c808:	ldp	x29, x30, [sp], #64
    c80c:	ret
    c810:	stp	x29, x30, [sp, #-64]!
    c814:	cmp	x3, #0x0
    c818:	stp	x24, x23, [sp, #16]
    c81c:	stp	x22, x21, [sp, #32]
    c820:	stp	x20, x19, [sp, #48]
    c824:	mov	x22, x4
    c828:	mov	x23, x3
    c82c:	mov	x19, x2
    c830:	mov	x20, x1
    c834:	mov	x21, x0
    c838:	cset	w8, ne  // ne = any
    c83c:	mov	x24, x2
    c840:	mov	x29, sp
    c844:	cbz	x3, c894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x148>
    c848:	cbz	x22, c894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x148>
    c84c:	mov	x0, x23
    c850:	mov	x1, x22
    c854:	mov	x2, x20
    c858:	blr	x21
    c85c:	cmp	w0, #0x0
    c860:	b.le	c874 <scols_table_get_termheight@@SMARTCOLS_2.31+0x128>
    c864:	str	x22, [x24]
    c868:	str	x24, [x22, #8]
    c86c:	ldr	x22, [x22]
    c870:	b	c880 <scols_table_get_termheight@@SMARTCOLS_2.31+0x134>
    c874:	str	x23, [x24]
    c878:	str	x24, [x23, #8]
    c87c:	ldr	x23, [x23]
    c880:	ldr	x24, [x24]
    c884:	cmp	x23, #0x0
    c888:	cset	w8, ne  // ne = any
    c88c:	cbz	x23, c894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x148>
    c890:	cbnz	x22, c84c <scols_table_get_termheight@@SMARTCOLS_2.31+0x100>
    c894:	cmp	w8, #0x0
    c898:	csel	x8, x23, x22, ne  // ne = any
    c89c:	str	x8, [x24]
    c8a0:	ldr	x0, [x24]
    c8a4:	mov	x2, x20
    c8a8:	mov	x22, x24
    c8ac:	mov	x1, x0
    c8b0:	blr	x21
    c8b4:	ldr	x24, [x24]
    c8b8:	ldr	x8, [x24]
    c8bc:	str	x22, [x24, #8]
    c8c0:	cbnz	x8, c8a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x154>
    c8c4:	str	x19, [x24]
    c8c8:	str	x24, [x19, #8]
    c8cc:	ldp	x20, x19, [sp, #48]
    c8d0:	ldp	x22, x21, [sp, #32]
    c8d4:	ldp	x24, x23, [sp, #16]
    c8d8:	ldp	x29, x30, [sp], #64
    c8dc:	ret
    c8e0:	stp	x29, x30, [sp, #-48]!
    c8e4:	str	x21, [sp, #16]
    c8e8:	stp	x20, x19, [sp, #32]
    c8ec:	mov	x29, sp
    c8f0:	cbz	x0, c944 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f8>
    c8f4:	cbz	x1, c964 <scols_table_get_termheight@@SMARTCOLS_2.31+0x218>
    c8f8:	mov	x19, x2
    c8fc:	cbz	x2, c984 <scols_table_get_termheight@@SMARTCOLS_2.31+0x238>
    c900:	ldr	x8, [x19, #8]
    c904:	sub	x0, x0, #0x50
    c908:	sub	x20, x1, #0x50
    c90c:	mov	x1, x8
    c910:	bl	8340 <scols_line_get_cell@plt>
    c914:	ldr	x1, [x19, #8]
    c918:	mov	x21, x0
    c91c:	mov	x0, x20
    c920:	bl	8340 <scols_line_get_cell@plt>
    c924:	ldp	x8, x2, [x19, #128]
    c928:	mov	x1, x0
    c92c:	mov	x0, x21
    c930:	blr	x8
    c934:	ldp	x20, x19, [sp, #32]
    c938:	ldr	x21, [sp, #16]
    c93c:	ldp	x29, x30, [sp], #48
    c940:	ret
    c944:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
    c948:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c94c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c950:	add	x0, x0, #0xfa3
    c954:	add	x1, x1, #0xeb6
    c958:	add	x3, x3, #0x1bf
    c95c:	mov	w2, #0x5bc                 	// #1468
    c960:	bl	8210 <__assert_fail@plt>
    c964:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c968:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c96c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c970:	add	x0, x0, #0x621
    c974:	add	x1, x1, #0xeb6
    c978:	add	x3, x3, #0x1bf
    c97c:	mov	w2, #0x5bd                 	// #1469
    c980:	bl	8210 <__assert_fail@plt>
    c984:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c988:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    c98c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    c990:	add	x0, x0, #0x1bc
    c994:	add	x1, x1, #0xeb6
    c998:	add	x3, x3, #0x1bf
    c99c:	mov	w2, #0x5be                 	// #1470
    c9a0:	bl	8210 <__assert_fail@plt>
    c9a4:	stp	x29, x30, [sp, #-16]!
    c9a8:	mov	x29, sp
    c9ac:	cbz	x0, c9c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x278>
    c9b0:	ldr	x8, [x0, #128]
    c9b4:	cbz	x8, c9cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x280>
    c9b8:	add	x0, x0, #0x60
    c9bc:	add	x1, x8, #0x10
    c9c0:	bl	c9d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28c>
    c9c4:	ldp	x29, x30, [sp], #16
    c9c8:	ret
    c9cc:	mov	w0, wzr
    c9d0:	ldp	x29, x30, [sp], #16
    c9d4:	ret
    c9d8:	ldr	x8, [x1]
    c9dc:	cmp	x8, x0
    c9e0:	cset	w0, eq  // eq = none
    c9e4:	ret
    c9e8:	stp	x29, x30, [sp, #-64]!
    c9ec:	stp	x24, x23, [sp, #16]
    c9f0:	stp	x22, x21, [sp, #32]
    c9f4:	stp	x20, x19, [sp, #48]
    c9f8:	mov	x29, sp
    c9fc:	cbz	x0, cb6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x420>
    ca00:	mov	x22, x1
    ca04:	cbz	x1, cb8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x440>
    ca08:	mov	x21, x2
    ca0c:	cbz	x2, cbac <scols_table_get_termheight@@SMARTCOLS_2.31+0x460>
    ca10:	mov	x19, x3
    ca14:	cbz	x3, cbcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x480>
    ca18:	ldr	x8, [x21, #8]
    ca1c:	ldr	x9, [x0, #16]
    ca20:	mov	x20, x0
    ca24:	cmp	x8, x9
    ca28:	b.hi	cbec <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a0>  // b.pmore
    ca2c:	mov	x0, x19
    ca30:	bl	10290 <scols_get_library_version@@SMARTCOLS_2.25+0x21c>
    ca34:	ldr	x1, [x21, #8]
    ca38:	mov	x0, x22
    ca3c:	bl	8340 <scols_line_get_cell@plt>
    ca40:	cbz	x0, ca50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x304>
    ca44:	bl	7710 <scols_cell_get_data@plt>
    ca48:	mov	x23, x0
    ca4c:	b	ca54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x308>
    ca50:	mov	x23, xzr
    ca54:	mov	x0, x21
    ca58:	bl	7f90 <scols_column_is_tree@plt>
    ca5c:	cbz	w0, cadc <scols_table_get_termheight@@SMARTCOLS_2.31+0x390>
    ca60:	mov	x0, x20
    ca64:	bl	7ea0 <scols_table_is_json@plt>
    ca68:	cbnz	w0, ca84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x338>
    ca6c:	ldrb	w8, [x21, #224]
    ca70:	tbz	w8, #1, ca84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x338>
    ca74:	mov	x0, x20
    ca78:	mov	x1, x22
    ca7c:	mov	x2, x19
    ca80:	bl	cc0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>
    ca84:	ldr	x8, [x22, #112]
    ca88:	cbz	x8, ca98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x34c>
    ca8c:	mov	x0, x20
    ca90:	bl	7ea0 <scols_table_is_json@plt>
    ca94:	cbz	w0, caf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a8>
    ca98:	mov	w24, wzr
    ca9c:	cbnz	w24, cac4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>
    caa0:	ldr	x8, [x22, #112]
    caa4:	cbnz	x8, cab0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x364>
    caa8:	ldrb	w8, [x21, #224]
    caac:	tbz	w8, #1, cac4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>
    cab0:	mov	x0, x20
    cab4:	bl	7ea0 <scols_table_is_json@plt>
    cab8:	cbnz	w0, cac4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x378>
    cabc:	mov	x0, x19
    cac0:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x35c>
    cac4:	cbz	x23, cb30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e4>
    cac8:	cbnz	w24, cb30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e4>
    cacc:	mov	x0, x19
    cad0:	mov	x1, x23
    cad4:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    cad8:	b	caec <scols_table_get_termheight@@SMARTCOLS_2.31+0x3a0>
    cadc:	cbz	x23, cb2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e0>
    cae0:	mov	x0, x19
    cae4:	mov	x1, x23
    cae8:	bl	1039c <scols_get_library_version@@SMARTCOLS_2.25+0x328>
    caec:	mov	w24, w0
    caf0:	b	cb30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3e4>
    caf4:	ldr	x1, [x22, #112]
    caf8:	mov	x0, x20
    cafc:	mov	x2, x19
    cb00:	bl	cf24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7d8>
    cb04:	mov	w24, w0
    cb08:	cbnz	w0, ca9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x350>
    cb0c:	mov	x0, x22
    cb10:	bl	cfec <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a0>
    cb14:	ldr	x8, [x20, #176]
    cb18:	cbz	w0, cb48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3fc>
    cb1c:	ldr	x8, [x8, #24]
    cb20:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cb24:	add	x9, x9, #0xfce
    cb28:	b	cb54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x408>
    cb2c:	mov	w24, wzr
    cb30:	mov	w0, w24
    cb34:	ldp	x20, x19, [sp, #48]
    cb38:	ldp	x22, x21, [sp, #32]
    cb3c:	ldp	x24, x23, [sp, #16]
    cb40:	ldp	x29, x30, [sp], #64
    cb44:	ret
    cb48:	ldr	x8, [x8, #8]
    cb4c:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cb50:	add	x9, x9, #0xfc8
    cb54:	cmp	x8, #0x0
    cb58:	csel	x1, x9, x8, eq  // eq = none
    cb5c:	mov	x0, x19
    cb60:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    cb64:	mov	w24, w0
    cb68:	b	ca9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x350>
    cb6c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cb70:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cb74:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cb78:	add	x0, x0, #0xeb3
    cb7c:	add	x1, x1, #0x21b
    cb80:	add	x3, x3, #0x234
    cb84:	mov	w2, #0x25c                 	// #604
    cb88:	bl	8210 <__assert_fail@plt>
    cb8c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cb90:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cb94:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cb98:	add	x0, x0, #0x2ae
    cb9c:	add	x1, x1, #0x21b
    cba0:	add	x3, x3, #0x234
    cba4:	mov	w2, #0x25d                 	// #605
    cba8:	bl	8210 <__assert_fail@plt>
    cbac:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbb0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbb4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbb8:	add	x0, x0, #0x1bc
    cbbc:	add	x1, x1, #0x21b
    cbc0:	add	x3, x3, #0x234
    cbc4:	mov	w2, #0x25e                 	// #606
    cbc8:	bl	8210 <__assert_fail@plt>
    cbcc:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbd0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbd4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbd8:	add	x0, x0, #0x2b1
    cbdc:	add	x1, x1, #0x21b
    cbe0:	add	x3, x3, #0x234
    cbe4:	mov	w2, #0x25f                 	// #607
    cbe8:	bl	8210 <__assert_fail@plt>
    cbec:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbf0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbf4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cbf8:	add	x0, x0, #0x2b5
    cbfc:	add	x1, x1, #0x21b
    cc00:	add	x3, x3, #0x234
    cc04:	mov	w2, #0x260                 	// #608
    cc08:	bl	8210 <__assert_fail@plt>
    cc0c:	sub	sp, sp, #0x70
    cc10:	stp	x29, x30, [sp, #16]
    cc14:	stp	x28, x27, [sp, #32]
    cc18:	stp	x26, x25, [sp, #48]
    cc1c:	stp	x24, x23, [sp, #64]
    cc20:	stp	x22, x21, [sp, #80]
    cc24:	stp	x20, x19, [sp, #96]
    cc28:	str	xzr, [sp, #8]
    cc2c:	ldrb	w8, [x0, #248]
    cc30:	mov	x19, x2
    cc34:	mov	x20, x0
    cc38:	mov	x22, x1
    cc3c:	add	x29, sp, #0x10
    cc40:	tbnz	w8, #3, cc60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x514>
    cc44:	ldr	x8, [x20, #176]
    cc48:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cc4c:	add	x9, x9, #0x80f
    cc50:	ldr	x8, [x8, #96]
    cc54:	cmp	x8, #0x0
    cc58:	csel	x21, x9, x8, eq  // eq = none
    cc5c:	b	cc68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x51c>
    cc60:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    cc64:	add	x21, x21, #0xc2b
    cc68:	mov	x0, x20
    cc6c:	bl	e760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2014>
    cc70:	cbz	w0, ceb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x768>
    cc74:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    cc78:	ldr	x8, [x8, #4024]
    cc7c:	ldrb	w8, [x8]
    cc80:	tbnz	w8, #3, ced4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
    cc84:	ldrb	w8, [x20, #248]
    cc88:	tbnz	w8, #4, ceb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x768>
    cc8c:	ldr	x8, [x20, #152]
    cc90:	cbz	x8, cea0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x754>
    cc94:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    cc98:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cc9c:	adrp	x25, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cca0:	adrp	x27, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cca4:	adrp	x26, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cca8:	mov	x22, xzr
    ccac:	mov	w28, wzr
    ccb0:	add	x23, x23, #0xc2b
    ccb4:	add	x24, x24, #0x80f
    ccb8:	add	x25, x25, #0x20e
    ccbc:	add	x27, x27, #0xae4
    ccc0:	add	x26, x26, #0xfd1
    ccc4:	b	ccec <scols_table_get_termheight@@SMARTCOLS_2.31+0x5a0>
    ccc8:	mov	w1, #0x3                   	// #3
    cccc:	mov	x0, x19
    ccd0:	bl	10344 <scols_get_library_version@@SMARTCOLS_2.25+0x2d0>
    ccd4:	mov	w8, wzr
    ccd8:	cbnz	w8, ce98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x74c>
    ccdc:	ldr	x8, [x20, #152]
    cce0:	add	x22, x22, #0x3
    cce4:	cmp	x22, x8
    cce8:	b.cs	ce98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x74c>  // b.hs, b.nlast
    ccec:	ldr	x8, [x20, #144]
    ccf0:	ldr	x8, [x8, x22, lsl #3]
    ccf4:	cbz	x8, cd2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e0>
    ccf8:	ldr	w8, [x8, #64]
    ccfc:	sub	w8, w8, #0x1
    cd00:	cmp	w8, #0x6
    cd04:	b.hi	ce8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x740>  // b.pmore
    cd08:	adr	x9, cd18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5cc>
    cd0c:	ldrb	w10, [x25, x8]
    cd10:	add	x9, x9, x10, lsl #2
    cd14:	br	x9
    cd18:	ldr	x8, [x20, #176]
    cd1c:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cd20:	add	x9, x9, #0xfd3
    cd24:	ldr	x8, [x8, #48]
    cd28:	b	cd70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x624>
    cd2c:	ldrb	w8, [x20, #248]
    cd30:	mov	x2, x23
    cd34:	tbnz	w8, #3, ccc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x57c>
    cd38:	ldr	x8, [x20, #176]
    cd3c:	ldr	x8, [x8, #96]
    cd40:	cmp	x8, #0x0
    cd44:	csel	x2, x24, x8, eq  // eq = none
    cd48:	b	ccc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x57c>
    cd4c:	ldr	x8, [x20, #176]
    cd50:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cd54:	add	x9, x9, #0xfdb
    cd58:	ldr	x8, [x8, #64]
    cd5c:	b	cd70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x624>
    cd60:	ldr	x8, [x20, #176]
    cd64:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cd68:	add	x9, x9, #0x4e6
    cd6c:	ldr	x8, [x8, #56]
    cd70:	cmp	x8, #0x0
    cd74:	csel	x1, x9, x8, eq  // eq = none
    cd78:	mov	x0, x19
    cd7c:	b	ce88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x73c>
    cd80:	mov	x0, x19
    cd84:	mov	x1, x21
    cd88:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    cd8c:	ldr	x8, [x20, #176]
    cd90:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cd94:	add	x9, x9, #0xfc8
    cd98:	ldr	x8, [x8, #80]
    cd9c:	b	cdd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x688>
    cda0:	ldrb	w8, [x20, #248]
    cda4:	mov	x1, x23
    cda8:	tbnz	w8, #3, cdbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x670>
    cdac:	ldr	x8, [x20, #176]
    cdb0:	ldr	x8, [x8, #96]
    cdb4:	cmp	x8, #0x0
    cdb8:	csel	x1, x24, x8, eq  // eq = none
    cdbc:	mov	x0, x19
    cdc0:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    cdc4:	ldr	x8, [x20, #176]
    cdc8:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cdcc:	add	x9, x9, #0xfce
    cdd0:	ldr	x8, [x8, #72]
    cdd4:	cmp	x8, #0x0
    cdd8:	csel	x1, x9, x8, eq  // eq = none
    cddc:	mov	x0, x19
    cde0:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    cde4:	add	x1, x22, #0x3
    cde8:	add	x2, sp, #0x8
    cdec:	mov	x0, x20
    cdf0:	bl	e784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2038>
    cdf4:	cbz	w0, ce1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6d0>
    cdf8:	ldr	x8, [x20, #176]
    cdfc:	ldr	x9, [sp, #8]
    ce00:	mov	x0, x19
    ce04:	ldr	x8, [x8, #40]
    ce08:	add	x1, x9, #0x1
    ce0c:	cmp	x8, #0x0
    ce10:	csel	x2, x27, x8, eq  // eq = none
    ce14:	bl	10344 <scols_get_library_version@@SMARTCOLS_2.25+0x2d0>
    ce18:	mov	w28, #0x1                   	// #1
    ce1c:	ldr	x8, [x20, #176]
    ce20:	ldr	x8, [x8, #40]
    ce24:	cmp	x8, #0x0
    ce28:	csel	x21, x27, x8, eq  // eq = none
    ce2c:	b	ce8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x740>
    ce30:	ldr	x8, [x20, #176]
    ce34:	mov	x0, x19
    ce38:	ldr	x8, [x8, #32]
    ce3c:	cmp	x8, #0x0
    ce40:	csel	x1, x26, x8, eq  // eq = none
    ce44:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    ce48:	mov	w1, #0x2                   	// #2
    ce4c:	mov	x0, x19
    ce50:	mov	x2, x21
    ce54:	bl	10344 <scols_get_library_version@@SMARTCOLS_2.25+0x2d0>
    ce58:	b	ce8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x740>
    ce5c:	mov	x0, x19
    ce60:	mov	x1, x21
    ce64:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    ce68:	ldr	x8, [x20, #176]
    ce6c:	mov	x0, x19
    ce70:	ldr	x8, [x8, #32]
    ce74:	cmp	x8, #0x0
    ce78:	csel	x1, x26, x8, eq  // eq = none
    ce7c:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    ce80:	mov	x0, x19
    ce84:	mov	x1, x21
    ce88:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    ce8c:	cmp	w28, #0x0
    ce90:	cset	w8, ne  // ne = any
    ce94:	cbz	w8, ccdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x590>
    ce98:	cbnz	w28, ceb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x768>
    ce9c:	b	cea8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x75c>
    cea0:	mov	w28, wzr
    cea4:	cbnz	w28, ceb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x768>
    cea8:	mov	x0, x19
    ceac:	mov	x1, x21
    ceb0:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    ceb4:	ldp	x20, x19, [sp, #96]
    ceb8:	ldp	x22, x21, [sp, #80]
    cebc:	ldp	x24, x23, [sp, #64]
    cec0:	ldp	x26, x25, [sp, #48]
    cec4:	ldp	x28, x27, [sp, #32]
    cec8:	ldp	x29, x30, [sp, #16]
    cecc:	add	sp, sp, #0x70
    ced0:	ret
    ced4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ced8:	ldr	x8, [x8, #4016]
    cedc:	ldr	x23, [x8]
    cee0:	bl	7860 <getpid@plt>
    cee4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cee8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ceec:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cef0:	mov	w2, w0
    cef4:	add	x1, x1, #0xd83
    cef8:	add	x3, x3, #0xd91
    cefc:	add	x4, x4, #0xdd9
    cf00:	mov	x0, x23
    cf04:	bl	8350 <fprintf@plt>
    cf08:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cf0c:	add	x1, x1, #0x4d0
    cf10:	mov	x0, x22
    cf14:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    cf18:	ldrb	w8, [x20, #248]
    cf1c:	tbz	w8, #4, cc8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x540>
    cf20:	b	ceb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x768>
    cf24:	stp	x29, x30, [sp, #-48]!
    cf28:	str	x21, [sp, #16]
    cf2c:	stp	x20, x19, [sp, #32]
    cf30:	mov	x29, sp
    cf34:	cbz	x1, cfac <scols_table_get_termheight@@SMARTCOLS_2.31+0x860>
    cf38:	mov	x19, x2
    cf3c:	cbz	x2, cfcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x880>
    cf40:	mov	x21, x1
    cf44:	ldr	x1, [x1, #112]
    cf48:	cbz	x1, cf74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x828>
    cf4c:	mov	x2, x19
    cf50:	mov	x20, x0
    cf54:	bl	cf24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7d8>
    cf58:	cbnz	w0, cf9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x850>
    cf5c:	mov	x0, x21
    cf60:	bl	cfec <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a0>
    cf64:	cbz	w0, cf7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x830>
    cf68:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cf6c:	add	x1, x1, #0x80e
    cf70:	b	cf94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x848>
    cf74:	mov	w0, wzr
    cf78:	b	cf9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x850>
    cf7c:	ldr	x8, [x20, #176]
    cf80:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    cf84:	add	x9, x9, #0xfcb
    cf88:	ldr	x8, [x8, #16]
    cf8c:	cmp	x8, #0x0
    cf90:	csel	x1, x9, x8, eq  // eq = none
    cf94:	mov	x0, x19
    cf98:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    cf9c:	ldp	x20, x19, [sp, #32]
    cfa0:	ldr	x21, [sp, #16]
    cfa4:	ldp	x29, x30, [sp], #48
    cfa8:	ret
    cfac:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cfb0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cfb4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cfb8:	add	x0, x0, #0x2ae
    cfbc:	add	x1, x1, #0x21b
    cfc0:	add	x3, x3, #0x4ea
    cfc4:	mov	w2, #0x63                  	// #99
    cfc8:	bl	8210 <__assert_fail@plt>
    cfcc:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cfd0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cfd4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    cfd8:	add	x0, x0, #0x2b1
    cfdc:	add	x1, x1, #0x21b
    cfe0:	add	x3, x3, #0x4ea
    cfe4:	mov	w2, #0x64                  	// #100
    cfe8:	bl	8210 <__assert_fail@plt>
    cfec:	stp	x29, x30, [sp, #-16]!
    cff0:	mov	x29, sp
    cff4:	cbz	x0, d00c <scols_table_get_termheight@@SMARTCOLS_2.31+0x8c0>
    cff8:	ldr	x8, [x0, #112]
    cffc:	cbz	x8, d014 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8c8>
    d000:	add	x0, x0, #0x50
    d004:	add	x1, x8, #0x40
    d008:	bl	e7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2088>
    d00c:	ldp	x29, x30, [sp], #16
    d010:	ret
    d014:	mov	w0, wzr
    d018:	ldp	x29, x30, [sp], #16
    d01c:	ret
    d020:	sub	sp, sp, #0x60
    d024:	stp	x29, x30, [sp, #16]
    d028:	str	x25, [sp, #32]
    d02c:	stp	x24, x23, [sp, #48]
    d030:	stp	x22, x21, [sp, #64]
    d034:	stp	x20, x19, [sp, #80]
    d038:	add	x29, sp, #0x10
    d03c:	str	xzr, [sp, #8]
    d040:	cbz	x0, d364 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc18>
    d044:	mov	x22, x0
    d048:	ldr	x8, [x22, #184]!
    d04c:	mov	x19, x0
    d050:	cbz	x8, d148 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9fc>
    d054:	adrp	x25, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d058:	ldr	x25, [x25, #4024]
    d05c:	ldrb	w8, [x25]
    d060:	tbnz	w8, #4, d278 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb2c>
    d064:	ldr	x20, [x19, #184]
    d068:	ldrh	w21, [x19, #248]
    d06c:	mov	x0, x20
    d070:	bl	74c0 <strlen@plt>
    d074:	tbnz	w21, #12, d0c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x97c>
    d078:	bl	160a0 <scols_init_debug@@SMARTCOLS_2.25+0x2a10>
    d07c:	cbz	x0, d140 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9f4>
    d080:	add	x24, x0, #0x1
    d084:	mov	x0, x24
    d088:	bl	78d0 <malloc@plt>
    d08c:	mov	x20, x0
    d090:	cbz	x0, d0f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9a4>
    d094:	ldr	x0, [x22]
    d098:	add	x1, sp, #0x8
    d09c:	mov	x2, x20
    d0a0:	mov	x3, xzr
    d0a4:	bl	15d14 <scols_init_debug@@SMARTCOLS_2.25+0x2684>
    d0a8:	mov	x21, xzr
    d0ac:	mov	w23, #0xffffffea            	// #-22
    d0b0:	cbz	x0, d240 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaf4>
    d0b4:	ldr	x8, [sp, #8]
    d0b8:	add	x8, x8, #0x1
    d0bc:	cmp	x8, #0x2
    d0c0:	b.cs	d0e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x994>  // b.hs, b.nlast
    d0c4:	b	d240 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaf4>
    d0c8:	add	x24, x0, #0x1
    d0cc:	mov	x0, x20
    d0d0:	str	x24, [sp, #8]
    d0d4:	bl	7b50 <strdup@plt>
    d0d8:	mov	x20, x0
    d0dc:	cbz	x0, d0f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9a4>
    d0e0:	ldrb	w8, [x19, #248]
    d0e4:	tbnz	w8, #2, d0fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x9b0>
    d0e8:	mov	w8, #0x50                  	// #80
    d0ec:	b	d100 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9b4>
    d0f0:	mov	x21, xzr
    d0f4:	mov	w23, #0xfffffff4            	// #-12
    d0f8:	b	d240 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaf4>
    d0fc:	ldr	x8, [x19, #40]
    d100:	add	x23, x8, x24
    d104:	mov	x0, x23
    d108:	str	x8, [x29, #24]
    d10c:	bl	78d0 <malloc@plt>
    d110:	mov	x21, x0
    d114:	cbz	x0, d1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa98>
    d118:	mov	x0, x22
    d11c:	bl	7ca0 <scols_cell_get_alignment@plt>
    d120:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d124:	cmp	w0, #0x2
    d128:	add	x22, x22, #0x80f
    d12c:	b.eq	d150 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa04>  // b.none
    d130:	cmp	w0, #0x1
    d134:	b.ne	d158 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa0c>  // b.any
    d138:	mov	w4, #0x2                   	// #2
    d13c:	b	d19c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa50>
    d140:	ldrb	w8, [x25]
    d144:	tbnz	w8, #4, d30c <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc0>
    d148:	mov	w23, wzr
    d14c:	b	d258 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb0c>
    d150:	mov	w4, #0x1                   	// #1
    d154:	b	d19c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa50>
    d158:	ldr	x8, [sp, #8]
    d15c:	ldr	x9, [x29, #24]
    d160:	cmp	x8, x9
    d164:	b.cs	d198 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa4c>  // b.hs, b.nlast
    d168:	mov	x0, x19
    d16c:	bl	7aa0 <scols_table_is_maxout@plt>
    d170:	cbnz	w0, d198 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa4c>
    d174:	bl	7d20 <__ctype_b_loc@plt>
    d178:	ldr	x8, [x19, #176]
    d17c:	ldr	x9, [x0]
    d180:	ldr	x8, [x8, #88]
    d184:	cmp	x8, #0x0
    d188:	csel	x8, x22, x8, eq  // eq = none
    d18c:	ldrsb	x8, [x8]
    d190:	ldrh	w8, [x9, x8, lsl #1]
    d194:	tbnz	w8, #0, d354 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc08>
    d198:	mov	w4, wzr
    d19c:	ldr	x8, [x19, #176]
    d1a0:	add	x3, x29, #0x18
    d1a4:	mov	x0, x20
    d1a8:	mov	x1, x21
    d1ac:	ldr	x8, [x8, #88]
    d1b0:	mov	x2, x23
    d1b4:	mov	w5, wzr
    d1b8:	cmp	x8, #0x0
    d1bc:	csel	x8, x22, x8, eq  // eq = none
    d1c0:	ldrsb	w6, [x8]
    d1c4:	bl	16308 <scols_init_debug@@SMARTCOLS_2.25+0x2c78>
    d1c8:	cmn	w0, #0x1
    d1cc:	b.eq	d1e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa98>  // b.none
    d1d0:	ldrb	w8, [x19, #248]
    d1d4:	tbnz	w8, #1, d1ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    d1d8:	mov	w22, wzr
    d1dc:	cbnz	w22, d1fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xab0>
    d1e0:	b	d208 <scols_table_get_termheight@@SMARTCOLS_2.31+0xabc>
    d1e4:	mov	w23, #0xffffffea            	// #-22
    d1e8:	b	d240 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaf4>
    d1ec:	ldr	x8, [x19, #192]
    d1f0:	cmp	x8, #0x0
    d1f4:	cset	w22, ne  // ne = any
    d1f8:	cbz	w22, d208 <scols_table_get_termheight@@SMARTCOLS_2.31+0xabc>
    d1fc:	ldr	x0, [x19, #192]
    d200:	ldr	x1, [x19, #72]
    d204:	bl	74f0 <fputs@plt>
    d208:	ldr	x1, [x19, #72]
    d20c:	mov	x0, x21
    d210:	bl	74f0 <fputs@plt>
    d214:	cbz	w22, d230 <scols_table_get_termheight@@SMARTCOLS_2.31+0xae4>
    d218:	ldr	x3, [x19, #72]
    d21c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d220:	add	x0, x0, #0x32d
    d224:	mov	w1, #0x4                   	// #4
    d228:	mov	w2, #0x1                   	// #1
    d22c:	bl	7ee0 <fwrite@plt>
    d230:	ldr	x1, [x19, #72]
    d234:	mov	w0, #0xa                   	// #10
    d238:	bl	7700 <fputc@plt>
    d23c:	mov	w23, wzr
    d240:	mov	x0, x20
    d244:	bl	7d90 <free@plt>
    d248:	mov	x0, x21
    d24c:	bl	7d90 <free@plt>
    d250:	ldrb	w8, [x25]
    d254:	tbnz	w8, #4, d2c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb74>
    d258:	mov	w0, w23
    d25c:	ldp	x20, x19, [sp, #80]
    d260:	ldp	x22, x21, [sp, #64]
    d264:	ldp	x24, x23, [sp, #48]
    d268:	ldr	x25, [sp, #32]
    d26c:	ldp	x29, x30, [sp, #16]
    d270:	add	sp, sp, #0x60
    d274:	ret
    d278:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d27c:	ldr	x8, [x8, #4016]
    d280:	ldr	x20, [x8]
    d284:	bl	7860 <getpid@plt>
    d288:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d28c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d290:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d294:	mov	w2, w0
    d298:	add	x1, x1, #0xd83
    d29c:	add	x3, x3, #0xd91
    d2a0:	add	x4, x4, #0xe2e
    d2a4:	mov	x0, x20
    d2a8:	bl	8350 <fprintf@plt>
    d2ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d2b0:	add	x1, x1, #0x2fe
    d2b4:	mov	x0, x19
    d2b8:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    d2bc:	b	d064 <scols_table_get_termheight@@SMARTCOLS_2.31+0x918>
    d2c0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d2c4:	ldr	x8, [x8, #4016]
    d2c8:	ldr	x20, [x8]
    d2cc:	bl	7860 <getpid@plt>
    d2d0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d2d4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d2d8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d2dc:	mov	w2, w0
    d2e0:	add	x1, x1, #0xd83
    d2e4:	add	x3, x3, #0xd91
    d2e8:	add	x4, x4, #0xe2e
    d2ec:	mov	x0, x20
    d2f0:	bl	8350 <fprintf@plt>
    d2f4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d2f8:	add	x1, x1, #0x332
    d2fc:	mov	x0, x19
    d300:	mov	w2, w23
    d304:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    d308:	b	d258 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb0c>
    d30c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d310:	ldr	x8, [x8, #4016]
    d314:	ldr	x20, [x8]
    d318:	bl	7860 <getpid@plt>
    d31c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d320:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d324:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d328:	mov	w2, w0
    d32c:	add	x1, x1, #0xd83
    d330:	add	x3, x3, #0xd91
    d334:	add	x4, x4, #0xe2e
    d338:	mov	x0, x20
    d33c:	bl	8350 <fprintf@plt>
    d340:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d344:	add	x1, x1, #0x30d
    d348:	mov	x0, x19
    d34c:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    d350:	b	d148 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9fc>
    d354:	ldr	x8, [sp, #8]
    d358:	mov	w4, wzr
    d35c:	str	x8, [x29, #24]
    d360:	b	d19c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa50>
    d364:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d368:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d36c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d370:	add	x0, x0, #0xeb3
    d374:	add	x1, x1, #0x21b
    d378:	add	x3, x3, #0x2cd
    d37c:	mov	w2, #0x2bf                 	// #703
    d380:	bl	8210 <__assert_fail@plt>
    d384:	sub	sp, sp, #0x120
    d388:	stp	x29, x30, [sp, #240]
    d38c:	add	x29, sp, #0xf0
    d390:	str	x28, [sp, #256]
    d394:	stp	x20, x19, [sp, #272]
    d398:	stp	x2, x3, [x29, #-112]
    d39c:	stp	x4, x5, [x29, #-96]
    d3a0:	stp	x6, x7, [x29, #-80]
    d3a4:	stp	q1, q2, [sp, #16]
    d3a8:	stp	q3, q4, [sp, #48]
    d3ac:	str	q0, [sp]
    d3b0:	stp	q5, q6, [sp, #80]
    d3b4:	str	q7, [sp, #112]
    d3b8:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d3bc:	ldr	x20, [x20, #4016]
    d3c0:	mov	x19, x1
    d3c4:	cbz	x0, d3f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xca4>
    d3c8:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d3cc:	ldr	x9, [x9, #4024]
    d3d0:	ldrb	w9, [x9, #3]
    d3d4:	tbnz	w9, #0, d3f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xca4>
    d3d8:	mov	x8, x0
    d3dc:	ldr	x0, [x20]
    d3e0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d3e4:	add	x1, x1, #0xda8
    d3e8:	mov	x2, x8
    d3ec:	bl	8350 <fprintf@plt>
    d3f0:	mov	x8, #0xffffffffffffffd0    	// #-48
    d3f4:	mov	x10, sp
    d3f8:	sub	x11, x29, #0x70
    d3fc:	movk	x8, #0xff80, lsl #32
    d400:	add	x9, x29, #0x30
    d404:	add	x10, x10, #0x80
    d408:	add	x11, x11, #0x30
    d40c:	stp	x10, x8, [x29, #-16]
    d410:	stp	x9, x11, [x29, #-32]
    d414:	ldp	q0, q1, [x29, #-32]
    d418:	ldr	x0, [x20]
    d41c:	sub	x2, x29, #0x40
    d420:	mov	x1, x19
    d424:	stp	q0, q1, [x29, #-64]
    d428:	bl	81f0 <vfprintf@plt>
    d42c:	ldr	x1, [x20]
    d430:	mov	w0, #0xa                   	// #10
    d434:	bl	7700 <fputc@plt>
    d438:	ldp	x20, x19, [sp, #272]
    d43c:	ldr	x28, [sp, #256]
    d440:	ldp	x29, x30, [sp, #240]
    d444:	add	sp, sp, #0x120
    d448:	ret
    d44c:	sub	sp, sp, #0x60
    d450:	stp	x29, x30, [sp, #32]
    d454:	stp	x24, x23, [sp, #48]
    d458:	stp	x22, x21, [sp, #64]
    d45c:	stp	x20, x19, [sp, #80]
    d460:	add	x29, sp, #0x20
    d464:	cbz	x0, d6dc <scols_table_get_termheight@@SMARTCOLS_2.31+0xf90>
    d468:	ldrh	w8, [x0, #248]
    d46c:	mov	x19, x0
    d470:	and	w8, w8, #0x180
    d474:	cmp	w8, #0x100
    d478:	b.eq	d4b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd64>  // b.none
    d47c:	mov	x0, x19
    d480:	mov	x20, x1
    d484:	bl	7590 <scols_table_is_noheadings@plt>
    d488:	cbnz	w0, d4b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd64>
    d48c:	mov	x0, x19
    d490:	bl	80f0 <scols_table_is_export@plt>
    d494:	cbnz	w0, d4b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd64>
    d498:	mov	x0, x19
    d49c:	bl	7ea0 <scols_table_is_json@plt>
    d4a0:	cbnz	w0, d4b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd64>
    d4a4:	add	x0, x19, #0x70
    d4a8:	bl	d6fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xfb0>
    d4ac:	cbz	w0, d4d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd84>
    d4b0:	mov	w22, wzr
    d4b4:	mov	w0, w22
    d4b8:	ldp	x20, x19, [sp, #80]
    d4bc:	ldp	x22, x21, [sp, #64]
    d4c0:	ldp	x24, x23, [sp, #48]
    d4c4:	ldp	x29, x30, [sp, #32]
    d4c8:	add	sp, sp, #0x60
    d4cc:	ret
    d4d0:	adrp	x23, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d4d4:	ldr	x23, [x23, #4024]
    d4d8:	ldrb	w8, [x23]
    d4dc:	tbnz	w8, #4, d694 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf48>
    d4e0:	mov	x0, sp
    d4e4:	mov	w1, wzr
    d4e8:	bl	75c0 <scols_reset_iter@plt>
    d4ec:	mov	x1, sp
    d4f0:	sub	x2, x29, #0x8
    d4f4:	mov	x0, x19
    d4f8:	bl	80c0 <scols_table_next_column@plt>
    d4fc:	mov	w22, wzr
    d500:	cbz	w0, d5a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe58>
    d504:	ldr	x8, [x19, #88]
    d508:	ldr	x1, [x19, #72]
    d50c:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    d510:	add	x9, x9, #0x16b
    d514:	cmp	x8, #0x0
    d518:	csel	x0, x9, x8, eq  // eq = none
    d51c:	bl	74f0 <fputs@plt>
    d520:	ldr	x8, [x19, #232]
    d524:	add	x8, x8, #0x1
    d528:	str	x8, [x19, #232]
    d52c:	ldrh	w8, [x19, #248]
    d530:	ldr	x9, [x19, #232]
    d534:	ldr	x10, [x19, #48]
    d538:	orr	w11, w8, #0x100
    d53c:	strh	w11, [x19, #248]
    d540:	add	x9, x10, x9
    d544:	str	x9, [x19, #240]
    d548:	tbz	w8, #7, d4b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd68>
    d54c:	ldrb	w8, [x23]
    d550:	tbz	w8, #4, d4b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd68>
    d554:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d558:	ldr	x8, [x8, #4016]
    d55c:	ldr	x20, [x8]
    d560:	bl	7860 <getpid@plt>
    d564:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d568:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d56c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d570:	mov	w2, w0
    d574:	add	x1, x1, #0xd83
    d578:	add	x3, x3, #0xd91
    d57c:	add	x4, x4, #0xe2e
    d580:	mov	x0, x20
    d584:	bl	8350 <fprintf@plt>
    d588:	ldp	x3, x2, [x19, #232]
    d58c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d590:	add	x1, x1, #0x3aa
    d594:	mov	x0, x19
    d598:	mov	w4, w22
    d59c:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    d5a0:	b	d4b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd68>
    d5a4:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d5a8:	add	x21, x21, #0x80f
    d5ac:	b	d5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0xe80>
    d5b0:	mov	w22, wzr
    d5b4:	cbnz	wzr, d52c <scols_table_get_termheight@@SMARTCOLS_2.31+0xde0>
    d5b8:	mov	x1, sp
    d5bc:	sub	x2, x29, #0x8
    d5c0:	mov	x0, x19
    d5c4:	bl	80c0 <scols_table_next_column@plt>
    d5c8:	cbnz	w0, d504 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdb8>
    d5cc:	ldur	x0, [x29, #-8]
    d5d0:	bl	8180 <scols_column_is_hidden@plt>
    d5d4:	cbnz	w0, d5b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe64>
    d5d8:	mov	x0, x20
    d5dc:	bl	10290 <scols_get_library_version@@SMARTCOLS_2.25+0x21c>
    d5e0:	ldur	x8, [x29, #-8]
    d5e4:	ldrb	w8, [x8, #224]
    d5e8:	tbz	w8, #1, d638 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    d5ec:	mov	x0, x19
    d5f0:	bl	75a0 <scols_table_is_tree@plt>
    d5f4:	cbz	w0, d638 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    d5f8:	ldur	x0, [x29, #-8]
    d5fc:	bl	7f90 <scols_column_is_tree@plt>
    d600:	cbz	w0, d638 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>
    d604:	ldr	x8, [x19, #152]
    d608:	cmn	x8, #0x1
    d60c:	b.eq	d638 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeec>  // b.none
    d610:	mov	x24, xzr
    d614:	mov	x0, x20
    d618:	mov	x1, x21
    d61c:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    d620:	cbnz	w0, d64c <scols_table_get_termheight@@SMARTCOLS_2.31+0xf00>
    d624:	ldr	x8, [x19, #152]
    d628:	add	x24, x24, #0x1
    d62c:	add	x8, x8, #0x1
    d630:	cmp	x24, x8
    d634:	b.cc	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xec8>  // b.lo, b.ul, b.last
    d638:	mov	w22, wzr
    d63c:	cbz	w22, d654 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf08>
    d640:	cbz	w22, d674 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf28>
    d644:	cbz	w22, d5b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe6c>
    d648:	b	d52c <scols_table_get_termheight@@SMARTCOLS_2.31+0xde0>
    d64c:	mov	w22, w0
    d650:	cbnz	w22, d640 <scols_table_get_termheight@@SMARTCOLS_2.31+0xef4>
    d654:	ldur	x8, [x29, #-8]
    d658:	add	x0, x8, #0xa8
    d65c:	bl	7710 <scols_cell_get_data@plt>
    d660:	mov	x1, x0
    d664:	mov	x0, x20
    d668:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    d66c:	mov	w22, w0
    d670:	cbnz	w22, d644 <scols_table_get_termheight@@SMARTCOLS_2.31+0xef8>
    d674:	ldur	x1, [x29, #-8]
    d678:	mov	x0, x19
    d67c:	mov	x2, xzr
    d680:	mov	x4, x20
    d684:	add	x3, x1, #0xa8
    d688:	bl	d70c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfc0>
    d68c:	cbz	w22, d5b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe6c>
    d690:	b	d52c <scols_table_get_termheight@@SMARTCOLS_2.31+0xde0>
    d694:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    d698:	ldr	x8, [x8, #4016]
    d69c:	ldr	x21, [x8]
    d6a0:	bl	7860 <getpid@plt>
    d6a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d6a8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d6ac:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d6b0:	mov	w2, w0
    d6b4:	add	x1, x1, #0xd83
    d6b8:	add	x3, x3, #0xd91
    d6bc:	add	x4, x4, #0xe2e
    d6c0:	mov	x0, x21
    d6c4:	bl	8350 <fprintf@plt>
    d6c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d6cc:	add	x1, x1, #0x39a
    d6d0:	mov	x0, x19
    d6d4:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    d6d8:	b	d4e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd94>
    d6dc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    d6e0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d6e4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d6e8:	add	x0, x0, #0xeb3
    d6ec:	add	x1, x1, #0x21b
    d6f0:	add	x3, x3, #0x34e
    d6f4:	mov	w2, #0x324                 	// #804
    d6f8:	bl	8210 <__assert_fail@plt>
    d6fc:	ldr	x8, [x0]
    d700:	cmp	x8, x0
    d704:	cset	w0, eq  // eq = none
    d708:	ret
    d70c:	sub	sp, sp, #0x70
    d710:	stp	x29, x30, [sp, #16]
    d714:	stp	x28, x27, [sp, #32]
    d718:	stp	x26, x25, [sp, #48]
    d71c:	stp	x24, x23, [sp, #64]
    d720:	stp	x22, x21, [sp, #80]
    d724:	stp	x20, x19, [sp, #96]
    d728:	add	x29, sp, #0x10
    d72c:	str	xzr, [sp, #8]
    d730:	cbz	x0, dcb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x156c>
    d734:	mov	x21, x1
    d738:	cbz	x1, dcd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x158c>
    d73c:	mov	x19, x0
    d740:	mov	x0, x4
    d744:	mov	x23, x4
    d748:	mov	x25, x3
    d74c:	mov	x22, x2
    d750:	bl	103e4 <scols_get_library_version@@SMARTCOLS_2.25+0x370>
    d754:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    d758:	add	x26, x26, #0xc49
    d75c:	cmp	x0, #0x0
    d760:	csel	x24, x26, x0, eq  // eq = none
    d764:	mov	x0, x21
    d768:	bl	e7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2098>
    d76c:	ldr	w8, [x19, #224]
    d770:	mov	w20, w0
    d774:	cmp	w8, #0x3
    d778:	b.eq	d7ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x10a0>  // b.none
    d77c:	cmp	w8, #0x2
    d780:	b.eq	d7a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1054>  // b.none
    d784:	cmp	w8, #0x1
    d788:	b.ne	d848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10fc>  // b.any
    d78c:	ldr	x1, [x19, #72]
    d790:	mov	x0, x24
    d794:	bl	e840 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20f4>
    d798:	cbnz	w20, dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    d79c:	b	d7d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1084>
    d7a0:	ldr	x22, [x19, #72]
    d7a4:	add	x0, x21, #0xa8
    d7a8:	bl	7710 <scols_cell_get_data@plt>
    d7ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d7b0:	mov	x2, x0
    d7b4:	add	x1, x1, #0x5de
    d7b8:	mov	x0, x22
    d7bc:	bl	8350 <fprintf@plt>
    d7c0:	ldr	x1, [x19, #72]
    d7c4:	mov	x0, x24
    d7c8:	bl	e8dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2190>
    d7cc:	cbnz	w20, dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    d7d0:	ldp	x1, x8, [x19, #72]
    d7d4:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d7d8:	add	x9, x9, #0x80f
    d7dc:	cmp	x8, #0x0
    d7e0:	csel	x0, x9, x8, eq  // eq = none
    d7e4:	bl	74f0 <fputs@plt>
    d7e8:	b	dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    d7ec:	add	x0, x21, #0xa8
    d7f0:	bl	7710 <scols_cell_get_data@plt>
    d7f4:	ldr	x1, [x19, #72]
    d7f8:	mov	w2, #0xffffffff            	// #-1
    d7fc:	bl	e9ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2260>
    d800:	ldr	x1, [x19, #72]
    d804:	mov	w0, #0x3a                  	// #58
    d808:	bl	7700 <fputc@plt>
    d80c:	ldr	w8, [x21, #76]
    d810:	cmp	w8, #0x2
    d814:	b.eq	da38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12ec>  // b.none
    d818:	cmp	w8, #0x1
    d81c:	b.eq	da70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1324>  // b.none
    d820:	cbnz	w8, da88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x133c>
    d824:	ldrb	w8, [x24]
    d828:	ldr	x3, [x19, #72]
    d82c:	cbz	w8, dadc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1390>
    d830:	mov	x0, x24
    d834:	mov	x1, x3
    d838:	mov	w2, wzr
    d83c:	bl	e9ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2260>
    d840:	cbnz	w20, dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    d844:	b	da8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1340>
    d848:	mov	x0, x19
    d84c:	mov	x1, x21
    d850:	mov	x2, x22
    d854:	mov	x3, x25
    d858:	bl	eb34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e8>
    d85c:	mov	x25, x0
    d860:	mov	x0, x21
    d864:	bl	7520 <scols_column_get_safechars@plt>
    d868:	mov	x3, x0
    d86c:	add	x2, sp, #0x8
    d870:	mov	x0, x19
    d874:	mov	x1, x23
    d878:	bl	103fc <scols_get_library_version@@SMARTCOLS_2.25+0x388>
    d87c:	cmp	x0, #0x0
    d880:	csel	x26, x26, x0, eq  // eq = none
    d884:	mov	x0, x26
    d888:	bl	74c0 <strlen@plt>
    d88c:	ldrb	w8, [x26]
    d890:	ldr	x24, [x21, #16]
    d894:	mov	x27, x0
    d898:	cbz	w8, d8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x119c>
    d89c:	mov	x0, x21
    d8a0:	bl	79f0 <scols_column_is_customwrap@plt>
    d8a4:	cbz	w0, d8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x119c>
    d8a8:	ldp	x8, x2, [x21, #152]
    d8ac:	mov	x0, x21
    d8b0:	mov	x1, x26
    d8b4:	blr	x8
    d8b8:	cbz	x0, d8e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x119c>
    d8bc:	sub	x28, x0, x26
    d8c0:	mov	x1, x0
    d8c4:	sub	x2, x27, x28
    d8c8:	mov	x0, x21
    d8cc:	bl	eb78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x242c>
    d8d0:	mov	x0, x26
    d8d4:	mov	x1, x28
    d8d8:	mov	x2, xzr
    d8dc:	bl	15b24 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
    d8e0:	mov	x27, x28
    d8e4:	str	x0, [sp, #8]
    d8e8:	cbz	w20, d918 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11cc>
    d8ec:	ldr	x8, [sp, #8]
    d8f0:	cmp	x8, x24
    d8f4:	b.cs	d918 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11cc>  // b.hs, b.nlast
    d8f8:	mov	x0, x19
    d8fc:	bl	7aa0 <scols_table_is_maxout@plt>
    d900:	cbnz	w0, d918 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11cc>
    d904:	mov	x0, x21
    d908:	bl	7d60 <scols_column_is_right@plt>
    d90c:	ldr	x8, [sp, #8]
    d910:	cmp	w0, #0x0
    d914:	csel	x24, x8, x24, eq  // eq = none
    d918:	ldr	x8, [sp, #8]
    d91c:	cmp	x8, x24
    d920:	b.ls	d944 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11f8>  // b.plast
    d924:	mov	x0, x21
    d928:	bl	8130 <scols_column_is_trunc@plt>
    d92c:	cbz	w0, d944 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11f8>
    d930:	add	x1, sp, #0x8
    d934:	mov	x0, x26
    d938:	str	x24, [sp, #8]
    d93c:	bl	161b4 <scols_init_debug@@SMARTCOLS_2.25+0x2b24>
    d940:	mov	x27, x0
    d944:	ldr	x8, [sp, #8]
    d948:	cmp	x8, x24
    d94c:	b.ls	d9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1258>  // b.plast
    d950:	mov	x0, x21
    d954:	bl	7a80 <scols_column_is_wrap@plt>
    d958:	cbz	w0, d9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1258>
    d95c:	mov	x0, x21
    d960:	bl	79f0 <scols_column_is_customwrap@plt>
    d964:	cbnz	w0, d9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1258>
    d968:	mov	x0, x21
    d96c:	mov	x1, x26
    d970:	mov	x2, x27
    d974:	bl	eb78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x242c>
    d978:	add	x1, sp, #0x8
    d97c:	mov	x0, x26
    d980:	str	x24, [sp, #8]
    d984:	bl	161b4 <scols_init_debug@@SMARTCOLS_2.25+0x2b24>
    d988:	add	x8, x0, #0x1
    d98c:	mov	x27, x0
    d990:	cmp	x8, #0x2
    d994:	b.cc	d9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1258>  // b.lo, b.ul, b.last
    d998:	mov	x0, x21
    d99c:	mov	x1, x27
    d9a0:	bl	ec5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2510>
    d9a4:	cmn	x27, #0x1
    d9a8:	b.ne	d9b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x126c>  // b.any
    d9ac:	mov	x27, xzr
    d9b0:	mov	x26, xzr
    d9b4:	str	xzr, [sp, #8]
    d9b8:	cbz	x26, db78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x142c>
    d9bc:	ldrb	w8, [x26]
    d9c0:	cbz	w8, db78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x142c>
    d9c4:	mov	x0, x21
    d9c8:	bl	7d60 <scols_column_is_right@plt>
    d9cc:	cbz	w0, daf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13ac>
    d9d0:	cbz	x25, d9e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1294>
    d9d4:	ldr	x1, [x19, #72]
    d9d8:	mov	x0, x25
    d9dc:	bl	74f0 <fputs@plt>
    d9e0:	ldr	x8, [sp, #8]
    d9e4:	str	x25, [sp]
    d9e8:	cmp	x8, x24
    d9ec:	b.cs	daa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x135c>  // b.hs, b.nlast
    d9f0:	adrp	x28, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    d9f4:	adrp	x25, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    d9f8:	sub	x27, x24, x8
    d9fc:	add	x28, x28, #0xc2b
    da00:	add	x25, x25, #0x80f
    da04:	b	da18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12cc>
    da08:	ldr	x1, [x19, #72]
    da0c:	bl	74f0 <fputs@plt>
    da10:	subs	x27, x27, #0x1
    da14:	b.eq	daa8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x135c>  // b.none
    da18:	ldrb	w8, [x19, #248]
    da1c:	mov	x0, x28
    da20:	tbnz	w8, #3, da08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12bc>
    da24:	ldr	x8, [x19, #176]
    da28:	ldr	x8, [x8, #96]
    da2c:	cmp	x8, #0x0
    da30:	csel	x0, x25, x8, eq  // eq = none
    da34:	b	da08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12bc>
    da38:	ldrb	w8, [x24]
    da3c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    da40:	add	x0, x0, #0x5e7
    da44:	cbz	w8, da68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x131c>
    da48:	cmp	w8, #0x30
    da4c:	b.eq	da68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x131c>  // b.none
    da50:	cmp	w8, #0x4e
    da54:	b.eq	da68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x131c>  // b.none
    da58:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    da5c:	add	x9, x9, #0x5ed
    da60:	cmp	w8, #0x6e
    da64:	csel	x0, x0, x9, eq  // eq = none
    da68:	ldr	x1, [x19, #72]
    da6c:	b	da84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1338>
    da70:	ldrb	w8, [x24]
    da74:	ldr	x3, [x19, #72]
    da78:	cbz	w8, dadc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1390>
    da7c:	mov	x0, x24
    da80:	mov	x1, x3
    da84:	bl	74f0 <fputs@plt>
    da88:	cbnz	w20, dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    da8c:	ldr	x3, [x19, #72]
    da90:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    da94:	add	x0, x0, #0x5f2
    da98:	mov	w1, #0x2                   	// #2
    da9c:	mov	w2, #0x1                   	// #1
    daa0:	bl	7ee0 <fwrite@plt>
    daa4:	b	dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    daa8:	ldr	x1, [x19, #72]
    daac:	mov	x0, x26
    dab0:	bl	74f0 <fputs@plt>
    dab4:	ldr	x8, [sp]
    dab8:	cbz	x8, dad4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1388>
    dabc:	ldr	x3, [x19, #72]
    dac0:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dac4:	add	x0, x0, #0x32d
    dac8:	mov	w1, #0x4                   	// #4
    dacc:	mov	w2, #0x1                   	// #1
    dad0:	bl	7ee0 <fwrite@plt>
    dad4:	str	x24, [sp, #8]
    dad8:	b	db78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x142c>
    dadc:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dae0:	add	x0, x0, #0x5e2
    dae4:	mov	w1, #0x4                   	// #4
    dae8:	mov	w2, #0x1                   	// #1
    daec:	bl	7ee0 <fwrite@plt>
    daf0:	cbnz	w20, dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    daf4:	b	da8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1340>
    daf8:	cbz	x25, db6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1420>
    dafc:	mov	x0, x23
    db00:	bl	104c0 <scols_get_library_version@@SMARTCOLS_2.25+0x44c>
    db04:	mov	x28, x0
    db08:	mov	x0, x21
    db0c:	bl	7f90 <scols_column_is_tree@plt>
    db10:	cmp	x28, x27
    db14:	b.cs	db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13ec>  // b.hs, b.nlast
    db18:	cbz	x28, db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13ec>
    db1c:	cbz	w0, db38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13ec>
    db20:	ldr	x3, [x19, #72]
    db24:	mov	w1, #0x1                   	// #1
    db28:	mov	x0, x26
    db2c:	mov	x2, x28
    db30:	bl	7ee0 <fwrite@plt>
    db34:	add	x26, x26, x28
    db38:	ldr	x1, [x19, #72]
    db3c:	mov	x0, x25
    db40:	bl	74f0 <fputs@plt>
    db44:	ldr	x1, [x19, #72]
    db48:	mov	x0, x26
    db4c:	bl	74f0 <fputs@plt>
    db50:	ldr	x3, [x19, #72]
    db54:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    db58:	add	x0, x0, #0x32d
    db5c:	mov	w1, #0x4                   	// #4
    db60:	mov	w2, #0x1                   	// #1
    db64:	bl	7ee0 <fwrite@plt>
    db68:	b	db78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x142c>
    db6c:	ldr	x1, [x19, #72]
    db70:	mov	x0, x26
    db74:	bl	74f0 <fputs@plt>
    db78:	mov	x0, x19
    db7c:	bl	7eb0 <scols_table_is_minout@plt>
    db80:	cbz	w0, db98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x144c>
    db84:	mov	x0, x19
    db88:	mov	x1, x21
    db8c:	mov	x2, x22
    db90:	bl	ed10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25c4>
    db94:	cbnz	w0, dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    db98:	mov	x0, x19
    db9c:	bl	7aa0 <scols_table_is_maxout@plt>
    dba0:	cbz	w20, dba8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x145c>
    dba4:	cbz	w0, dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    dba8:	ldr	x8, [sp, #8]
    dbac:	cmp	x8, x24
    dbb0:	b.cs	dbfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x14b0>  // b.hs, b.nlast
    dbb4:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    dbb8:	adrp	x27, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dbbc:	sub	x25, x24, x8
    dbc0:	add	x26, x26, #0xc2b
    dbc4:	add	x27, x27, #0x80f
    dbc8:	b	dbdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1490>
    dbcc:	ldr	x1, [x19, #72]
    dbd0:	bl	74f0 <fputs@plt>
    dbd4:	subs	x25, x25, #0x1
    dbd8:	b.eq	dbfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x14b0>  // b.none
    dbdc:	ldrb	w8, [x19, #248]
    dbe0:	mov	x0, x26
    dbe4:	tbnz	w8, #3, dbcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1480>
    dbe8:	ldr	x8, [x19, #176]
    dbec:	ldr	x8, [x8, #96]
    dbf0:	cmp	x8, #0x0
    dbf4:	csel	x0, x27, x8, eq  // eq = none
    dbf8:	b	dbcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1480>
    dbfc:	ldr	x8, [sp, #8]
    dc00:	cmp	x8, x24
    dc04:	b.ls	dc14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14c8>  // b.plast
    dc08:	mov	x0, x21
    dc0c:	bl	8130 <scols_column_is_trunc@plt>
    dc10:	cbz	w0, dc1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x14d0>
    dc14:	cbnz	w20, dc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    dc18:	b	d7d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1084>
    dc1c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    dc20:	ldr	x8, [x8, #4024]
    dc24:	ldrb	w8, [x8]
    dc28:	tbnz	w8, #5, dc68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x151c>
    dc2c:	mov	x0, x23
    dc30:	bl	103f0 <scols_get_library_version@@SMARTCOLS_2.25+0x37c>
    dc34:	mov	x3, x0
    dc38:	mov	x0, x19
    dc3c:	mov	x1, x21
    dc40:	mov	x2, x22
    dc44:	bl	ee20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d4>
    dc48:	ldp	x20, x19, [sp, #96]
    dc4c:	ldp	x22, x21, [sp, #80]
    dc50:	ldp	x24, x23, [sp, #64]
    dc54:	ldp	x26, x25, [sp, #48]
    dc58:	ldp	x28, x27, [sp, #32]
    dc5c:	ldp	x29, x30, [sp, #16]
    dc60:	add	sp, sp, #0x70
    dc64:	ret
    dc68:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    dc6c:	ldr	x8, [x8, #4016]
    dc70:	ldr	x20, [x8]
    dc74:	bl	7860 <getpid@plt>
    dc78:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    dc7c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    dc80:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    dc84:	mov	w2, w0
    dc88:	add	x1, x1, #0xd83
    dc8c:	add	x3, x3, #0xd91
    dc90:	add	x4, x4, #0xdaf
    dc94:	mov	x0, x20
    dc98:	bl	8350 <fprintf@plt>
    dc9c:	ldr	x2, [sp, #8]
    dca0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dca4:	add	x1, x1, #0x5f5
    dca8:	mov	x0, x21
    dcac:	mov	x3, x24
    dcb0:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    dcb4:	b	dc2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x14e0>
    dcb8:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    dcbc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dcc0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dcc4:	add	x0, x0, #0xeb3
    dcc8:	add	x1, x1, #0x21b
    dccc:	add	x3, x3, #0x552
    dcd0:	mov	w2, #0x1bd                 	// #445
    dcd4:	bl	8210 <__assert_fail@plt>
    dcd8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dcdc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dce0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dce4:	add	x0, x0, #0x1bc
    dce8:	add	x1, x1, #0x21b
    dcec:	add	x3, x3, #0x552
    dcf0:	mov	w2, #0x1be                 	// #446
    dcf4:	bl	8210 <__assert_fail@plt>
    dcf8:	stp	x29, x30, [sp, #-64]!
    dcfc:	str	x23, [sp, #16]
    dd00:	stp	x22, x21, [sp, #32]
    dd04:	stp	x20, x19, [sp, #48]
    dd08:	mov	x29, sp
    dd0c:	cbz	x0, de10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c4>
    dd10:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    dd14:	ldr	x8, [x8, #4024]
    dd18:	mov	x19, x3
    dd1c:	mov	x20, x2
    dd20:	mov	x21, x1
    dd24:	ldrb	w8, [x8]
    dd28:	mov	x22, x0
    dd2c:	tbz	w8, #4, dd84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1638>
    dd30:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    dd34:	ldr	x8, [x8, #4016]
    dd38:	ldr	x23, [x8]
    dd3c:	bl	7860 <getpid@plt>
    dd40:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    dd44:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    dd48:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    dd4c:	mov	w2, w0
    dd50:	add	x1, x1, #0xd83
    dd54:	add	x3, x3, #0xd91
    dd58:	add	x4, x4, #0xe2e
    dd5c:	mov	x0, x23
    dd60:	bl	8350 <fprintf@plt>
    dd64:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    dd68:	add	x1, x1, #0x44c
    dd6c:	mov	x0, x22
    dd70:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    dd74:	b	dd84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1638>
    dd78:	mov	x0, x22
    dd7c:	mov	x1, x21
    dd80:	bl	d44c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    dd84:	add	x2, x29, #0x18
    dd88:	mov	x0, x22
    dd8c:	mov	x1, x20
    dd90:	bl	7f60 <scols_table_next_line@plt>
    dd94:	cbnz	w0, ddf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ac>
    dd98:	mov	x0, x20
    dd9c:	bl	de30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16e4>
    dda0:	mov	w23, w0
    dda4:	mov	x0, x22
    dda8:	bl	f87c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3130>
    ddac:	ldr	x1, [x29, #24]
    ddb0:	mov	x0, x22
    ddb4:	mov	x2, x21
    ddb8:	bl	de58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x170c>
    ddbc:	mov	x0, x22
    ddc0:	mov	w1, w23
    ddc4:	mov	w2, w23
    ddc8:	bl	f8c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3178>
    ddcc:	cbz	x19, dddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1690>
    ddd0:	ldr	x8, [x29, #24]
    ddd4:	cmp	x8, x19
    ddd8:	b.eq	ddf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16ac>  // b.none
    dddc:	cbnz	w23, dd84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1638>
    dde0:	ldrb	w8, [x22, #248]
    dde4:	tbz	w8, #7, dd78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x162c>
    dde8:	ldp	x9, x8, [x22, #232]
    ddec:	cmp	x8, x9
    ddf0:	b.hi	dd84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1638>  // b.pmore
    ddf4:	b	dd78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x162c>
    ddf8:	ldp	x20, x19, [sp, #48]
    ddfc:	ldp	x22, x21, [sp, #32]
    de00:	ldr	x23, [sp, #16]
    de04:	mov	w0, wzr
    de08:	ldp	x29, x30, [sp], #64
    de0c:	ret
    de10:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    de14:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    de18:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    de1c:	add	x0, x0, #0xeb3
    de20:	add	x1, x1, #0x21b
    de24:	add	x3, x3, #0x3d1
    de28:	mov	w2, #0x35c                 	// #860
    de2c:	bl	8210 <__assert_fail@plt>
    de30:	cbz	x0, de4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1700>
    de34:	ldr	x8, [x0, #8]
    de38:	cbz	x8, de50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1704>
    de3c:	ldr	x9, [x0]
    de40:	cbz	x9, de50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1704>
    de44:	cmp	x9, x8
    de48:	cset	w0, eq  // eq = none
    de4c:	ret
    de50:	mov	w0, wzr
    de54:	ret
    de58:	sub	sp, sp, #0x80
    de5c:	stp	x29, x30, [sp, #32]
    de60:	stp	x28, x27, [sp, #48]
    de64:	stp	x26, x25, [sp, #64]
    de68:	stp	x24, x23, [sp, #80]
    de6c:	stp	x22, x21, [sp, #96]
    de70:	stp	x20, x19, [sp, #112]
    de74:	add	x29, sp, #0x20
    de78:	cbz	x1, e0e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1998>
    de7c:	adrp	x28, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    de80:	ldr	x28, [x28, #4024]
    de84:	mov	x19, x2
    de88:	mov	x20, x1
    de8c:	mov	x21, x0
    de90:	ldrb	w8, [x28]
    de94:	tbnz	w8, #3, e09c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1950>
    de98:	mov	x0, sp
    de9c:	mov	w1, wzr
    dea0:	bl	75c0 <scols_reset_iter@plt>
    dea4:	mov	w22, wzr
    dea8:	mov	w23, wzr
    deac:	b	ded0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1784>
    deb0:	ldur	x2, [x29, #-8]
    deb4:	mov	x0, x21
    deb8:	mov	x1, x20
    debc:	mov	x3, x19
    dec0:	bl	c9e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29c>
    dec4:	mov	w22, w0
    dec8:	cbz	w0, defc <scols_table_get_termheight@@SMARTCOLS_2.31+0x17b0>
    decc:	cbz	w22, df2c <scols_table_get_termheight@@SMARTCOLS_2.31+0x17e0>
    ded0:	cbnz	w22, df40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17f4>
    ded4:	mov	x1, sp
    ded8:	sub	x2, x29, #0x8
    dedc:	mov	x0, x21
    dee0:	bl	80c0 <scols_table_next_column@plt>
    dee4:	cbnz	w0, df40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17f4>
    dee8:	ldur	x0, [x29, #-8]
    deec:	bl	8180 <scols_column_is_hidden@plt>
    def0:	mov	w22, wzr
    def4:	cbnz	w0, ded0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1784>
    def8:	b	deb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1764>
    defc:	ldur	x22, [x29, #-8]
    df00:	mov	x0, x20
    df04:	ldr	x1, [x22, #8]
    df08:	bl	8340 <scols_line_get_cell@plt>
    df0c:	mov	x3, x0
    df10:	mov	x0, x21
    df14:	mov	x1, x22
    df18:	mov	x2, x20
    df1c:	mov	x4, x19
    df20:	bl	d70c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfc0>
    df24:	mov	w22, wzr
    df28:	cbnz	w22, ded0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1784>
    df2c:	ldur	x8, [x29, #-8]
    df30:	ldr	x8, [x8, #104]
    df34:	cmp	x8, #0x0
    df38:	csinc	w23, w23, wzr, eq  // eq = none
    df3c:	b	ded0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1784>
    df40:	cbnz	w22, e07c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1930>
    df44:	cbz	w23, e07c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1930>
    df48:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    df4c:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    df50:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    df54:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    df58:	add	x23, x23, #0x16b
    df5c:	add	x24, x24, #0xd91
    df60:	add	x25, x25, #0xdd9
    df64:	add	x26, x26, #0x7b6
    df68:	ldrb	w8, [x28]
    df6c:	tbnz	w8, #3, e040 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18f4>
    df70:	ldr	x8, [x21, #88]
    df74:	ldr	x1, [x21, #72]
    df78:	cmp	x8, #0x0
    df7c:	csel	x0, x23, x8, eq  // eq = none
    df80:	bl	74f0 <fputs@plt>
    df84:	ldr	x8, [x21, #232]
    df88:	mov	x0, sp
    df8c:	mov	w1, wzr
    df90:	add	x8, x8, #0x1
    df94:	str	x8, [x21, #232]
    df98:	bl	75c0 <scols_reset_iter@plt>
    df9c:	mov	w27, wzr
    dfa0:	b	dfc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1878>
    dfa4:	mov	x0, x19
    dfa8:	bl	103f0 <scols_get_library_version@@SMARTCOLS_2.25+0x37c>
    dfac:	mov	x3, x0
    dfb0:	mov	x0, x21
    dfb4:	mov	x1, x22
    dfb8:	mov	x2, x20
    dfbc:	bl	ef54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2808>
    dfc0:	mov	w22, wzr
    dfc4:	cbnz	w22, e034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18e8>
    dfc8:	mov	x1, sp
    dfcc:	sub	x2, x29, #0x8
    dfd0:	mov	x0, x21
    dfd4:	bl	80c0 <scols_table_next_column@plt>
    dfd8:	cbnz	w0, e034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18e8>
    dfdc:	ldur	x0, [x29, #-8]
    dfe0:	bl	8180 <scols_column_is_hidden@plt>
    dfe4:	mov	w22, wzr
    dfe8:	cbnz	w0, dfc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1878>
    dfec:	ldur	x22, [x29, #-8]
    dff0:	ldr	x8, [x22, #104]
    dff4:	cbz	x8, dfa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1858>
    dff8:	ldr	x1, [x22, #8]
    dffc:	mov	x0, x20
    e000:	bl	8340 <scols_line_get_cell@plt>
    e004:	mov	x3, x0
    e008:	mov	x0, x21
    e00c:	mov	x1, x22
    e010:	mov	x2, x20
    e014:	bl	f220 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad4>
    e018:	mov	w22, w0
    e01c:	cbnz	w0, dfc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1878>
    e020:	ldur	x8, [x29, #-8]
    e024:	ldr	x8, [x8, #104]
    e028:	cmp	x8, #0x0
    e02c:	csinc	w27, w27, wzr, eq  // eq = none
    e030:	b	dfc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1878>
    e034:	cbnz	w22, e07c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1930>
    e038:	cbnz	w27, df68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x181c>
    e03c:	b	e07c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1930>
    e040:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    e044:	ldr	x8, [x8, #4016]
    e048:	ldr	x27, [x8]
    e04c:	bl	7860 <getpid@plt>
    e050:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e054:	mov	w2, w0
    e058:	mov	x0, x27
    e05c:	add	x1, x1, #0xd83
    e060:	mov	x3, x24
    e064:	mov	x4, x25
    e068:	bl	8350 <fprintf@plt>
    e06c:	mov	x0, x20
    e070:	mov	x1, x26
    e074:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    e078:	b	df70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1824>
    e07c:	ldp	x20, x19, [sp, #112]
    e080:	ldp	x22, x21, [sp, #96]
    e084:	ldp	x24, x23, [sp, #80]
    e088:	ldp	x26, x25, [sp, #64]
    e08c:	ldp	x28, x27, [sp, #48]
    e090:	ldp	x29, x30, [sp, #32]
    e094:	add	sp, sp, #0x80
    e098:	ret
    e09c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    e0a0:	ldr	x8, [x8, #4016]
    e0a4:	ldr	x22, [x8]
    e0a8:	bl	7860 <getpid@plt>
    e0ac:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e0b0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e0b4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e0b8:	mov	w2, w0
    e0bc:	add	x1, x1, #0xd83
    e0c0:	add	x3, x3, #0xd91
    e0c4:	add	x4, x4, #0xdd9
    e0c8:	mov	x0, x22
    e0cc:	bl	8350 <fprintf@plt>
    e0d0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e0d4:	add	x1, x1, #0x7a8
    e0d8:	mov	x0, x20
    e0dc:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    e0e0:	b	de98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x174c>
    e0e4:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e0e8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e0ec:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e0f0:	add	x0, x0, #0x2ae
    e0f4:	add	x1, x1, #0x21b
    e0f8:	add	x3, x3, #0x74e
    e0fc:	mov	w2, #0x290                 	// #656
    e100:	bl	8210 <__assert_fail@plt>
    e104:	sub	sp, sp, #0x40
    e108:	stp	x20, x19, [sp, #48]
    e10c:	mov	x19, x1
    e110:	mov	x20, x0
    e114:	add	x0, sp, #0x8
    e118:	mov	w1, wzr
    e11c:	stp	x29, x30, [sp, #32]
    e120:	add	x29, sp, #0x20
    e124:	bl	75c0 <scols_reset_iter@plt>
    e128:	add	x2, sp, #0x8
    e12c:	mov	x0, x20
    e130:	mov	x1, x19
    e134:	mov	x3, xzr
    e138:	bl	dcf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15ac>
    e13c:	ldp	x20, x19, [sp, #48]
    e140:	ldp	x29, x30, [sp, #32]
    e144:	mov	w0, wzr
    e148:	add	sp, sp, #0x40
    e14c:	ret
    e150:	stp	x29, x30, [sp, #-48]!
    e154:	str	x21, [sp, #16]
    e158:	stp	x20, x19, [sp, #32]
    e15c:	mov	x29, sp
    e160:	cbz	x0, e1ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1aa0>
    e164:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    e168:	ldr	x8, [x8, #4024]
    e16c:	mov	x19, x1
    e170:	mov	x20, x0
    e174:	ldrb	w8, [x8]
    e178:	tbnz	w8, #4, e1a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a58>
    e17c:	adrp	x2, e000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18b4>
    e180:	add	x2, x2, #0x20c
    e184:	mov	x0, x20
    e188:	mov	x1, xzr
    e18c:	mov	x3, x19
    e190:	bl	130bc <scols_line_link_group@@SMARTCOLS_2.34+0x970>
    e194:	ldp	x20, x19, [sp, #32]
    e198:	ldr	x21, [sp, #16]
    e19c:	ldp	x29, x30, [sp], #48
    e1a0:	ret
    e1a4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    e1a8:	ldr	x8, [x8, #4016]
    e1ac:	ldr	x21, [x8]
    e1b0:	bl	7860 <getpid@plt>
    e1b4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e1b8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e1bc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e1c0:	mov	w2, w0
    e1c4:	add	x1, x1, #0xd83
    e1c8:	add	x3, x3, #0xd91
    e1cc:	add	x4, x4, #0xe2e
    e1d0:	mov	x0, x21
    e1d4:	bl	8350 <fprintf@plt>
    e1d8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e1dc:	add	x1, x1, #0x4a5
    e1e0:	mov	x0, x20
    e1e4:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    e1e8:	b	e17c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a30>
    e1ec:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e1f0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e1f4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e1f8:	add	x0, x0, #0xeb3
    e1fc:	add	x1, x1, #0x21b
    e200:	add	x3, x3, #0x45b
    e204:	mov	w2, #0x3ad                 	// #941
    e208:	bl	8210 <__assert_fail@plt>
    e20c:	stp	x29, x30, [sp, #-48]!
    e210:	stp	x22, x21, [sp, #16]
    e214:	stp	x20, x19, [sp, #32]
    e218:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    e21c:	ldr	x8, [x8, #4024]
    e220:	mov	x21, x3
    e224:	mov	x20, x1
    e228:	mov	x19, x0
    e22c:	ldrb	w8, [x8]
    e230:	mov	x29, sp
    e234:	tbnz	w8, #3, e360 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c14>
    e238:	mov	x0, x19
    e23c:	bl	f87c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3130>
    e240:	mov	x0, x19
    e244:	mov	x1, x20
    e248:	mov	x2, x21
    e24c:	bl	de58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x170c>
    e250:	mov	x0, x20
    e254:	bl	f460 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d14>
    e258:	cbz	w0, e278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b2c>
    e25c:	mov	x0, x19
    e260:	bl	f778 <scols_table_get_termheight@@SMARTCOLS_2.31+0x302c>
    e264:	ldp	x20, x19, [sp, #32]
    e268:	ldp	x22, x21, [sp, #16]
    e26c:	mov	w0, wzr
    e270:	ldp	x29, x30, [sp], #48
    e274:	ret
    e278:	mov	x0, x19
    e27c:	mov	x1, x20
    e280:	bl	12d14 <scols_line_link_group@@SMARTCOLS_2.34+0x5c8>
    e284:	mov	w21, w0
    e288:	mov	x0, x19
    e28c:	bl	7ea0 <scols_table_is_json@plt>
    e290:	cbnz	w0, e2cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b80>
    e294:	mov	x0, x20
    e298:	bl	f484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d38>
    e29c:	cbz	w0, e340 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bf4>
    e2a0:	mov	x0, x20
    e2a4:	bl	cfec <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a0>
    e2a8:	cbz	w0, e340 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bf4>
    e2ac:	mov	w1, #0x1                   	// #1
    e2b0:	b	e3ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c60>
    e2b4:	ldr	x20, [x20, #112]
    e2b8:	mov	w21, wzr
    e2bc:	cmp	x20, #0x0
    e2c0:	cset	w8, ne  // ne = any
    e2c4:	and	w8, w22, w8
    e2c8:	tbz	w8, #0, e264 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b18>
    e2cc:	mov	x0, x20
    e2d0:	bl	f484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d38>
    e2d4:	cbz	w0, e2ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ba0>
    e2d8:	mov	x0, x20
    e2dc:	bl	cfec <scols_table_get_termheight@@SMARTCOLS_2.31+0x8a0>
    e2e0:	cbz	w0, e2ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ba0>
    e2e4:	mov	w22, #0x1                   	// #1
    e2e8:	b	e314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    e2ec:	mov	x0, x20
    e2f0:	bl	f498 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d4c>
    e2f4:	cbz	w0, e310 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc4>
    e2f8:	mov	x0, x19
    e2fc:	mov	x1, x20
    e300:	bl	f4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d70>
    e304:	cmp	w0, #0x0
    e308:	cset	w22, ne  // ne = any
    e30c:	b	e314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    e310:	mov	w22, wzr
    e314:	mov	x0, x19
    e318:	mov	w1, w22
    e31c:	mov	w2, w21
    e320:	bl	f8c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3178>
    e324:	cbz	w22, e2b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b68>
    e328:	mov	x0, x20
    e32c:	bl	f484 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d38>
    e330:	cbz	w0, e2b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b68>
    e334:	mov	x0, x19
    e338:	bl	f814 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30c8>
    e33c:	b	e2b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b68>
    e340:	mov	x0, x20
    e344:	bl	f4dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d90>
    e348:	cbz	w0, e3a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c5c>
    e34c:	mov	x0, x20
    e350:	bl	f4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2da4>
    e354:	cmp	w0, #0x0
    e358:	cset	w1, ne  // ne = any
    e35c:	b	e3ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c60>
    e360:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    e364:	ldr	x8, [x8, #4016]
    e368:	ldr	x22, [x8]
    e36c:	bl	7860 <getpid@plt>
    e370:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e374:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e378:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e37c:	mov	w2, w0
    e380:	add	x1, x1, #0xd83
    e384:	add	x3, x3, #0xd91
    e388:	add	x4, x4, #0xdd9
    e38c:	mov	x0, x22
    e390:	bl	8350 <fprintf@plt>
    e394:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e398:	add	x1, x1, #0x7cc
    e39c:	mov	x0, x20
    e3a0:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    e3a4:	b	e238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1aec>
    e3a8:	mov	w1, wzr
    e3ac:	mov	x0, x19
    e3b0:	mov	w2, w21
    e3b4:	bl	f8c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3178>
    e3b8:	b	e264 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b18>
    e3bc:	stp	x29, x30, [sp, #-32]!
    e3c0:	str	x19, [sp, #16]
    e3c4:	mov	x29, sp
    e3c8:	cbz	x0, e3f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cac>
    e3cc:	mov	x19, x0
    e3d0:	mov	x0, x1
    e3d4:	bl	10208 <scols_get_library_version@@SMARTCOLS_2.25+0x194>
    e3d8:	ldrb	w8, [x19, #249]
    e3dc:	tbz	w8, #1, e3f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cac>
    e3e0:	mov	x0, x19
    e3e4:	mov	x1, xzr
    e3e8:	bl	7c70 <scols_table_set_symbols@plt>
    e3ec:	ldrh	w8, [x19, #248]
    e3f0:	and	w8, w8, #0xfffffdff
    e3f4:	strh	w8, [x19, #248]
    e3f8:	ldr	x19, [sp, #16]
    e3fc:	ldp	x29, x30, [sp], #32
    e400:	ret
    e404:	sub	sp, sp, #0x50
    e408:	stp	x29, x30, [sp, #32]
    e40c:	stp	x22, x21, [sp, #48]
    e410:	stp	x20, x19, [sp, #64]
    e414:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    e418:	ldr	x8, [x8, #4024]
    e41c:	mov	x19, x1
    e420:	mov	x20, x0
    e424:	add	x29, sp, #0x20
    e428:	ldrb	w8, [x8]
    e42c:	tbnz	w8, #4, e680 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f34>
    e430:	str	xzr, [x19]
    e434:	ldr	x8, [x20, #176]
    e438:	cbz	x8, e460 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d14>
    e43c:	ldrh	w8, [x20, #248]
    e440:	and	w8, w8, #0xfffffdff
    e444:	strh	w8, [x20, #248]
    e448:	ldr	w8, [x20, #224]
    e44c:	cbz	w8, e47c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d30>
    e450:	ldrb	w8, [x20, #248]
    e454:	tbnz	w8, #2, e4c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d78>
    e458:	mov	w21, #0x2000                	// #8192
    e45c:	b	e4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1da4>
    e460:	mov	x0, x20
    e464:	bl	8100 <scols_table_set_default_symbols@plt>
    e468:	mov	w21, w0
    e46c:	cbnz	w0, e65c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f10>
    e470:	ldrh	w8, [x20, #248]
    e474:	orr	w8, w8, #0x200
    e478:	b	e444 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cf8>
    e47c:	ldr	w8, [x20, #64]
    e480:	cmp	w8, #0x1
    e484:	b.eq	e498 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d4c>  // b.none
    e488:	cmp	w8, #0x2
    e48c:	b.ne	e4a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d54>  // b.any
    e490:	mov	w8, #0x4                   	// #4
    e494:	b	e4ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d60>
    e498:	mov	w8, wzr
    e49c:	b	e4ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d60>
    e4a0:	mov	w0, #0x1                   	// #1
    e4a4:	bl	7fd0 <isatty@plt>
    e4a8:	ubfiz	w8, w0, #2, #1
    e4ac:	ldrh	w9, [x20, #248]
    e4b0:	and	w9, w9, #0xfffffffb
    e4b4:	orr	w8, w9, w8
    e4b8:	strh	w8, [x20, #248]
    e4bc:	ldrb	w8, [x20, #248]
    e4c0:	tbz	w8, #2, e458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d0c>
    e4c4:	mov	x0, x20
    e4c8:	bl	7df0 <scols_table_get_termwidth@plt>
    e4cc:	ldr	x8, [x20, #56]
    e4d0:	mov	x21, x0
    e4d4:	cbz	x8, e4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1da4>
    e4d8:	subs	x22, x21, x8
    e4dc:	b.ls	e4f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1da4>  // b.plast
    e4e0:	mov	x0, x20
    e4e4:	mov	x1, x22
    e4e8:	bl	7800 <scols_table_set_termwidth@plt>
    e4ec:	mov	x21, x22
    e4f0:	ldrb	w8, [x20, #248]
    e4f4:	tbz	w8, #2, e50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dc0>
    e4f8:	ldr	w8, [x20, #224]
    e4fc:	cbnz	w8, e50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dc0>
    e500:	mov	x0, x20
    e504:	bl	75a0 <scols_table_is_tree@plt>
    e508:	cbz	w0, e518 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dcc>
    e50c:	ldrh	w8, [x20, #248]
    e510:	and	w8, w8, #0xffffff7f
    e514:	strh	w8, [x20, #248]
    e518:	mov	x0, x20
    e51c:	bl	75a0 <scols_table_is_tree@plt>
    e520:	cbz	w0, e54c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e00>
    e524:	ldr	x8, [x20, #176]
    e528:	ldr	x22, [x20, #32]
    e52c:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e530:	add	x9, x9, #0xfcb
    e534:	ldr	x8, [x8, #16]
    e538:	cmp	x8, #0x0
    e53c:	csel	x0, x9, x8, eq  // eq = none
    e540:	bl	74c0 <strlen@plt>
    e544:	mul	x22, x0, x22
    e548:	b	e550 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e04>
    e54c:	mov	x22, xzr
    e550:	ldr	w8, [x20, #224]
    e554:	cmp	w8, #0x3
    e558:	b.eq	e5f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea8>  // b.none
    e55c:	cmp	w8, #0x2
    e560:	b.eq	e600 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1eb4>  // b.none
    e564:	cmp	w8, #0x1
    e568:	b.ne	e574 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e28>  // b.any
    e56c:	ldr	x8, [x20, #16]
    e570:	add	x22, x8, x22
    e574:	mov	x0, sp
    e578:	mov	w1, wzr
    e57c:	bl	75c0 <scols_reset_iter@plt>
    e580:	mov	x1, sp
    e584:	sub	x2, x29, #0x8
    e588:	mov	x0, x20
    e58c:	bl	7f60 <scols_table_next_line@plt>
    e590:	cbnz	w0, e5ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e60>
    e594:	ldur	x0, [x29, #-8]
    e598:	bl	e6c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f7c>
    e59c:	add	x8, x0, x22
    e5a0:	cmp	x8, x21
    e5a4:	csel	x21, x8, x21, hi  // hi = pmore
    e5a8:	b	e580 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e34>
    e5ac:	add	x0, x21, #0x1
    e5b0:	bl	100a0 <scols_get_library_version@@SMARTCOLS_2.25+0x2c>
    e5b4:	str	x0, [x19]
    e5b8:	cbz	x0, e5ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea0>
    e5bc:	mov	x0, x20
    e5c0:	bl	e760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2014>
    e5c4:	cbz	w0, e5dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e90>
    e5c8:	mov	x0, x20
    e5cc:	bl	75a0 <scols_table_is_tree@plt>
    e5d0:	cbz	w0, e5dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e90>
    e5d4:	mov	x0, x20
    e5d8:	bl	11abc <scols_get_library_version@@SMARTCOLS_2.25+0x1a48>
    e5dc:	ldr	w8, [x20, #224]
    e5e0:	cbz	w8, e648 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1efc>
    e5e4:	mov	w21, wzr
    e5e8:	b	e668 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f1c>
    e5ec:	mov	w21, #0xfffffff4            	// #-12
    e5f0:	b	e65c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f10>
    e5f4:	ldr	x8, [x20, #32]
    e5f8:	add	x8, x8, x8, lsl #1
    e5fc:	add	x22, x8, x22
    e600:	mov	x0, sp
    e604:	mov	w1, wzr
    e608:	bl	75c0 <scols_reset_iter@plt>
    e60c:	mov	x1, sp
    e610:	sub	x2, x29, #0x8
    e614:	mov	x0, x20
    e618:	bl	80c0 <scols_table_next_column@plt>
    e61c:	cbnz	w0, e574 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e28>
    e620:	ldur	x0, [x29, #-8]
    e624:	bl	8180 <scols_column_is_hidden@plt>
    e628:	cbnz	w0, e60c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    e62c:	ldur	x8, [x29, #-8]
    e630:	add	x0, x8, #0xa8
    e634:	bl	7710 <scols_cell_get_data@plt>
    e638:	bl	74c0 <strlen@plt>
    e63c:	add	x8, x22, x0
    e640:	add	x22, x8, #0x2
    e644:	b	e60c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    e648:	ldr	x1, [x19]
    e64c:	mov	x0, x20
    e650:	bl	10504 <scols_get_library_version@@SMARTCOLS_2.25+0x490>
    e654:	mov	w21, w0
    e658:	cbz	w0, e668 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f1c>
    e65c:	ldr	x1, [x19]
    e660:	mov	x0, x20
    e664:	bl	e3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c70>
    e668:	mov	w0, w21
    e66c:	ldp	x20, x19, [sp, #64]
    e670:	ldp	x22, x21, [sp, #48]
    e674:	ldp	x29, x30, [sp, #32]
    e678:	add	sp, sp, #0x50
    e67c:	ret
    e680:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    e684:	ldr	x8, [x8, #4016]
    e688:	ldr	x21, [x8]
    e68c:	bl	7860 <getpid@plt>
    e690:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e694:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e698:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    e69c:	mov	w2, w0
    e6a0:	add	x1, x1, #0xd83
    e6a4:	add	x3, x3, #0xd91
    e6a8:	add	x4, x4, #0xe2e
    e6ac:	mov	x0, x21
    e6b0:	bl	8350 <fprintf@plt>
    e6b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e6b8:	add	x1, x1, #0x4bc
    e6bc:	mov	x0, x20
    e6c0:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    e6c4:	b	e430 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ce4>
    e6c8:	stp	x29, x30, [sp, #-48]!
    e6cc:	str	x21, [sp, #16]
    e6d0:	stp	x20, x19, [sp, #32]
    e6d4:	mov	x29, sp
    e6d8:	cbz	x0, e740 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ff4>
    e6dc:	ldr	x8, [x0, #40]
    e6e0:	mov	x19, x0
    e6e4:	cbz	x8, e728 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fdc>
    e6e8:	mov	x21, xzr
    e6ec:	mov	x20, xzr
    e6f0:	b	e708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fbc>
    e6f4:	ldr	x8, [x19, #40]
    e6f8:	add	x21, x21, #0x1
    e6fc:	add	x20, x0, x20
    e700:	cmp	x21, x8
    e704:	b.cs	e72c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fe0>  // b.hs, b.nlast
    e708:	mov	x0, x19
    e70c:	mov	x1, x21
    e710:	bl	8340 <scols_line_get_cell@plt>
    e714:	cbz	x0, e71c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fd0>
    e718:	bl	7710 <scols_cell_get_data@plt>
    e71c:	cbz	x0, e6f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fa8>
    e720:	bl	74c0 <strlen@plt>
    e724:	b	e6f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fa8>
    e728:	mov	x20, xzr
    e72c:	mov	x0, x20
    e730:	ldp	x20, x19, [sp, #32]
    e734:	ldr	x21, [sp, #16]
    e738:	ldp	x29, x30, [sp], #48
    e73c:	ret
    e740:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e744:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e748:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e74c:	add	x0, x0, #0x2ae
    e750:	add	x1, x1, #0x21b
    e754:	add	x3, x3, #0x7e2
    e758:	mov	w2, #0x3b7                 	// #951
    e75c:	bl	8210 <__assert_fail@plt>
    e760:	cbz	x0, e780 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2034>
    e764:	stp	x29, x30, [sp, #-16]!
    e768:	add	x0, x0, #0x80
    e76c:	mov	x29, sp
    e770:	bl	d6fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xfb0>
    e774:	cmp	w0, #0x0
    e778:	cset	w0, eq  // eq = none
    e77c:	ldp	x29, x30, [sp], #16
    e780:	ret
    e784:	ldr	x8, [x0, #152]
    e788:	cmp	x8, x1
    e78c:	b.ls	e7c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2078>  // b.plast
    e790:	ldr	x8, [x0, #144]
    e794:	b	e7a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x205c>
    e798:	ldr	x9, [x0, #152]
    e79c:	add	x1, x1, #0x1
    e7a0:	cmp	x1, x9
    e7a4:	b.cs	e7c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2078>  // b.hs, b.nlast
    e7a8:	ldr	x9, [x8, x1, lsl #3]
    e7ac:	cbnz	x9, e7cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2080>
    e7b0:	cbz	x2, e798 <scols_table_get_termheight@@SMARTCOLS_2.31+0x204c>
    e7b4:	ldr	x9, [x2]
    e7b8:	add	x9, x9, #0x1
    e7bc:	str	x9, [x2]
    e7c0:	b	e798 <scols_table_get_termheight@@SMARTCOLS_2.31+0x204c>
    e7c4:	mov	w0, #0x1                   	// #1
    e7c8:	ret
    e7cc:	mov	w0, wzr
    e7d0:	ret
    e7d4:	ldr	x8, [x1, #8]
    e7d8:	cmp	x8, x0
    e7dc:	cset	w0, eq  // eq = none
    e7e0:	ret
    e7e4:	stp	x29, x30, [sp, #-32]!
    e7e8:	ldr	x8, [x0, #216]
    e7ec:	str	x19, [sp, #16]
    e7f0:	add	x19, x0, #0xc8
    e7f4:	mov	x0, x19
    e7f8:	add	x1, x8, #0x60
    e7fc:	mov	x29, sp
    e800:	bl	e7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2088>
    e804:	cbz	w0, e810 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20c4>
    e808:	mov	w0, #0x1                   	// #1
    e80c:	b	e834 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20e8>
    e810:	ldr	x8, [x19]
    e814:	sub	x19, x8, #0xc8
    e818:	mov	x0, x19
    e81c:	bl	8180 <scols_column_is_hidden@plt>
    e820:	cbz	w0, e830 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20e4>
    e824:	mov	x0, x19
    e828:	bl	e7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2098>
    e82c:	cbnz	w0, e808 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20bc>
    e830:	mov	w0, wzr
    e834:	ldr	x19, [sp, #16]
    e838:	ldp	x29, x30, [sp], #32
    e83c:	ret
    e840:	stp	x29, x30, [sp, #-64]!
    e844:	str	x23, [sp, #16]
    e848:	stp	x22, x21, [sp, #32]
    e84c:	stp	x20, x19, [sp, #48]
    e850:	mov	x29, sp
    e854:	cbz	x0, e8c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x217c>
    e858:	ldrb	w23, [x0]
    e85c:	cbz	w23, e8c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x217c>
    e860:	adrp	x20, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e864:	mov	x19, x1
    e868:	add	x21, x0, #0x1
    e86c:	mov	w22, #0x4003                	// #16387
    e870:	add	x20, x20, #0x619
    e874:	b	e88c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2140>
    e878:	mov	x0, x19
    e87c:	mov	x1, x20
    e880:	bl	8350 <fprintf@plt>
    e884:	ldrb	w23, [x21], #1
    e888:	cbz	w23, e8c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x217c>
    e88c:	bl	7d20 <__ctype_b_loc@plt>
    e890:	and	w2, w23, #0xff
    e894:	cmp	w2, #0x5c
    e898:	b.eq	e878 <scols_table_get_termheight@@SMARTCOLS_2.31+0x212c>  // b.none
    e89c:	ldr	x8, [x0]
    e8a0:	and	x9, x23, #0xff
    e8a4:	ldrh	w8, [x8, x9, lsl #1]
    e8a8:	and	w8, w8, w22
    e8ac:	cmp	w8, #0x4, lsl #12
    e8b0:	b.ne	e878 <scols_table_get_termheight@@SMARTCOLS_2.31+0x212c>  // b.any
    e8b4:	sxtb	w0, w23
    e8b8:	mov	x1, x19
    e8bc:	bl	7700 <fputc@plt>
    e8c0:	ldrb	w23, [x21], #1
    e8c4:	cbnz	w23, e88c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2140>
    e8c8:	ldp	x20, x19, [sp, #48]
    e8cc:	ldp	x22, x21, [sp, #32]
    e8d0:	ldr	x23, [sp, #16]
    e8d4:	ldp	x29, x30, [sp], #64
    e8d8:	ret
    e8dc:	stp	x29, x30, [sp, #-80]!
    e8e0:	stp	x20, x19, [sp, #64]
    e8e4:	mov	x20, x0
    e8e8:	mov	w0, #0x22                  	// #34
    e8ec:	stp	x26, x25, [sp, #16]
    e8f0:	stp	x24, x23, [sp, #32]
    e8f4:	stp	x22, x21, [sp, #48]
    e8f8:	mov	x29, sp
    e8fc:	mov	x19, x1
    e900:	bl	7700 <fputc@plt>
    e904:	cbz	x20, e988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x223c>
    e908:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e90c:	mov	x25, #0x5                   	// #5
    e910:	mov	w23, #0x4002                	// #16386
    e914:	add	x21, x21, #0x619
    e918:	mov	w24, #0x1                   	// #1
    e91c:	movk	x25, #0x4400, lsl #48
    e920:	b	e938 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21ec>
    e924:	and	w2, w22, #0xff
    e928:	mov	x0, x19
    e92c:	mov	x1, x21
    e930:	bl	8350 <fprintf@plt>
    e934:	add	x20, x20, #0x1
    e938:	ldrb	w26, [x20]
    e93c:	sub	w8, w26, #0x22
    e940:	cmp	w8, #0x3e
    e944:	sxtb	w22, w26
    e948:	b.hi	e958 <scols_table_get_termheight@@SMARTCOLS_2.31+0x220c>  // b.pmore
    e94c:	lsl	x8, x24, x8
    e950:	tst	x8, x25
    e954:	b.ne	e924 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d8>  // b.any
    e958:	cbz	w26, e988 <scols_table_get_termheight@@SMARTCOLS_2.31+0x223c>
    e95c:	bl	7d20 <__ctype_b_loc@plt>
    e960:	ldr	x8, [x0]
    e964:	ldrh	w8, [x8, x26, lsl #1]
    e968:	and	w8, w8, w23
    e96c:	cmp	w8, #0x4, lsl #12
    e970:	b.ne	e924 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21d8>  // b.any
    e974:	mov	w0, w22
    e978:	mov	x1, x19
    e97c:	bl	7700 <fputc@plt>
    e980:	add	x20, x20, #0x1
    e984:	b	e938 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21ec>
    e988:	mov	w0, #0x22                  	// #34
    e98c:	mov	x1, x19
    e990:	bl	7700 <fputc@plt>
    e994:	ldp	x20, x19, [sp, #64]
    e998:	ldp	x22, x21, [sp, #48]
    e99c:	ldp	x24, x23, [sp, #32]
    e9a0:	ldp	x26, x25, [sp, #16]
    e9a4:	ldp	x29, x30, [sp], #80
    e9a8:	ret
    e9ac:	stp	x29, x30, [sp, #-96]!
    e9b0:	stp	x22, x21, [sp, #64]
    e9b4:	mov	x21, x0
    e9b8:	mov	w0, #0x22                  	// #34
    e9bc:	stp	x28, x27, [sp, #16]
    e9c0:	stp	x26, x25, [sp, #32]
    e9c4:	stp	x24, x23, [sp, #48]
    e9c8:	stp	x20, x19, [sp, #80]
    e9cc:	mov	x29, sp
    e9d0:	mov	w20, w2
    e9d4:	mov	x19, x1
    e9d8:	bl	7700 <fputc@plt>
    e9dc:	cbz	x21, eb0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c0>
    e9e0:	ldrb	w8, [x21]
    e9e4:	cbz	w8, eb0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c0>
    e9e8:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e9ec:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e9f0:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e9f4:	adrp	x25, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e9f8:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    e9fc:	add	x21, x21, #0x1
    ea00:	add	x22, x22, #0x215
    ea04:	add	x23, x23, #0x623
    ea08:	add	x24, x24, #0x626
    ea0c:	add	x25, x25, #0x629
    ea10:	add	x26, x26, #0x62c
    ea14:	b	ea38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22ec>
    ea18:	mov	w0, #0x5c                  	// #92
    ea1c:	mov	x1, x19
    ea20:	bl	7700 <fputc@plt>
    ea24:	mov	w0, w27
    ea28:	mov	x1, x19
    ea2c:	bl	7700 <fputc@plt>
    ea30:	ldrb	w8, [x21], #1
    ea34:	cbz	w8, eb0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x23c0>
    ea38:	and	w27, w8, #0xff
    ea3c:	cmp	w27, #0x5c
    ea40:	b.eq	ea18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22cc>  // b.none
    ea44:	cmp	w27, #0x22
    ea48:	b.eq	ea18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22cc>  // b.none
    ea4c:	sxtb	w28, w8
    ea50:	and	w8, w28, #0xff
    ea54:	cmp	w8, #0x20
    ea58:	b.cc	ea7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2330>  // b.lo, b.ul, b.last
    ea5c:	cmn	w20, #0x1
    ea60:	b.ne	ea74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2328>  // b.any
    ea64:	bl	77a0 <__ctype_tolower_loc@plt>
    ea68:	ldr	x8, [x0]
    ea6c:	and	x9, x28, #0xff
    ea70:	ldr	w28, [x8, x9, lsl #2]
    ea74:	mov	w0, w28
    ea78:	b	ea28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22dc>
    ea7c:	sub	w8, w27, #0x8
    ea80:	cmp	w8, #0x5
    ea84:	b.hi	eacc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2380>  // b.pmore
    ea88:	adr	x9, ea98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x234c>
    ea8c:	ldrb	w10, [x22, x8]
    ea90:	add	x9, x9, x10, lsl #2
    ea94:	br	x9
    ea98:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ea9c:	mov	w1, #0x2                   	// #2
    eaa0:	mov	w2, #0x1                   	// #1
    eaa4:	add	x0, x0, #0x620
    eaa8:	b	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23b4>
    eaac:	mov	w1, #0x2                   	// #2
    eab0:	mov	w2, #0x1                   	// #1
    eab4:	mov	x0, x23
    eab8:	b	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23b4>
    eabc:	mov	w1, #0x2                   	// #2
    eac0:	mov	w2, #0x1                   	// #1
    eac4:	mov	x0, x24
    eac8:	b	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23b4>
    eacc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ead0:	mov	x0, x19
    ead4:	add	x1, x1, #0x62f
    ead8:	mov	w2, w27
    eadc:	bl	8350 <fprintf@plt>
    eae0:	b	ea30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22e4>
    eae4:	mov	w1, #0x2                   	// #2
    eae8:	mov	w2, #0x1                   	// #1
    eaec:	mov	x0, x25
    eaf0:	b	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23b4>
    eaf4:	mov	w1, #0x2                   	// #2
    eaf8:	mov	w2, #0x1                   	// #1
    eafc:	mov	x0, x26
    eb00:	mov	x3, x19
    eb04:	bl	7ee0 <fwrite@plt>
    eb08:	b	ea30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22e4>
    eb0c:	mov	w0, #0x22                  	// #34
    eb10:	mov	x1, x19
    eb14:	bl	7700 <fputc@plt>
    eb18:	ldp	x20, x19, [sp, #80]
    eb1c:	ldp	x22, x21, [sp, #64]
    eb20:	ldp	x24, x23, [sp, #48]
    eb24:	ldp	x26, x25, [sp, #32]
    eb28:	ldp	x28, x27, [sp, #16]
    eb2c:	ldp	x29, x30, [sp], #96
    eb30:	ret
    eb34:	cbz	x0, eb6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2420>
    eb38:	ldrb	w8, [x0, #248]
    eb3c:	tbnz	w8, #1, eb48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23fc>
    eb40:	mov	x0, xzr
    eb44:	ret
    eb48:	cbz	x3, eb58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x240c>
    eb4c:	ldr	x0, [x3, #8]
    eb50:	cbnz	x2, eb60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2414>
    eb54:	b	eb68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x241c>
    eb58:	mov	x0, xzr
    eb5c:	cbz	x2, eb68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x241c>
    eb60:	cbnz	x0, eb68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x241c>
    eb64:	ldr	x0, [x2, #24]
    eb68:	cbz	x0, eb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2424>
    eb6c:	ret
    eb70:	ldr	x0, [x1, #88]
    eb74:	ret
    eb78:	stp	x29, x30, [sp, #-48]!
    eb7c:	stp	x22, x21, [sp, #16]
    eb80:	stp	x20, x19, [sp, #32]
    eb84:	mov	x19, x2
    eb88:	mov	x21, x1
    eb8c:	mov	x20, x0
    eb90:	mov	x29, sp
    eb94:	cbz	x1, ebd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2484>
    eb98:	ldrb	w8, [x21]
    eb9c:	cbz	w8, ebcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2480>
    eba0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    eba4:	ldr	x8, [x8, #4024]
    eba8:	ldrb	w8, [x8]
    ebac:	tbnz	w8, #5, ebf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24a8>
    ebb0:	cbz	x19, ec3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x24f0>
    ebb4:	mov	x0, x21
    ebb8:	bl	7b50 <strdup@plt>
    ebbc:	mov	x21, x0
    ebc0:	cbnz	x0, ebd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2484>
    ebc4:	mov	w0, #0xfffffff4            	// #-12
    ebc8:	b	ebe4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2498>
    ebcc:	mov	x21, xzr
    ebd0:	ldr	x0, [x20, #120]
    ebd4:	bl	7d90 <free@plt>
    ebd8:	mov	w0, wzr
    ebdc:	stp	x19, x21, [x20, #112]
    ebe0:	str	x21, [x20, #104]
    ebe4:	ldp	x20, x19, [sp, #32]
    ebe8:	ldp	x22, x21, [sp, #16]
    ebec:	ldp	x29, x30, [sp], #48
    ebf0:	ret
    ebf4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ebf8:	ldr	x8, [x8, #4016]
    ebfc:	ldr	x22, [x8]
    ec00:	bl	7860 <getpid@plt>
    ec04:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ec08:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ec0c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ec10:	mov	w2, w0
    ec14:	add	x1, x1, #0xd83
    ec18:	add	x3, x3, #0xd91
    ec1c:	add	x4, x4, #0xdaf
    ec20:	mov	x0, x22
    ec24:	bl	8350 <fprintf@plt>
    ec28:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ec2c:	add	x1, x1, #0x638
    ec30:	mov	x0, x20
    ec34:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    ec38:	cbnz	x19, ebb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2468>
    ec3c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ec40:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ec44:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ec48:	add	x0, x0, #0x64d
    ec4c:	add	x1, x1, #0x21b
    ec50:	add	x3, x3, #0x650
    ec54:	mov	w2, #0x156                 	// #342
    ec58:	bl	8210 <__assert_fail@plt>
    ec5c:	stp	x29, x30, [sp, #-48]!
    ec60:	str	x21, [sp, #16]
    ec64:	stp	x20, x19, [sp, #32]
    ec68:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ec6c:	ldr	x8, [x8, #4024]
    ec70:	mov	x20, x1
    ec74:	mov	x19, x0
    ec78:	mov	x29, sp
    ec7c:	ldrb	w8, [x8]
    ec80:	tbnz	w8, #5, ecc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2574>
    ec84:	ldr	x8, [x19, #112]
    ec88:	subs	x8, x8, x20
    ec8c:	b.ls	eca0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2554>  // b.plast
    ec90:	ldr	x9, [x19, #104]
    ec94:	add	x9, x9, x20
    ec98:	stp	x9, x8, [x19, #104]
    ec9c:	b	ecb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2564>
    eca0:	mov	x0, x19
    eca4:	mov	x1, xzr
    eca8:	mov	x2, xzr
    ecac:	bl	eb78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x242c>
    ecb0:	ldp	x20, x19, [sp, #32]
    ecb4:	ldr	x21, [sp, #16]
    ecb8:	ldp	x29, x30, [sp], #48
    ecbc:	ret
    ecc0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ecc4:	ldr	x8, [x8, #4016]
    ecc8:	ldr	x21, [x8]
    eccc:	bl	7860 <getpid@plt>
    ecd0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ecd4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ecd8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ecdc:	mov	w2, w0
    ece0:	add	x1, x1, #0xd83
    ece4:	add	x3, x3, #0xd91
    ece8:	add	x4, x4, #0xdaf
    ecec:	mov	x0, x21
    ecf0:	bl	8350 <fprintf@plt>
    ecf4:	ldr	x2, [x19, #112]
    ecf8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ecfc:	add	x1, x1, #0x695
    ed00:	mov	x0, x19
    ed04:	mov	x3, x20
    ed08:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    ed0c:	b	ec84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2538>
    ed10:	sub	sp, sp, #0x40
    ed14:	stp	x29, x30, [sp, #32]
    ed18:	stp	x20, x19, [sp, #48]
    ed1c:	add	x29, sp, #0x20
    ed20:	mov	x20, x0
    ed24:	mov	w0, wzr
    ed28:	stur	x1, [x29, #-8]
    ed2c:	cbz	x20, ed48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25fc>
    ed30:	cbz	x1, ed48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25fc>
    ed34:	mov	x0, x1
    ed38:	mov	x19, x2
    ed3c:	bl	e7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2098>
    ed40:	cbz	w0, ed58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x260c>
    ed44:	mov	w0, #0x1                   	// #1
    ed48:	ldp	x20, x19, [sp, #48]
    ed4c:	ldp	x29, x30, [sp, #32]
    ed50:	add	sp, sp, #0x40
    ed54:	ret
    ed58:	cbz	x19, ee18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26cc>
    ed5c:	mov	x0, sp
    ed60:	mov	w1, wzr
    ed64:	bl	75c0 <scols_reset_iter@plt>
    ed68:	ldur	x2, [x29, #-8]
    ed6c:	mov	x1, sp
    ed70:	mov	x0, x20
    ed74:	bl	7920 <scols_table_set_columns_iter@plt>
    ed78:	mov	x1, sp
    ed7c:	sub	x2, x29, #0x8
    ed80:	mov	x0, x20
    ed84:	bl	80c0 <scols_table_next_column@plt>
    ed88:	mov	x1, sp
    ed8c:	sub	x2, x29, #0x8
    ed90:	mov	x0, x20
    ed94:	bl	80c0 <scols_table_next_column@plt>
    ed98:	cbnz	w0, ed44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25f8>
    ed9c:	b	edbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2670>
    eda0:	mov	x1, sp
    eda4:	sub	x2, x29, #0x8
    eda8:	mov	x0, x20
    edac:	bl	80c0 <scols_table_next_column@plt>
    edb0:	mov	w8, w0
    edb4:	mov	w0, #0x1                   	// #1
    edb8:	cbnz	w8, ed48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25fc>
    edbc:	ldur	x0, [x29, #-8]
    edc0:	bl	8180 <scols_column_is_hidden@plt>
    edc4:	cbz	w0, edd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2684>
    edc8:	mov	w8, #0x2                   	// #2
    edcc:	b	ee0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x26c0>
    edd0:	ldur	x0, [x29, #-8]
    edd4:	bl	7f90 <scols_column_is_tree@plt>
    edd8:	cbz	w0, ede4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2698>
    eddc:	mov	w8, #0x1                   	// #1
    ede0:	b	ee0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x26c0>
    ede4:	ldur	x8, [x29, #-8]
    ede8:	mov	x0, x19
    edec:	ldr	x1, [x8, #8]
    edf0:	bl	8340 <scols_line_get_cell@plt>
    edf4:	cbz	x0, edfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b0>
    edf8:	bl	7710 <scols_cell_get_data@plt>
    edfc:	cbz	x0, ee08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26bc>
    ee00:	ldrb	w8, [x0]
    ee04:	cbnz	w8, eddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2690>
    ee08:	mov	w8, wzr
    ee0c:	orr	w8, w8, #0x2
    ee10:	cmp	w8, #0x2
    ee14:	b.eq	eda0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2654>  // b.none
    ee18:	mov	w0, wzr
    ee1c:	b	ed48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25fc>
    ee20:	stp	x29, x30, [sp, #-64]!
    ee24:	str	x23, [sp, #16]
    ee28:	stp	x22, x21, [sp, #32]
    ee2c:	stp	x20, x19, [sp, #48]
    ee30:	mov	x29, sp
    ee34:	cbz	x0, ef14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27c8>
    ee38:	mov	x21, x1
    ee3c:	cbz	x1, ef34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e8>
    ee40:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ee44:	ldr	x8, [x8, #4024]
    ee48:	mov	x19, x3
    ee4c:	mov	x20, x2
    ee50:	mov	x22, x0
    ee54:	ldrb	w8, [x8]
    ee58:	tbnz	w8, #3, eecc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2780>
    ee5c:	ldr	x8, [x22, #88]
    ee60:	ldr	x1, [x22, #72]
    ee64:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    ee68:	add	x9, x9, #0x16b
    ee6c:	cmp	x8, #0x0
    ee70:	csel	x0, x9, x8, eq  // eq = none
    ee74:	bl	74f0 <fputs@plt>
    ee78:	ldr	x8, [x22, #232]
    ee7c:	mov	x23, xzr
    ee80:	add	x8, x8, #0x1
    ee84:	str	x8, [x22, #232]
    ee88:	mov	x0, x22
    ee8c:	mov	x1, x23
    ee90:	bl	8370 <scols_table_get_column@plt>
    ee94:	mov	x1, x0
    ee98:	mov	x0, x22
    ee9c:	mov	x2, x20
    eea0:	mov	x3, x19
    eea4:	bl	ef54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2808>
    eea8:	ldr	x8, [x21, #8]
    eeac:	add	x23, x23, #0x1
    eeb0:	cmp	x23, x8
    eeb4:	b.ls	ee88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x273c>  // b.plast
    eeb8:	ldp	x20, x19, [sp, #48]
    eebc:	ldp	x22, x21, [sp, #32]
    eec0:	ldr	x23, [sp, #16]
    eec4:	ldp	x29, x30, [sp], #64
    eec8:	ret
    eecc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    eed0:	ldr	x8, [x8, #4016]
    eed4:	ldr	x23, [x8]
    eed8:	bl	7860 <getpid@plt>
    eedc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    eee0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    eee4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    eee8:	mov	w2, w0
    eeec:	add	x1, x1, #0xd83
    eef0:	add	x3, x3, #0xd91
    eef4:	add	x4, x4, #0xdd9
    eef8:	mov	x0, x23
    eefc:	bl	8350 <fprintf@plt>
    ef00:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ef04:	add	x1, x1, #0x720
    ef08:	mov	x0, x20
    ef0c:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    ef10:	b	ee5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2710>
    ef14:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ef18:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ef1c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ef20:	add	x0, x0, #0xeb3
    ef24:	add	x1, x1, #0x21b
    ef28:	add	x3, x3, #0x6b2
    ef2c:	mov	w2, #0x135                 	// #309
    ef30:	bl	8210 <__assert_fail@plt>
    ef34:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ef38:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ef3c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ef40:	add	x0, x0, #0x1bc
    ef44:	add	x1, x1, #0x21b
    ef48:	add	x3, x3, #0x6b2
    ef4c:	mov	w2, #0x136                 	// #310
    ef50:	bl	8210 <__assert_fail@plt>
    ef54:	stp	x29, x30, [sp, #-64]!
    ef58:	str	x23, [sp, #16]
    ef5c:	stp	x22, x21, [sp, #32]
    ef60:	stp	x20, x19, [sp, #48]
    ef64:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ef68:	ldr	x8, [x8, #4024]
    ef6c:	mov	x29, sp
    ef70:	mov	x22, x3
    ef74:	mov	x21, x2
    ef78:	ldrb	w8, [x8]
    ef7c:	mov	x20, x1
    ef80:	mov	x19, x0
    ef84:	str	xzr, [x29, #24]
    ef88:	tbnz	w8, #5, f078 <scols_table_get_termheight@@SMARTCOLS_2.31+0x292c>
    ef8c:	cbz	x21, f0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2974>
    ef90:	mov	x0, x20
    ef94:	bl	7f90 <scols_column_is_tree@plt>
    ef98:	cbz	w0, f0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2974>
    ef9c:	ldr	x8, [x21, #112]
    efa0:	cbz	x8, f030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e4>
    efa4:	mov	x0, x22
    efa8:	bl	100a0 <scols_get_library_version@@SMARTCOLS_2.25+0x2c>
    efac:	cbz	x0, f0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2974>
    efb0:	mov	x22, x0
    efb4:	mov	x0, x19
    efb8:	mov	x1, x21
    efbc:	mov	x2, x22
    efc0:	bl	cf24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7d8>
    efc4:	add	x0, x21, #0x40
    efc8:	bl	d6fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xfb0>
    efcc:	cbnz	w0, effc <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b0>
    efd0:	mov	x0, x19
    efd4:	bl	f198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a4c>
    efd8:	cbz	w0, effc <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b0>
    efdc:	ldr	x8, [x19, #176]
    efe0:	adrp	x9, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    efe4:	add	x9, x9, #0xfcb
    efe8:	mov	x0, x22
    efec:	ldr	x8, [x8, #16]
    eff0:	cmp	x8, #0x0
    eff4:	csel	x1, x9, x8, eq  // eq = none
    eff8:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
    effc:	add	x2, x29, #0x18
    f000:	mov	x0, x19
    f004:	mov	x1, x22
    f008:	mov	x3, xzr
    f00c:	bl	103fc <scols_get_library_version@@SMARTCOLS_2.25+0x388>
    f010:	cbz	x0, f024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28d8>
    f014:	ldr	x8, [x29, #24]
    f018:	cbz	x8, f024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28d8>
    f01c:	ldr	x1, [x19, #72]
    f020:	bl	74f0 <fputs@plt>
    f024:	mov	x0, x22
    f028:	bl	10208 <scols_get_library_version@@SMARTCOLS_2.25+0x194>
    f02c:	b	f0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2974>
    f030:	add	x0, x21, #0x40
    f034:	bl	d6fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xfb0>
    f038:	cbnz	w0, f0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2974>
    f03c:	ldr	x8, [x19, #176]
    f040:	ldr	x1, [x19, #72]
    f044:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    f048:	add	x22, x22, #0xfcb
    f04c:	ldr	x8, [x8, #16]
    f050:	cmp	x8, #0x0
    f054:	csel	x0, x22, x8, eq  // eq = none
    f058:	bl	74f0 <fputs@plt>
    f05c:	ldr	x8, [x19, #176]
    f060:	ldr	x8, [x8, #16]
    f064:	cmp	x8, #0x0
    f068:	csel	x0, x22, x8, eq  // eq = none
    f06c:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
    f070:	str	x0, [x29, #24]
    f074:	b	f0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2974>
    f078:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    f07c:	ldr	x8, [x8, #4016]
    f080:	ldr	x23, [x8]
    f084:	bl	7860 <getpid@plt>
    f088:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    f08c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    f090:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    f094:	mov	w2, w0
    f098:	add	x1, x1, #0xd83
    f09c:	add	x3, x3, #0xd91
    f0a0:	add	x4, x4, #0xdaf
    f0a4:	mov	x0, x23
    f0a8:	bl	8350 <fprintf@plt>
    f0ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f0b0:	add	x1, x1, #0x739
    f0b4:	mov	x0, x20
    f0b8:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    f0bc:	cbnz	x21, ef90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2844>
    f0c0:	mov	x0, x19
    f0c4:	bl	7eb0 <scols_table_is_minout@plt>
    f0c8:	cbz	w0, f0e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2994>
    f0cc:	mov	x0, x19
    f0d0:	mov	x1, x20
    f0d4:	mov	x2, x21
    f0d8:	bl	ed10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25c4>
    f0dc:	cbnz	w0, f184 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a38>
    f0e0:	mov	x0, x19
    f0e4:	bl	7aa0 <scols_table_is_maxout@plt>
    f0e8:	cbz	w0, f178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a2c>
    f0ec:	ldr	x8, [x29, #24]
    f0f0:	ldr	x9, [x20, #16]
    f0f4:	cmp	x8, x9
    f0f8:	b.cs	f150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a04>  // b.hs, b.nlast
    f0fc:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    f100:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f104:	add	x21, x21, #0xc2b
    f108:	add	x22, x22, #0x80f
    f10c:	b	f130 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29e4>
    f110:	ldr	x1, [x19, #72]
    f114:	bl	74f0 <fputs@plt>
    f118:	ldr	x8, [x29, #24]
    f11c:	add	x8, x8, #0x1
    f120:	str	x8, [x29, #24]
    f124:	ldr	x9, [x20, #16]
    f128:	cmp	x8, x9
    f12c:	b.cs	f150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a04>  // b.hs, b.nlast
    f130:	ldrb	w8, [x19, #248]
    f134:	mov	x0, x21
    f138:	tbnz	w8, #3, f110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29c4>
    f13c:	ldr	x8, [x19, #176]
    f140:	ldr	x8, [x8, #96]
    f144:	cmp	x8, #0x0
    f148:	csel	x0, x22, x8, eq  // eq = none
    f14c:	b	f110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29c4>
    f150:	mov	x0, x20
    f154:	bl	e7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2098>
    f158:	cbnz	w0, f184 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a38>
    f15c:	ldp	x1, x8, [x19, #72]
    f160:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f164:	add	x9, x9, #0x80f
    f168:	cmp	x8, #0x0
    f16c:	csel	x0, x9, x8, eq  // eq = none
    f170:	bl	74f0 <fputs@plt>
    f174:	b	f184 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a38>
    f178:	mov	x0, x20
    f17c:	bl	e7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2098>
    f180:	cbz	w0, f0ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x29a0>
    f184:	ldp	x20, x19, [sp, #48]
    f188:	ldp	x22, x21, [sp, #32]
    f18c:	ldr	x23, [sp, #16]
    f190:	ldp	x29, x30, [sp], #64
    f194:	ret
    f198:	sub	sp, sp, #0x40
    f19c:	str	x19, [sp, #48]
    f1a0:	mov	x19, x0
    f1a4:	add	x0, sp, #0x8
    f1a8:	mov	w1, wzr
    f1ac:	stp	x29, x30, [sp, #32]
    f1b0:	add	x29, sp, #0x20
    f1b4:	bl	75c0 <scols_reset_iter@plt>
    f1b8:	add	x1, sp, #0x8
    f1bc:	add	x2, x29, #0x18
    f1c0:	mov	x0, x19
    f1c4:	bl	80c0 <scols_table_next_column@plt>
    f1c8:	mov	w8, w0
    f1cc:	mov	w0, wzr
    f1d0:	cbnz	w8, f210 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ac4>
    f1d4:	b	f1ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    f1d8:	add	x1, sp, #0x8
    f1dc:	add	x2, x29, #0x18
    f1e0:	mov	x0, x19
    f1e4:	bl	80c0 <scols_table_next_column@plt>
    f1e8:	cbnz	w0, f20c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ac0>
    f1ec:	ldr	x0, [x29, #24]
    f1f0:	bl	8180 <scols_column_is_hidden@plt>
    f1f4:	cbnz	w0, f1d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a8c>
    f1f8:	ldr	x8, [x29, #24]
    f1fc:	ldr	x8, [x8, #104]
    f200:	cbz	x8, f1d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a8c>
    f204:	mov	w0, #0x1                   	// #1
    f208:	b	f210 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ac4>
    f20c:	mov	w0, wzr
    f210:	ldr	x19, [sp, #48]
    f214:	ldp	x29, x30, [sp, #32]
    f218:	add	sp, sp, #0x40
    f21c:	ret
    f220:	stp	x29, x30, [sp, #-80]!
    f224:	str	x25, [sp, #16]
    f228:	stp	x24, x23, [sp, #32]
    f22c:	stp	x22, x21, [sp, #48]
    f230:	stp	x20, x19, [sp, #64]
    f234:	mov	x29, sp
    f238:	mov	x21, x2
    f23c:	mov	x20, x1
    f240:	mov	x19, x0
    f244:	bl	eb34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e8>
    f248:	ldr	x25, [x20, #16]
    f24c:	str	x25, [x29, #24]
    f250:	ldr	x8, [x20, #104]
    f254:	cbz	x8, f3fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb0>
    f258:	cbz	x25, f2d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b8c>
    f25c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    f260:	ldr	x8, [x8, #4024]
    f264:	mov	x22, x0
    f268:	ldrb	w8, [x8]
    f26c:	tbnz	w8, #5, f418 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ccc>
    f270:	ldr	x0, [x20, #104]
    f274:	bl	7b50 <strdup@plt>
    f278:	mov	x23, x0
    f27c:	cbz	x0, f2c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b74>
    f280:	mov	x0, x20
    f284:	bl	79f0 <scols_column_is_customwrap@plt>
    f288:	cbz	w0, f2e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b94>
    f28c:	ldp	x8, x2, [x20, #152]
    f290:	mov	x0, x20
    f294:	mov	x1, x23
    f298:	blr	x8
    f29c:	cbz	x0, f2e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b94>
    f2a0:	sub	x24, x0, x23
    f2a4:	mov	x0, x23
    f2a8:	mov	x1, x24
    f2ac:	mov	x2, xzr
    f2b0:	bl	15b24 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
    f2b4:	str	x0, [x29, #24]
    f2b8:	cmn	x24, #0x1
    f2bc:	b.ne	f2f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bac>  // b.any
    f2c0:	mov	x0, x23
    f2c4:	bl	7d90 <free@plt>
    f2c8:	bl	8220 <__errno_location@plt>
    f2cc:	ldr	w8, [x0]
    f2d0:	neg	w0, w8
    f2d4:	b	f400 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb4>
    f2d8:	mov	w0, #0xffffffea            	// #-22
    f2dc:	b	f400 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb4>
    f2e0:	add	x1, x29, #0x18
    f2e4:	mov	x0, x23
    f2e8:	bl	161b4 <scols_init_debug@@SMARTCOLS_2.25+0x2b24>
    f2ec:	mov	x24, x0
    f2f0:	cmn	x24, #0x1
    f2f4:	b.eq	f2c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b74>  // b.none
    f2f8:	cbz	x24, f308 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bbc>
    f2fc:	mov	x0, x20
    f300:	mov	x1, x24
    f304:	bl	ec5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2510>
    f308:	cbz	x22, f318 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bcc>
    f30c:	ldr	x1, [x19, #72]
    f310:	mov	x0, x22
    f314:	bl	74f0 <fputs@plt>
    f318:	ldr	x1, [x19, #72]
    f31c:	mov	x0, x23
    f320:	bl	74f0 <fputs@plt>
    f324:	cbz	x22, f340 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bf4>
    f328:	ldr	x3, [x19, #72]
    f32c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f330:	add	x0, x0, #0x32d
    f334:	mov	w1, #0x4                   	// #4
    f338:	mov	w2, #0x1                   	// #1
    f33c:	bl	7ee0 <fwrite@plt>
    f340:	mov	x0, x23
    f344:	bl	7d90 <free@plt>
    f348:	mov	x0, x19
    f34c:	bl	7eb0 <scols_table_is_minout@plt>
    f350:	cbz	w0, f368 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c1c>
    f354:	mov	x0, x19
    f358:	mov	x1, x20
    f35c:	mov	x2, x21
    f360:	bl	ed10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25c4>
    f364:	cbnz	w0, f3fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb0>
    f368:	mov	x0, x19
    f36c:	bl	7aa0 <scols_table_is_maxout@plt>
    f370:	cbz	w0, f3f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ca4>
    f374:	ldr	x8, [x29, #24]
    f378:	cmp	x8, x25
    f37c:	b.cs	f3c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c7c>  // b.hs, b.nlast
    f380:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    f384:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f388:	sub	x21, x25, x8
    f38c:	add	x22, x22, #0xc2b
    f390:	add	x23, x23, #0x80f
    f394:	b	f3a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c5c>
    f398:	ldr	x1, [x19, #72]
    f39c:	bl	74f0 <fputs@plt>
    f3a0:	subs	x21, x21, #0x1
    f3a4:	b.eq	f3c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c7c>  // b.none
    f3a8:	ldrb	w8, [x19, #248]
    f3ac:	mov	x0, x22
    f3b0:	tbnz	w8, #3, f398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c4c>
    f3b4:	ldr	x8, [x19, #176]
    f3b8:	ldr	x8, [x8, #96]
    f3bc:	cmp	x8, #0x0
    f3c0:	csel	x0, x23, x8, eq  // eq = none
    f3c4:	b	f398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c4c>
    f3c8:	mov	x0, x20
    f3cc:	bl	e7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2098>
    f3d0:	cbnz	w0, f3fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb0>
    f3d4:	ldp	x1, x8, [x19, #72]
    f3d8:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f3dc:	add	x9, x9, #0x80f
    f3e0:	cmp	x8, #0x0
    f3e4:	csel	x0, x9, x8, eq  // eq = none
    f3e8:	bl	74f0 <fputs@plt>
    f3ec:	b	f3fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cb0>
    f3f0:	mov	x0, x20
    f3f4:	bl	e7e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2098>
    f3f8:	cbz	w0, f374 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c28>
    f3fc:	mov	w0, wzr
    f400:	ldp	x20, x19, [sp, #64]
    f404:	ldp	x22, x21, [sp, #48]
    f408:	ldp	x24, x23, [sp, #32]
    f40c:	ldr	x25, [sp, #16]
    f410:	ldp	x29, x30, [sp], #80
    f414:	ret
    f418:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    f41c:	ldr	x8, [x8, #4016]
    f420:	ldr	x23, [x8]
    f424:	bl	7860 <getpid@plt>
    f428:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    f42c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    f430:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    f434:	mov	w2, w0
    f438:	add	x1, x1, #0xd83
    f43c:	add	x3, x3, #0xd91
    f440:	add	x4, x4, #0xdaf
    f444:	mov	x0, x23
    f448:	bl	8350 <fprintf@plt>
    f44c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f450:	add	x1, x1, #0x7b6
    f454:	mov	x0, x20
    f458:	bl	d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc38>
    f45c:	b	f270 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b24>
    f460:	cbz	x0, f480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d34>
    f464:	stp	x29, x30, [sp, #-16]!
    f468:	add	x0, x0, #0x40
    f46c:	mov	x29, sp
    f470:	bl	d6fc <scols_table_get_termheight@@SMARTCOLS_2.31+0xfb0>
    f474:	cmp	w0, #0x0
    f478:	cset	w0, eq  // eq = none
    f47c:	ldp	x29, x30, [sp], #16
    f480:	ret
    f484:	cbz	x0, f494 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d48>
    f488:	ldr	x8, [x0, #112]
    f48c:	cmp	x8, #0x0
    f490:	cset	w0, ne  // ne = any
    f494:	ret
    f498:	cbz	x0, f4b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d6c>
    f49c:	ldr	x8, [x0, #112]
    f4a0:	cbz	x8, f4ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d60>
    f4a4:	mov	w0, wzr
    f4a8:	ret
    f4ac:	ldr	x8, [x0, #120]
    f4b0:	cmp	x8, #0x0
    f4b4:	cset	w0, eq  // eq = none
    f4b8:	ret
    f4bc:	cbz	x0, f4d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d88>
    f4c0:	cbz	x1, f4d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d88>
    f4c4:	ldr	x8, [x0, #168]
    f4c8:	cmp	x8, x1
    f4cc:	cset	w0, eq  // eq = none
    f4d0:	ret
    f4d4:	mov	w0, wzr
    f4d8:	ret
    f4dc:	cbz	x0, f4ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2da0>
    f4e0:	ldr	x8, [x0, #120]
    f4e4:	cmp	x8, #0x0
    f4e8:	cset	w0, ne  // ne = any
    f4ec:	ret
    f4f0:	stp	x29, x30, [sp, #-16]!
    f4f4:	mov	x29, sp
    f4f8:	cbz	x0, f510 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dc4>
    f4fc:	ldr	x8, [x0, #120]
    f500:	cbz	x8, f518 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dcc>
    f504:	add	x0, x0, #0x50
    f508:	add	x1, x8, #0x20
    f50c:	bl	e7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2088>
    f510:	ldp	x29, x30, [sp], #16
    f514:	ret
    f518:	mov	w0, wzr
    f51c:	ldp	x29, x30, [sp], #16
    f520:	ret
    f524:	stp	x29, x30, [sp, #-48]!
    f528:	stp	x20, x19, [sp, #32]
    f52c:	ldr	w8, [x0, #216]
    f530:	str	x21, [sp, #16]
    f534:	mov	x29, sp
    f538:	tbnz	w8, #31, f570 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e24>
    f53c:	adrp	x20, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f540:	mov	x19, x0
    f544:	mov	w21, #0xffffffff            	// #-1
    f548:	add	x20, x20, #0x80d
    f54c:	ldr	x3, [x19, #72]
    f550:	mov	w1, #0x3                   	// #3
    f554:	mov	w2, #0x1                   	// #1
    f558:	mov	x0, x20
    f55c:	bl	7ee0 <fwrite@plt>
    f560:	ldr	w8, [x19, #216]
    f564:	add	w21, w21, #0x1
    f568:	cmp	w21, w8
    f56c:	b.lt	f54c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e00>  // b.tstop
    f570:	ldp	x20, x19, [sp, #32]
    f574:	ldr	x21, [sp, #16]
    f578:	ldp	x29, x30, [sp], #48
    f57c:	ret
    f580:	stp	x29, x30, [sp, #-48]!
    f584:	str	x21, [sp, #16]
    f588:	stp	x20, x19, [sp, #32]
    f58c:	mov	x29, sp
    f590:	mov	x19, x0
    f594:	str	wzr, [x0, #216]
    f598:	bl	7ea0 <scols_table_is_json@plt>
    f59c:	cbz	w0, f618 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ecc>
    f5a0:	ldr	x1, [x19, #72]
    f5a4:	mov	w0, #0x7b                  	// #123
    f5a8:	bl	7700 <fputc@plt>
    f5ac:	ldr	x8, [x19, #88]
    f5b0:	ldr	x1, [x19, #72]
    f5b4:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    f5b8:	add	x20, x20, #0x16b
    f5bc:	cmp	x8, #0x0
    f5c0:	csel	x0, x20, x8, eq  // eq = none
    f5c4:	bl	74f0 <fputs@plt>
    f5c8:	mov	x0, x19
    f5cc:	bl	f524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dd8>
    f5d0:	ldr	x0, [x19, #8]
    f5d4:	ldr	x1, [x19, #72]
    f5d8:	bl	f628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2edc>
    f5dc:	ldr	x3, [x19, #72]
    f5e0:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f5e4:	add	x0, x0, #0x81b
    f5e8:	mov	w1, #0x3                   	// #3
    f5ec:	mov	w2, #0x1                   	// #1
    f5f0:	mov	w21, #0x1                   	// #1
    f5f4:	bl	7ee0 <fwrite@plt>
    f5f8:	ldr	x8, [x19, #88]
    f5fc:	ldr	x1, [x19, #72]
    f600:	cmp	x8, #0x0
    f604:	csel	x0, x20, x8, eq  // eq = none
    f608:	bl	74f0 <fputs@plt>
    f60c:	ldr	w8, [x19, #216]
    f610:	add	w8, w8, #0x1
    f614:	stp	w8, w21, [x19, #216]
    f618:	ldp	x20, x19, [sp, #32]
    f61c:	ldr	x21, [sp, #16]
    f620:	ldp	x29, x30, [sp], #48
    f624:	ret
    f628:	stp	x29, x30, [sp, #-80]!
    f62c:	stp	x20, x19, [sp, #64]
    f630:	mov	x20, x0
    f634:	mov	w0, #0x22                  	// #34
    f638:	stp	x26, x25, [sp, #16]
    f63c:	stp	x24, x23, [sp, #32]
    f640:	stp	x22, x21, [sp, #48]
    f644:	mov	x29, sp
    f648:	mov	x19, x1
    f64c:	bl	7700 <fputc@plt>
    f650:	cbz	x20, f6d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f88>
    f654:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f658:	mov	x25, #0x5                   	// #5
    f65c:	mov	w23, #0x4002                	// #16386
    f660:	add	x21, x21, #0x619
    f664:	mov	w24, #0x1                   	// #1
    f668:	movk	x25, #0x4400, lsl #48
    f66c:	b	f684 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f38>
    f670:	and	w2, w22, #0xff
    f674:	mov	x0, x19
    f678:	mov	x1, x21
    f67c:	bl	8350 <fprintf@plt>
    f680:	add	x20, x20, #0x1
    f684:	ldrb	w26, [x20]
    f688:	sub	w8, w26, #0x22
    f68c:	cmp	w8, #0x3e
    f690:	sxtb	w22, w26
    f694:	b.hi	f6a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f58>  // b.pmore
    f698:	lsl	x8, x24, x8
    f69c:	tst	x8, x25
    f6a0:	b.ne	f670 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f24>  // b.any
    f6a4:	cbz	w26, f6d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f88>
    f6a8:	bl	7d20 <__ctype_b_loc@plt>
    f6ac:	ldr	x8, [x0]
    f6b0:	ldrh	w8, [x8, x26, lsl #1]
    f6b4:	and	w8, w8, w23
    f6b8:	cmp	w8, #0x4, lsl #12
    f6bc:	b.ne	f670 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f24>  // b.any
    f6c0:	mov	w0, w22
    f6c4:	mov	x1, x19
    f6c8:	bl	7700 <fputc@plt>
    f6cc:	add	x20, x20, #0x1
    f6d0:	b	f684 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f38>
    f6d4:	mov	w0, #0x22                  	// #34
    f6d8:	mov	x1, x19
    f6dc:	bl	7700 <fputc@plt>
    f6e0:	ldp	x20, x19, [sp, #64]
    f6e4:	ldp	x22, x21, [sp, #48]
    f6e8:	ldp	x24, x23, [sp, #32]
    f6ec:	ldp	x26, x25, [sp, #16]
    f6f0:	ldp	x29, x30, [sp], #80
    f6f4:	ret
    f6f8:	stp	x29, x30, [sp, #-32]!
    f6fc:	ldr	w8, [x0, #216]
    f700:	str	x19, [sp, #16]
    f704:	mov	x29, sp
    f708:	mov	x19, x0
    f70c:	sub	w8, w8, #0x1
    f710:	str	w8, [x0, #216]
    f714:	bl	7ea0 <scols_table_is_json@plt>
    f718:	cbz	w0, f76c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3020>
    f71c:	mov	x0, x19
    f720:	bl	f524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dd8>
    f724:	ldr	x1, [x19, #72]
    f728:	mov	w0, #0x5d                  	// #93
    f72c:	bl	7700 <fputc@plt>
    f730:	ldr	x9, [x19, #88]
    f734:	ldr	w8, [x19, #216]
    f738:	ldr	x1, [x19, #72]
    f73c:	adrp	x10, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    f740:	add	x10, x10, #0x16b
    f744:	cmp	x9, #0x0
    f748:	sub	w8, w8, #0x1
    f74c:	csel	x0, x10, x9, eq  // eq = none
    f750:	str	w8, [x19, #216]
    f754:	bl	74f0 <fputs@plt>
    f758:	ldr	x1, [x19, #72]
    f75c:	mov	w0, #0x7d                  	// #125
    f760:	bl	7700 <fputc@plt>
    f764:	mov	w8, #0x1                   	// #1
    f768:	str	w8, [x19, #220]
    f76c:	ldr	x19, [sp, #16]
    f770:	ldp	x29, x30, [sp], #32
    f774:	ret
    f778:	stp	x29, x30, [sp, #-32]!
    f77c:	stp	x20, x19, [sp, #16]
    f780:	mov	x29, sp
    f784:	mov	x19, x0
    f788:	bl	7ea0 <scols_table_is_json@plt>
    f78c:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    f790:	add	x20, x20, #0x16b
    f794:	cbz	w0, f7d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x308c>
    f798:	ldr	x1, [x19, #72]
    f79c:	mov	w0, #0x2c                  	// #44
    f7a0:	bl	7700 <fputc@plt>
    f7a4:	ldr	x8, [x19, #88]
    f7a8:	ldr	x1, [x19, #72]
    f7ac:	cmp	x8, #0x0
    f7b0:	csel	x0, x20, x8, eq  // eq = none
    f7b4:	bl	74f0 <fputs@plt>
    f7b8:	mov	x0, x19
    f7bc:	bl	f524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dd8>
    f7c0:	ldr	x3, [x19, #72]
    f7c4:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f7c8:	add	x0, x0, #0x811
    f7cc:	mov	w1, #0xd                   	// #13
    f7d0:	mov	w2, #0x1                   	// #1
    f7d4:	bl	7ee0 <fwrite@plt>
    f7d8:	ldr	x8, [x19, #88]
    f7dc:	ldr	x1, [x19, #72]
    f7e0:	cmp	x8, #0x0
    f7e4:	csel	x0, x20, x8, eq  // eq = none
    f7e8:	bl	74f0 <fputs@plt>
    f7ec:	ldr	w8, [x19, #216]
    f7f0:	ldr	x9, [x19, #232]
    f7f4:	mov	w10, #0x1                   	// #1
    f7f8:	add	w8, w8, #0x1
    f7fc:	add	x9, x9, #0x1
    f800:	stp	w8, w10, [x19, #216]
    f804:	str	x9, [x19, #232]
    f808:	ldp	x20, x19, [sp, #16]
    f80c:	ldp	x29, x30, [sp], #32
    f810:	ret
    f814:	stp	x29, x30, [sp, #-32]!
    f818:	ldr	w8, [x0, #216]
    f81c:	str	x19, [sp, #16]
    f820:	mov	x29, sp
    f824:	mov	x19, x0
    f828:	sub	w8, w8, #0x1
    f82c:	str	w8, [x0, #216]
    f830:	bl	7ea0 <scols_table_is_json@plt>
    f834:	cbz	w0, f870 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3124>
    f838:	mov	x0, x19
    f83c:	bl	f524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dd8>
    f840:	ldr	x1, [x19, #72]
    f844:	mov	w0, #0x5d                  	// #93
    f848:	bl	7700 <fputc@plt>
    f84c:	ldr	x8, [x19, #88]
    f850:	ldr	x1, [x19, #72]
    f854:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    f858:	add	x9, x9, #0x16b
    f85c:	cmp	x8, #0x0
    f860:	csel	x0, x9, x8, eq  // eq = none
    f864:	bl	74f0 <fputs@plt>
    f868:	mov	w8, #0x1                   	// #1
    f86c:	str	w8, [x19, #220]
    f870:	ldr	x19, [sp, #16]
    f874:	ldp	x29, x30, [sp], #32
    f878:	ret
    f87c:	stp	x29, x30, [sp, #-32]!
    f880:	str	x19, [sp, #16]
    f884:	mov	x29, sp
    f888:	mov	x19, x0
    f88c:	bl	7ea0 <scols_table_is_json@plt>
    f890:	cbz	w0, f8ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x3160>
    f894:	mov	x0, x19
    f898:	bl	f524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dd8>
    f89c:	ldr	x1, [x19, #72]
    f8a0:	mov	w0, #0x7b                  	// #123
    f8a4:	bl	7700 <fputc@plt>
    f8a8:	str	wzr, [x19, #220]
    f8ac:	ldr	w8, [x19, #216]
    f8b0:	add	w8, w8, #0x1
    f8b4:	str	w8, [x19, #216]
    f8b8:	ldr	x19, [sp, #16]
    f8bc:	ldp	x29, x30, [sp], #32
    f8c0:	ret
    f8c4:	stp	x29, x30, [sp, #-48]!
    f8c8:	stp	x20, x19, [sp, #32]
    f8cc:	ldr	w8, [x0, #216]
    f8d0:	str	x21, [sp, #16]
    f8d4:	mov	x29, sp
    f8d8:	mov	w21, w2
    f8dc:	sub	w8, w8, #0x1
    f8e0:	mov	w20, w1
    f8e4:	mov	x19, x0
    f8e8:	str	w8, [x0, #216]
    f8ec:	bl	7ea0 <scols_table_is_json@plt>
    f8f0:	cbz	w0, f94c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3200>
    f8f4:	ldr	w8, [x19, #220]
    f8f8:	cbz	w8, f904 <scols_table_get_termheight@@SMARTCOLS_2.31+0x31b8>
    f8fc:	mov	x0, x19
    f900:	bl	f524 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dd8>
    f904:	ldr	x1, [x19, #72]
    f908:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f90c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    f910:	add	x8, x8, #0x81f
    f914:	add	x9, x9, #0x821
    f918:	cmp	w20, #0x0
    f91c:	csel	x0, x9, x8, eq  // eq = none
    f920:	bl	74f0 <fputs@plt>
    f924:	ldrb	w8, [x19, #249]
    f928:	tbnz	w8, #5, f980 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3234>
    f92c:	ldr	x8, [x19, #88]
    f930:	ldr	x1, [x19, #72]
    f934:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    f938:	add	x9, x9, #0x16b
    f93c:	cmp	x8, #0x0
    f940:	csel	x0, x9, x8, eq  // eq = none
    f944:	bl	74f0 <fputs@plt>
    f948:	b	f980 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3234>
    f94c:	cbnz	w21, f980 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3234>
    f950:	ldrh	w8, [x19, #248]
    f954:	tbnz	w8, #13, f980 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3234>
    f958:	ldr	x8, [x19, #88]
    f95c:	ldr	x1, [x19, #72]
    f960:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
    f964:	add	x9, x9, #0x16b
    f968:	cmp	x8, #0x0
    f96c:	csel	x0, x9, x8, eq  // eq = none
    f970:	bl	74f0 <fputs@plt>
    f974:	ldr	x8, [x19, #232]
    f978:	add	x8, x8, #0x1
    f97c:	str	x8, [x19, #232]
    f980:	mov	w8, #0x1                   	// #1
    f984:	str	w8, [x19, #220]
    f988:	ldp	x20, x19, [sp, #32]
    f98c:	ldr	x21, [sp, #16]
    f990:	ldp	x29, x30, [sp], #48
    f994:	ret

000000000000f998 <scols_table_print_range@@SMARTCOLS_2.28>:
    f998:	sub	sp, sp, #0x50
    f99c:	stp	x29, x30, [sp, #32]
    f9a0:	add	x29, sp, #0x20
    f9a4:	stp	x22, x21, [sp, #48]
    f9a8:	stp	x20, x19, [sp, #64]
    f9ac:	mov	x20, x2
    f9b0:	mov	x21, x1
    f9b4:	mov	x19, x0
    f9b8:	stur	xzr, [x29, #-8]
    f9bc:	bl	75a0 <scols_table_is_tree@plt>
    f9c0:	cbz	w0, f9cc <scols_table_print_range@@SMARTCOLS_2.28+0x34>
    f9c4:	mov	w22, #0xffffffea            	// #-22
    f9c8:	b	fa64 <scols_table_print_range@@SMARTCOLS_2.28+0xcc>
    f9cc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    f9d0:	ldr	x8, [x8, #4024]
    f9d4:	ldrb	w8, [x8]
    f9d8:	tbnz	w8, #4, fa7c <scols_table_print_range@@SMARTCOLS_2.28+0xe4>
    f9dc:	sub	x1, x29, #0x8
    f9e0:	mov	x0, x19
    f9e4:	bl	e404 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cb8>
    f9e8:	mov	w22, w0
    f9ec:	cbnz	w0, fa64 <scols_table_print_range@@SMARTCOLS_2.28+0xcc>
    f9f0:	cbz	x21, fa0c <scols_table_print_range@@SMARTCOLS_2.28+0x74>
    f9f4:	add	x8, x19, #0x70
    f9f8:	add	x9, x21, #0x30
    f9fc:	str	wzr, [sp, #16]
    fa00:	stp	x9, x8, [sp]
    fa04:	cbnz	x21, fa1c <scols_table_print_range@@SMARTCOLS_2.28+0x84>
    fa08:	b	fa2c <scols_table_print_range@@SMARTCOLS_2.28+0x94>
    fa0c:	mov	x0, sp
    fa10:	mov	w1, wzr
    fa14:	bl	75c0 <scols_reset_iter@plt>
    fa18:	cbz	x21, fa2c <scols_table_print_range@@SMARTCOLS_2.28+0x94>
    fa1c:	ldr	x8, [sp]
    fa20:	ldr	x9, [x19, #112]
    fa24:	cmp	x8, x9
    fa28:	b.ne	fa40 <scols_table_print_range@@SMARTCOLS_2.28+0xa8>  // b.any
    fa2c:	ldur	x1, [x29, #-8]
    fa30:	mov	x0, x19
    fa34:	bl	d44c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    fa38:	mov	w22, w0
    fa3c:	cbnz	w0, fa58 <scols_table_print_range@@SMARTCOLS_2.28+0xc0>
    fa40:	ldur	x1, [x29, #-8]
    fa44:	mov	x2, sp
    fa48:	mov	x0, x19
    fa4c:	mov	x3, x20
    fa50:	bl	dcf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15ac>
    fa54:	mov	w22, w0
    fa58:	ldur	x1, [x29, #-8]
    fa5c:	mov	x0, x19
    fa60:	bl	e3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c70>
    fa64:	mov	w0, w22
    fa68:	ldp	x20, x19, [sp, #64]
    fa6c:	ldp	x22, x21, [sp, #48]
    fa70:	ldp	x29, x30, [sp, #32]
    fa74:	add	sp, sp, #0x50
    fa78:	ret
    fa7c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fa80:	ldr	x8, [x8, #4016]
    fa84:	ldr	x22, [x8]
    fa88:	bl	7860 <getpid@plt>
    fa8c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fa90:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fa94:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fa98:	mov	w2, w0
    fa9c:	add	x1, x1, #0xd83
    faa0:	add	x3, x3, #0xd91
    faa4:	add	x4, x4, #0xe2e
    faa8:	mov	x0, x22
    faac:	bl	8350 <fprintf@plt>
    fab0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    fab4:	add	x1, x1, #0x824
    fab8:	mov	x0, x19
    fabc:	bl	fac4 <scols_table_print_range@@SMARTCOLS_2.28+0x12c>
    fac0:	b	f9dc <scols_table_print_range@@SMARTCOLS_2.28+0x44>
    fac4:	sub	sp, sp, #0x120
    fac8:	stp	x29, x30, [sp, #240]
    facc:	add	x29, sp, #0xf0
    fad0:	str	x28, [sp, #256]
    fad4:	stp	x20, x19, [sp, #272]
    fad8:	stp	x2, x3, [x29, #-112]
    fadc:	stp	x4, x5, [x29, #-96]
    fae0:	stp	x6, x7, [x29, #-80]
    fae4:	stp	q1, q2, [sp, #16]
    fae8:	stp	q3, q4, [sp, #48]
    faec:	str	q0, [sp]
    faf0:	stp	q5, q6, [sp, #80]
    faf4:	str	q7, [sp, #112]
    faf8:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fafc:	ldr	x20, [x20, #4016]
    fb00:	mov	x19, x1
    fb04:	cbz	x0, fb30 <scols_table_print_range@@SMARTCOLS_2.28+0x198>
    fb08:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fb0c:	ldr	x9, [x9, #4024]
    fb10:	ldrb	w9, [x9, #3]
    fb14:	tbnz	w9, #0, fb30 <scols_table_print_range@@SMARTCOLS_2.28+0x198>
    fb18:	mov	x8, x0
    fb1c:	ldr	x0, [x20]
    fb20:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fb24:	add	x1, x1, #0xda8
    fb28:	mov	x2, x8
    fb2c:	bl	8350 <fprintf@plt>
    fb30:	mov	x8, #0xffffffffffffffd0    	// #-48
    fb34:	mov	x10, sp
    fb38:	sub	x11, x29, #0x70
    fb3c:	movk	x8, #0xff80, lsl #32
    fb40:	add	x9, x29, #0x30
    fb44:	add	x10, x10, #0x80
    fb48:	add	x11, x11, #0x30
    fb4c:	stp	x10, x8, [x29, #-16]
    fb50:	stp	x9, x11, [x29, #-32]
    fb54:	ldp	q0, q1, [x29, #-32]
    fb58:	ldr	x0, [x20]
    fb5c:	sub	x2, x29, #0x40
    fb60:	mov	x1, x19
    fb64:	stp	q0, q1, [x29, #-64]
    fb68:	bl	81f0 <vfprintf@plt>
    fb6c:	ldr	x1, [x20]
    fb70:	mov	w0, #0xa                   	// #10
    fb74:	bl	7700 <fputc@plt>
    fb78:	ldp	x20, x19, [sp, #272]
    fb7c:	ldr	x28, [sp, #256]
    fb80:	ldp	x29, x30, [sp, #240]
    fb84:	add	sp, sp, #0x120
    fb88:	ret

000000000000fb8c <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
    fb8c:	stp	x29, x30, [sp, #-64]!
    fb90:	str	x23, [sp, #16]
    fb94:	stp	x22, x21, [sp, #32]
    fb98:	stp	x20, x19, [sp, #48]
    fb9c:	mov	x29, sp
    fba0:	cbz	x0, fc1c <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x90>
    fba4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fba8:	ldr	x8, [x8, #4024]
    fbac:	mov	x22, x3
    fbb0:	mov	x20, x2
    fbb4:	mov	x21, x1
    fbb8:	ldrb	w8, [x8]
    fbbc:	mov	x19, x0
    fbc0:	tbnz	w8, #4, fc40 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xb4>
    fbc4:	add	x1, x29, #0x18
    fbc8:	mov	x0, x22
    fbcc:	bl	8290 <open_memstream@plt>
    fbd0:	cbz	x0, fc24 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x98>
    fbd4:	mov	x22, x0
    fbd8:	mov	x0, x19
    fbdc:	bl	77f0 <scols_table_get_stream@plt>
    fbe0:	mov	x23, x0
    fbe4:	mov	x0, x19
    fbe8:	mov	x1, x22
    fbec:	bl	78b0 <scols_table_set_stream@plt>
    fbf0:	mov	x0, x19
    fbf4:	mov	x1, x21
    fbf8:	mov	x2, x20
    fbfc:	bl	7850 <scols_table_print_range@plt>
    fc00:	mov	w20, w0
    fc04:	mov	x0, x22
    fc08:	bl	7840 <fclose@plt>
    fc0c:	mov	x0, x19
    fc10:	mov	x1, x23
    fc14:	bl	78b0 <scols_table_set_stream@plt>
    fc18:	b	fc28 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x9c>
    fc1c:	mov	w20, #0xffffffea            	// #-22
    fc20:	b	fc28 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x9c>
    fc24:	mov	w20, #0xfffffff4            	// #-12
    fc28:	mov	w0, w20
    fc2c:	ldp	x20, x19, [sp, #48]
    fc30:	ldp	x22, x21, [sp, #32]
    fc34:	ldr	x23, [sp, #16]
    fc38:	ldp	x29, x30, [sp], #64
    fc3c:	ret
    fc40:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fc44:	ldr	x8, [x8, #4016]
    fc48:	ldr	x23, [x8]
    fc4c:	bl	7860 <getpid@plt>
    fc50:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fc54:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fc58:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fc5c:	mov	w2, w0
    fc60:	add	x1, x1, #0xd83
    fc64:	add	x3, x3, #0xd91
    fc68:	add	x4, x4, #0xe2e
    fc6c:	mov	x0, x23
    fc70:	bl	8350 <fprintf@plt>
    fc74:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    fc78:	add	x1, x1, #0x83c
    fc7c:	mov	x0, x19
    fc80:	bl	fac4 <scols_table_print_range@@SMARTCOLS_2.28+0x12c>
    fc84:	b	fbc4 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x38>

000000000000fc88 <scols_print_table@@SMARTCOLS_2.25>:
    fc88:	sub	sp, sp, #0x30
    fc8c:	stp	x29, x30, [sp, #16]
    fc90:	add	x29, sp, #0x10
    fc94:	sub	x1, x29, #0x4
    fc98:	stp	x20, x19, [sp, #32]
    fc9c:	mov	x19, x0
    fca0:	stur	wzr, [x29, #-4]
    fca4:	bl	fcd8 <scols_print_table@@SMARTCOLS_2.25+0x50>
    fca8:	ldur	w8, [x29, #-4]
    fcac:	mov	w20, w0
    fcb0:	orr	w8, w8, w0
    fcb4:	cbnz	w8, fcc4 <scols_print_table@@SMARTCOLS_2.25+0x3c>
    fcb8:	ldr	x1, [x19, #72]
    fcbc:	mov	w0, #0xa                   	// #10
    fcc0:	bl	7700 <fputc@plt>
    fcc4:	mov	w0, w20
    fcc8:	ldp	x20, x19, [sp, #32]
    fccc:	ldp	x29, x30, [sp, #16]
    fcd0:	add	sp, sp, #0x30
    fcd4:	ret
    fcd8:	sub	sp, sp, #0x40
    fcdc:	stp	x29, x30, [sp, #16]
    fce0:	stp	x22, x21, [sp, #32]
    fce4:	stp	x20, x19, [sp, #48]
    fce8:	add	x29, sp, #0x10
    fcec:	str	xzr, [sp, #8]
    fcf0:	cbz	x0, fd28 <scols_print_table@@SMARTCOLS_2.25+0xa0>
    fcf4:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fcf8:	ldr	x22, [x22, #4024]
    fcfc:	mov	x20, x1
    fd00:	mov	x19, x0
    fd04:	ldrb	w8, [x22]
    fd08:	tbnz	w8, #4, fdd4 <scols_print_table@@SMARTCOLS_2.25+0x14c>
    fd0c:	cbz	x20, fd14 <scols_print_table@@SMARTCOLS_2.25+0x8c>
    fd10:	str	wzr, [x20]
    fd14:	add	x0, x19, #0x60
    fd18:	bl	ffcc <scols_print_table_to_string@@SMARTCOLS_2.25+0xf0>
    fd1c:	cbz	w0, fd44 <scols_print_table@@SMARTCOLS_2.25+0xbc>
    fd20:	ldrb	w8, [x22]
    fd24:	tbnz	w8, #4, fe20 <scols_print_table@@SMARTCOLS_2.25+0x198>
    fd28:	mov	w21, #0xffffffea            	// #-22
    fd2c:	mov	w0, w21
    fd30:	ldp	x20, x19, [sp, #48]
    fd34:	ldp	x22, x21, [sp, #32]
    fd38:	ldp	x29, x30, [sp, #16]
    fd3c:	add	sp, sp, #0x40
    fd40:	ret
    fd44:	add	x0, x19, #0x70
    fd48:	bl	ffcc <scols_print_table_to_string@@SMARTCOLS_2.25+0xf0>
    fd4c:	cbz	w0, fd6c <scols_print_table@@SMARTCOLS_2.25+0xe4>
    fd50:	ldrb	w8, [x22]
    fd54:	tbnz	w8, #4, fe68 <scols_print_table@@SMARTCOLS_2.25+0x1e0>
    fd58:	mov	w21, wzr
    fd5c:	cbz	x20, fd2c <scols_print_table@@SMARTCOLS_2.25+0xa4>
    fd60:	mov	w8, #0x1                   	// #1
    fd64:	str	w8, [x20]
    fd68:	b	fd2c <scols_print_table@@SMARTCOLS_2.25+0xa4>
    fd6c:	ldrh	w8, [x19, #248]
    fd70:	add	x1, sp, #0x8
    fd74:	mov	x0, x19
    fd78:	and	w8, w8, #0xfffffeff
    fd7c:	strh	w8, [x19, #248]
    fd80:	bl	e404 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cb8>
    fd84:	mov	w21, w0
    fd88:	cbnz	w0, fd2c <scols_print_table@@SMARTCOLS_2.25+0xa4>
    fd8c:	mov	x0, x19
    fd90:	bl	f580 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e34>
    fd94:	ldr	w8, [x19, #224]
    fd98:	cbnz	w8, fda4 <scols_print_table@@SMARTCOLS_2.25+0x11c>
    fd9c:	mov	x0, x19
    fda0:	bl	d020 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8d4>
    fda4:	ldr	x1, [sp, #8]
    fda8:	mov	x0, x19
    fdac:	bl	d44c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    fdb0:	mov	w21, w0
    fdb4:	cbnz	w0, fecc <scols_print_table@@SMARTCOLS_2.25+0x244>
    fdb8:	mov	x0, x19
    fdbc:	bl	75a0 <scols_table_is_tree@plt>
    fdc0:	ldr	x1, [sp, #8]
    fdc4:	cbz	w0, feb8 <scols_print_table@@SMARTCOLS_2.25+0x230>
    fdc8:	mov	x0, x19
    fdcc:	bl	e150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a04>
    fdd0:	b	fec0 <scols_print_table@@SMARTCOLS_2.25+0x238>
    fdd4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fdd8:	ldr	x8, [x8, #4016]
    fddc:	ldr	x21, [x8]
    fde0:	bl	7860 <getpid@plt>
    fde4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fde8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fdec:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fdf0:	mov	w2, w0
    fdf4:	add	x1, x1, #0xd83
    fdf8:	add	x3, x3, #0xd91
    fdfc:	add	x4, x4, #0xe2e
    fe00:	mov	x0, x21
    fe04:	bl	8350 <fprintf@plt>
    fe08:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    fe0c:	add	x1, x1, #0x4c7
    fe10:	mov	x0, x19
    fe14:	bl	fac4 <scols_table_print_range@@SMARTCOLS_2.28+0x12c>
    fe18:	cbnz	x20, fd10 <scols_print_table@@SMARTCOLS_2.25+0x88>
    fe1c:	b	fd14 <scols_print_table@@SMARTCOLS_2.25+0x8c>
    fe20:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fe24:	ldr	x8, [x8, #4016]
    fe28:	ldr	x20, [x8]
    fe2c:	bl	7860 <getpid@plt>
    fe30:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fe34:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fe38:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fe3c:	mov	w2, w0
    fe40:	add	x1, x1, #0xd83
    fe44:	add	x3, x3, #0xd91
    fe48:	add	x4, x4, #0xe2e
    fe4c:	mov	x0, x20
    fe50:	bl	8350 <fprintf@plt>
    fe54:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    fe58:	add	x1, x1, #0x868
    fe5c:	mov	x0, x19
    fe60:	bl	fac4 <scols_table_print_range@@SMARTCOLS_2.28+0x12c>
    fe64:	b	fd28 <scols_print_table@@SMARTCOLS_2.25+0xa0>
    fe68:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fe6c:	ldr	x8, [x8, #4016]
    fe70:	ldr	x21, [x8]
    fe74:	bl	7860 <getpid@plt>
    fe78:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fe7c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fe80:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    fe84:	mov	w2, w0
    fe88:	add	x1, x1, #0xd83
    fe8c:	add	x3, x3, #0xd91
    fe90:	add	x4, x4, #0xe2e
    fe94:	mov	x0, x21
    fe98:	bl	8350 <fprintf@plt>
    fe9c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    fea0:	add	x1, x1, #0x87c
    fea4:	mov	x0, x19
    fea8:	bl	fac4 <scols_table_print_range@@SMARTCOLS_2.28+0x12c>
    feac:	mov	w21, wzr
    feb0:	cbnz	x20, fd60 <scols_print_table@@SMARTCOLS_2.25+0xd8>
    feb4:	b	fd2c <scols_print_table@@SMARTCOLS_2.25+0xa4>
    feb8:	mov	x0, x19
    febc:	bl	e104 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19b8>
    fec0:	mov	w21, w0
    fec4:	mov	x0, x19
    fec8:	bl	f6f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2fac>
    fecc:	ldr	x1, [sp, #8]
    fed0:	mov	x0, x19
    fed4:	bl	e3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c70>
    fed8:	b	fd2c <scols_print_table@@SMARTCOLS_2.25+0xa4>

000000000000fedc <scols_print_table_to_string@@SMARTCOLS_2.25>:
    fedc:	sub	sp, sp, #0x40
    fee0:	stp	x29, x30, [sp, #16]
    fee4:	stp	x22, x21, [sp, #32]
    fee8:	stp	x20, x19, [sp, #48]
    feec:	add	x29, sp, #0x10
    fef0:	cbz	x0, ff60 <scols_print_table_to_string@@SMARTCOLS_2.25+0x84>
    fef4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    fef8:	ldr	x8, [x8, #4024]
    fefc:	mov	x20, x1
    ff00:	mov	x19, x0
    ff04:	ldrb	w8, [x8]
    ff08:	tbnz	w8, #4, ff84 <scols_print_table_to_string@@SMARTCOLS_2.25+0xa8>
    ff0c:	add	x1, sp, #0x8
    ff10:	mov	x0, x20
    ff14:	bl	8290 <open_memstream@plt>
    ff18:	cbz	x0, ff68 <scols_print_table_to_string@@SMARTCOLS_2.25+0x8c>
    ff1c:	mov	x20, x0
    ff20:	mov	x0, x19
    ff24:	bl	77f0 <scols_table_get_stream@plt>
    ff28:	mov	x22, x0
    ff2c:	mov	x0, x19
    ff30:	mov	x1, x20
    ff34:	bl	78b0 <scols_table_set_stream@plt>
    ff38:	mov	x0, x19
    ff3c:	mov	x1, xzr
    ff40:	bl	fcd8 <scols_print_table@@SMARTCOLS_2.25+0x50>
    ff44:	mov	w21, w0
    ff48:	mov	x0, x20
    ff4c:	bl	7840 <fclose@plt>
    ff50:	mov	x0, x19
    ff54:	mov	x1, x22
    ff58:	bl	78b0 <scols_table_set_stream@plt>
    ff5c:	b	ff6c <scols_print_table_to_string@@SMARTCOLS_2.25+0x90>
    ff60:	mov	w21, #0xffffffea            	// #-22
    ff64:	b	ff6c <scols_print_table_to_string@@SMARTCOLS_2.25+0x90>
    ff68:	mov	w21, #0xfffffff4            	// #-12
    ff6c:	mov	w0, w21
    ff70:	ldp	x20, x19, [sp, #48]
    ff74:	ldp	x22, x21, [sp, #32]
    ff78:	ldp	x29, x30, [sp, #16]
    ff7c:	add	sp, sp, #0x40
    ff80:	ret
    ff84:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
    ff88:	ldr	x8, [x8, #4016]
    ff8c:	ldr	x21, [x8]
    ff90:	bl	7860 <getpid@plt>
    ff94:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ff98:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ff9c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
    ffa0:	mov	w2, w0
    ffa4:	add	x1, x1, #0xd83
    ffa8:	add	x3, x3, #0xd91
    ffac:	add	x4, x4, #0xe2e
    ffb0:	mov	x0, x21
    ffb4:	bl	8350 <fprintf@plt>
    ffb8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
    ffbc:	add	x1, x1, #0x855
    ffc0:	mov	x0, x19
    ffc4:	bl	fac4 <scols_table_print_range@@SMARTCOLS_2.28+0x12c>
    ffc8:	b	ff0c <scols_print_table_to_string@@SMARTCOLS_2.25+0x30>
    ffcc:	ldr	x8, [x0]
    ffd0:	cmp	x8, x0
    ffd4:	cset	w0, eq  // eq = none
    ffd8:	ret

000000000000ffdc <scols_parse_version_string@@SMARTCOLS_2.25>:
    ffdc:	stp	x29, x30, [sp, #-48]!
    ffe0:	stp	x22, x21, [sp, #16]
    ffe4:	stp	x20, x19, [sp, #32]
    ffe8:	mov	x29, sp
    ffec:	cbz	x0, 10054 <scols_parse_version_string@@SMARTCOLS_2.25+0x78>
    fff0:	ldrb	w8, [x0]
    fff4:	cbz	w8, 1003c <scols_parse_version_string@@SMARTCOLS_2.25+0x60>
    fff8:	mov	w19, wzr
    fffc:	add	x20, x0, #0x1
   10000:	mov	w21, #0xa                   	// #10
   10004:	b	10010 <scols_parse_version_string@@SMARTCOLS_2.25+0x34>
   10008:	ldrb	w8, [x20], #1
   1000c:	cbz	w8, 10040 <scols_parse_version_string@@SMARTCOLS_2.25+0x64>
   10010:	and	w9, w8, #0xff
   10014:	cmp	w9, #0x2e
   10018:	b.eq	10008 <scols_parse_version_string@@SMARTCOLS_2.25+0x2c>  // b.none
   1001c:	sxtb	w22, w8
   10020:	bl	7d20 <__ctype_b_loc@plt>
   10024:	ldr	x8, [x0]
   10028:	ldrh	w8, [x8, w22, sxtw #1]
   1002c:	tbz	w8, #11, 10040 <scols_parse_version_string@@SMARTCOLS_2.25+0x64>
   10030:	madd	w8, w19, w21, w22
   10034:	sub	w19, w8, #0x30
   10038:	b	10008 <scols_parse_version_string@@SMARTCOLS_2.25+0x2c>
   1003c:	mov	w19, wzr
   10040:	mov	w0, w19
   10044:	ldp	x20, x19, [sp, #32]
   10048:	ldp	x22, x21, [sp, #16]
   1004c:	ldp	x29, x30, [sp], #48
   10050:	ret
   10054:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10058:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1005c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10060:	add	x0, x0, #0x88f
   10064:	add	x1, x1, #0x89a
   10068:	add	x3, x3, #0x8b5
   1006c:	mov	w2, #0x25                  	// #37
   10070:	bl	8210 <__assert_fail@plt>

0000000000010074 <scols_get_library_version@@SMARTCOLS_2.25>:
   10074:	stp	x29, x30, [sp, #-16]!
   10078:	mov	x29, sp
   1007c:	cbz	x0, 1008c <scols_get_library_version@@SMARTCOLS_2.25+0x18>
   10080:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10084:	add	x8, x8, #0x8e2
   10088:	str	x8, [x0]
   1008c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10090:	add	x0, x0, #0x8e2
   10094:	bl	7430 <scols_parse_version_string@plt>
   10098:	ldp	x29, x30, [sp], #16
   1009c:	ret
   100a0:	stp	x29, x30, [sp, #-48]!
   100a4:	stp	x20, x19, [sp, #32]
   100a8:	mov	x20, x0
   100ac:	add	x0, x0, #0x28
   100b0:	str	x21, [sp, #16]
   100b4:	mov	x29, sp
   100b8:	bl	78d0 <malloc@plt>
   100bc:	mov	x19, x0
   100c0:	cbz	x0, 100e0 <scols_get_library_version@@SMARTCOLS_2.25+0x6c>
   100c4:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   100c8:	ldr	x9, [x9, #4024]
   100cc:	add	x8, x19, #0x28
   100d0:	stp	x8, x8, [x19]
   100d4:	stp	xzr, x20, [x19, #16]
   100d8:	ldrb	w9, [x9]
   100dc:	tbnz	w9, #6, 100f4 <scols_get_library_version@@SMARTCOLS_2.25+0x80>
   100e0:	mov	x0, x19
   100e4:	ldp	x20, x19, [sp, #32]
   100e8:	ldr	x21, [sp, #16]
   100ec:	ldp	x29, x30, [sp], #48
   100f0:	ret
   100f4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   100f8:	ldr	x8, [x8, #4016]
   100fc:	ldr	x21, [x8]
   10100:	bl	7860 <getpid@plt>
   10104:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10108:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1010c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10110:	mov	w2, w0
   10114:	add	x1, x1, #0xd83
   10118:	add	x3, x3, #0xd91
   1011c:	add	x4, x4, #0x8e9
   10120:	mov	x0, x21
   10124:	bl	8350 <fprintf@plt>
   10128:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1012c:	add	x1, x1, #0x8ee
   10130:	mov	x0, x19
   10134:	mov	x2, x20
   10138:	bl	10140 <scols_get_library_version@@SMARTCOLS_2.25+0xcc>
   1013c:	b	100e0 <scols_get_library_version@@SMARTCOLS_2.25+0x6c>
   10140:	sub	sp, sp, #0x120
   10144:	stp	x29, x30, [sp, #240]
   10148:	add	x29, sp, #0xf0
   1014c:	str	x28, [sp, #256]
   10150:	stp	x20, x19, [sp, #272]
   10154:	stp	x2, x3, [x29, #-112]
   10158:	stp	x4, x5, [x29, #-96]
   1015c:	stp	x6, x7, [x29, #-80]
   10160:	stp	q1, q2, [sp, #16]
   10164:	stp	q3, q4, [sp, #48]
   10168:	str	q0, [sp]
   1016c:	stp	q5, q6, [sp, #80]
   10170:	str	q7, [sp, #112]
   10174:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10178:	ldr	x20, [x20, #4016]
   1017c:	mov	x19, x1
   10180:	cbz	x0, 101ac <scols_get_library_version@@SMARTCOLS_2.25+0x138>
   10184:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10188:	ldr	x9, [x9, #4024]
   1018c:	ldrb	w9, [x9, #3]
   10190:	tbnz	w9, #0, 101ac <scols_get_library_version@@SMARTCOLS_2.25+0x138>
   10194:	mov	x8, x0
   10198:	ldr	x0, [x20]
   1019c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   101a0:	add	x1, x1, #0xda8
   101a4:	mov	x2, x8
   101a8:	bl	8350 <fprintf@plt>
   101ac:	mov	x8, #0xffffffffffffffd0    	// #-48
   101b0:	mov	x10, sp
   101b4:	sub	x11, x29, #0x70
   101b8:	movk	x8, #0xff80, lsl #32
   101bc:	add	x9, x29, #0x30
   101c0:	add	x10, x10, #0x80
   101c4:	add	x11, x11, #0x30
   101c8:	stp	x10, x8, [x29, #-16]
   101cc:	stp	x9, x11, [x29, #-32]
   101d0:	ldp	q0, q1, [x29, #-32]
   101d4:	ldr	x0, [x20]
   101d8:	sub	x2, x29, #0x40
   101dc:	mov	x1, x19
   101e0:	stp	q0, q1, [x29, #-64]
   101e4:	bl	81f0 <vfprintf@plt>
   101e8:	ldr	x1, [x20]
   101ec:	mov	w0, #0xa                   	// #10
   101f0:	bl	7700 <fputc@plt>
   101f4:	ldp	x20, x19, [sp, #272]
   101f8:	ldr	x28, [sp, #256]
   101fc:	ldp	x29, x30, [sp, #240]
   10200:	add	sp, sp, #0x120
   10204:	ret
   10208:	cbz	x0, 10244 <scols_get_library_version@@SMARTCOLS_2.25+0x1d0>
   1020c:	stp	x29, x30, [sp, #-32]!
   10210:	stp	x20, x19, [sp, #16]
   10214:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10218:	ldr	x8, [x8, #4024]
   1021c:	mov	x19, x0
   10220:	mov	x29, sp
   10224:	ldrb	w8, [x8]
   10228:	tbnz	w8, #6, 10248 <scols_get_library_version@@SMARTCOLS_2.25+0x1d4>
   1022c:	ldr	x0, [x19, #16]
   10230:	bl	7d90 <free@plt>
   10234:	mov	x0, x19
   10238:	bl	7d90 <free@plt>
   1023c:	ldp	x20, x19, [sp, #16]
   10240:	ldp	x29, x30, [sp], #32
   10244:	ret
   10248:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1024c:	ldr	x8, [x8, #4016]
   10250:	ldr	x20, [x8]
   10254:	bl	7860 <getpid@plt>
   10258:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1025c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10260:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10264:	mov	w2, w0
   10268:	add	x1, x1, #0xd83
   1026c:	add	x3, x3, #0xd91
   10270:	add	x4, x4, #0x8e9
   10274:	mov	x0, x20
   10278:	bl	8350 <fprintf@plt>
   1027c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10280:	add	x1, x1, #0xdb3
   10284:	mov	x0, x19
   10288:	bl	10140 <scols_get_library_version@@SMARTCOLS_2.25+0xcc>
   1028c:	b	1022c <scols_get_library_version@@SMARTCOLS_2.25+0x1b8>
   10290:	cbz	x0, 102b4 <scols_get_library_version@@SMARTCOLS_2.25+0x240>
   10294:	mov	x8, x0
   10298:	ldr	x9, [x8]
   1029c:	mov	w0, wzr
   102a0:	strb	wzr, [x9]
   102a4:	ldr	x9, [x8]
   102a8:	str	xzr, [x8, #32]
   102ac:	str	x9, [x8, #8]
   102b0:	ret
   102b4:	mov	w0, #0xffffffea            	// #-22
   102b8:	ret
   102bc:	stp	x29, x30, [sp, #-48]!
   102c0:	str	x21, [sp, #16]
   102c4:	stp	x20, x19, [sp, #32]
   102c8:	mov	x29, sp
   102cc:	cbz	x0, 10328 <scols_get_library_version@@SMARTCOLS_2.25+0x2b4>
   102d0:	mov	x20, x1
   102d4:	cbz	x1, 10330 <scols_get_library_version@@SMARTCOLS_2.25+0x2bc>
   102d8:	ldrb	w8, [x20]
   102dc:	cbz	w8, 10330 <scols_get_library_version@@SMARTCOLS_2.25+0x2bc>
   102e0:	mov	x19, x0
   102e4:	mov	x0, x20
   102e8:	bl	74c0 <strlen@plt>
   102ec:	mov	x21, x0
   102f0:	ldr	x8, [x19, #24]
   102f4:	ldp	x9, x0, [x19]
   102f8:	sub	x8, x8, x0
   102fc:	add	x8, x8, x9
   10300:	cmp	x8, x21
   10304:	b.ls	10328 <scols_get_library_version@@SMARTCOLS_2.25+0x2b4>  // b.plast
   10308:	add	x2, x21, #0x1
   1030c:	mov	x1, x20
   10310:	bl	7400 <memcpy@plt>
   10314:	ldr	x8, [x19, #8]
   10318:	mov	w0, wzr
   1031c:	add	x8, x8, x21
   10320:	str	x8, [x19, #8]
   10324:	b	10334 <scols_get_library_version@@SMARTCOLS_2.25+0x2c0>
   10328:	mov	w0, #0xffffffea            	// #-22
   1032c:	b	10334 <scols_get_library_version@@SMARTCOLS_2.25+0x2c0>
   10330:	mov	w0, wzr
   10334:	ldp	x20, x19, [sp, #32]
   10338:	ldr	x21, [sp, #16]
   1033c:	ldp	x29, x30, [sp], #48
   10340:	ret
   10344:	stp	x29, x30, [sp, #-48]!
   10348:	stp	x22, x21, [sp, #16]
   1034c:	stp	x20, x19, [sp, #32]
   10350:	mov	x29, sp
   10354:	cbz	x1, 10384 <scols_get_library_version@@SMARTCOLS_2.25+0x310>
   10358:	mov	x20, x2
   1035c:	mov	x21, x1
   10360:	mov	x22, x0
   10364:	mov	x0, x22
   10368:	mov	x1, x20
   1036c:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
   10370:	cmp	w0, #0x0
   10374:	csel	w19, w19, w0, eq  // eq = none
   10378:	cbnz	w0, 10388 <scols_get_library_version@@SMARTCOLS_2.25+0x314>
   1037c:	subs	x21, x21, #0x1
   10380:	b.ne	10364 <scols_get_library_version@@SMARTCOLS_2.25+0x2f0>  // b.any
   10384:	mov	w19, wzr
   10388:	mov	w0, w19
   1038c:	ldp	x20, x19, [sp, #32]
   10390:	ldp	x22, x21, [sp, #16]
   10394:	ldp	x29, x30, [sp], #48
   10398:	ret
   1039c:	stp	x29, x30, [sp, #-32]!
   103a0:	stp	x20, x19, [sp, #16]
   103a4:	mov	x29, sp
   103a8:	mov	x19, x1
   103ac:	mov	x20, x0
   103b0:	bl	10290 <scols_get_library_version@@SMARTCOLS_2.25+0x21c>
   103b4:	cbnz	w0, 103c4 <scols_get_library_version@@SMARTCOLS_2.25+0x350>
   103b8:	mov	x0, x20
   103bc:	mov	x1, x19
   103c0:	bl	102bc <scols_get_library_version@@SMARTCOLS_2.25+0x248>
   103c4:	ldp	x20, x19, [sp, #16]
   103c8:	ldp	x29, x30, [sp], #32
   103cc:	ret
   103d0:	cbz	x0, 103e0 <scols_get_library_version@@SMARTCOLS_2.25+0x36c>
   103d4:	ldp	x9, x8, [x0]
   103d8:	sub	x8, x8, x9
   103dc:	str	x8, [x0, #32]
   103e0:	ret
   103e4:	cbz	x0, 103ec <scols_get_library_version@@SMARTCOLS_2.25+0x378>
   103e8:	ldr	x0, [x0]
   103ec:	ret
   103f0:	cbz	x0, 103f8 <scols_get_library_version@@SMARTCOLS_2.25+0x384>
   103f4:	ldr	x0, [x0, #24]
   103f8:	ret
   103fc:	stp	x29, x30, [sp, #-64]!
   10400:	str	x23, [sp, #16]
   10404:	mov	x23, x0
   10408:	mov	x0, x1
   1040c:	stp	x22, x21, [sp, #32]
   10410:	stp	x20, x19, [sp, #48]
   10414:	mov	x29, sp
   10418:	mov	x21, x3
   1041c:	mov	x19, x2
   10420:	mov	x20, x1
   10424:	bl	103e4 <scols_get_library_version@@SMARTCOLS_2.25+0x370>
   10428:	cbz	x0, 104a4 <scols_get_library_version@@SMARTCOLS_2.25+0x430>
   1042c:	ldr	x8, [x20, #16]
   10430:	mov	x22, x0
   10434:	cbnz	x8, 10450 <scols_get_library_version@@SMARTCOLS_2.25+0x3dc>
   10438:	ldr	x0, [x20, #24]
   1043c:	bl	160a0 <scols_init_debug@@SMARTCOLS_2.25+0x2a10>
   10440:	add	x0, x0, #0x1
   10444:	bl	78d0 <malloc@plt>
   10448:	str	x0, [x20, #16]
   1044c:	cbz	x0, 104a4 <scols_get_library_version@@SMARTCOLS_2.25+0x430>
   10450:	ldrb	w8, [x23, #249]
   10454:	tbnz	w8, #4, 10474 <scols_get_library_version@@SMARTCOLS_2.25+0x400>
   10458:	ldr	x2, [x20, #16]
   1045c:	mov	x0, x22
   10460:	mov	x1, x19
   10464:	mov	x3, x21
   10468:	bl	15d14 <scols_init_debug@@SMARTCOLS_2.25+0x2684>
   1046c:	cbnz	x0, 10494 <scols_get_library_version@@SMARTCOLS_2.25+0x420>
   10470:	b	104a4 <scols_get_library_version@@SMARTCOLS_2.25+0x430>
   10474:	mov	x0, x22
   10478:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
   1047c:	str	x0, [x19]
   10480:	ldr	x0, [x20, #16]
   10484:	mov	x1, x22
   10488:	bl	7f30 <strcpy@plt>
   1048c:	ldr	x0, [x20, #16]
   10490:	cbz	x0, 104a4 <scols_get_library_version@@SMARTCOLS_2.25+0x430>
   10494:	ldr	x8, [x19]
   10498:	add	x8, x8, #0x1
   1049c:	cmp	x8, #0x1
   104a0:	b.hi	104ac <scols_get_library_version@@SMARTCOLS_2.25+0x438>  // b.pmore
   104a4:	mov	x0, xzr
   104a8:	str	xzr, [x19]
   104ac:	ldp	x20, x19, [sp, #48]
   104b0:	ldp	x22, x21, [sp, #32]
   104b4:	ldr	x23, [sp, #16]
   104b8:	ldp	x29, x30, [sp], #64
   104bc:	ret
   104c0:	stp	x29, x30, [sp, #-32]!
   104c4:	str	x19, [sp, #16]
   104c8:	mov	x29, sp
   104cc:	mov	x19, x0
   104d0:	bl	103e4 <scols_get_library_version@@SMARTCOLS_2.25+0x370>
   104d4:	str	xzr, [x29, #24]
   104d8:	cbz	x0, 104f8 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   104dc:	ldr	x1, [x19, #32]
   104e0:	cbz	x1, 104f4 <scols_get_library_version@@SMARTCOLS_2.25+0x480>
   104e4:	add	x2, x29, #0x18
   104e8:	bl	15b24 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
   104ec:	ldr	x0, [x29, #24]
   104f0:	b	104f8 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   104f4:	mov	x0, xzr
   104f8:	ldr	x19, [sp, #16]
   104fc:	ldp	x29, x30, [sp], #32
   10500:	ret
   10504:	sub	sp, sp, #0xa0
   10508:	str	d8, [sp, #48]
   1050c:	stp	x29, x30, [sp, #64]
   10510:	stp	x28, x27, [sp, #80]
   10514:	stp	x26, x25, [sp, #96]
   10518:	stp	x24, x23, [sp, #112]
   1051c:	stp	x22, x21, [sp, #128]
   10520:	stp	x20, x19, [sp, #144]
   10524:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10528:	ldr	x20, [x20, #4024]
   1052c:	mov	x23, x1
   10530:	mov	x19, x0
   10534:	add	x29, sp, #0x30
   10538:	ldrb	w8, [x20]
   1053c:	tbnz	w8, #4, 10dbc <scols_get_library_version@@SMARTCOLS_2.25+0xd48>
   10540:	ldr	x9, [x19, #80]
   10544:	ldrh	w8, [x19, #248]
   10548:	adrp	x10, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1054c:	add	x10, x10, #0x80f
   10550:	cmp	x9, #0x0
   10554:	orr	w8, w8, #0x10
   10558:	csel	x0, x10, x9, eq  // eq = none
   1055c:	strh	w8, [x19, #248]
   10560:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
   10564:	mov	x26, x0
   10568:	mov	x0, x19
   1056c:	bl	110a0 <scols_get_library_version@@SMARTCOLS_2.25+0x102c>
   10570:	mov	w24, w0
   10574:	add	x0, sp, #0x18
   10578:	mov	w1, wzr
   1057c:	bl	75c0 <scols_reset_iter@plt>
   10580:	add	x1, sp, #0x18
   10584:	add	x2, x29, #0x8
   10588:	mov	x0, x19
   1058c:	bl	80c0 <scols_table_next_column@plt>
   10590:	cbz	w0, 1066c <scols_get_library_version@@SMARTCOLS_2.25+0x5f8>
   10594:	mov	w22, wzr
   10598:	mov	w25, wzr
   1059c:	mov	x21, xzr
   105a0:	mov	x28, xzr
   105a4:	ldrb	w8, [x19, #248]
   105a8:	tbnz	w8, #2, 105fc <scols_get_library_version@@SMARTCOLS_2.25+0x588>
   105ac:	ldrb	w8, [x20]
   105b0:	tbz	w8, #4, 10d70 <scols_get_library_version@@SMARTCOLS_2.25+0xcfc>
   105b4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   105b8:	ldr	x8, [x8, #4016]
   105bc:	ldr	x21, [x8]
   105c0:	bl	7860 <getpid@plt>
   105c4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   105c8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   105cc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   105d0:	mov	w2, w0
   105d4:	add	x1, x1, #0xd83
   105d8:	add	x3, x3, #0xd91
   105dc:	add	x4, x4, #0xe2e
   105e0:	mov	x0, x21
   105e4:	bl	8350 <fprintf@plt>
   105e8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   105ec:	add	x1, x1, #0x923
   105f0:	mov	x0, x19
   105f4:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   105f8:	b	10d70 <scols_get_library_version@@SMARTCOLS_2.25+0xcfc>
   105fc:	ldr	x8, [x19, #40]
   10600:	cmp	x21, x8
   10604:	b.ls	1074c <scols_get_library_version@@SMARTCOLS_2.25+0x6d8>  // b.plast
   10608:	mov	x0, x19
   1060c:	bl	7aa0 <scols_table_is_maxout@plt>
   10610:	cbz	w0, 1074c <scols_get_library_version@@SMARTCOLS_2.25+0x6d8>
   10614:	ldrb	w8, [x20]
   10618:	tbnz	w8, #4, 10ea8 <scols_get_library_version@@SMARTCOLS_2.25+0xe34>
   1061c:	add	x0, sp, #0x18
   10620:	mov	w1, wzr
   10624:	bl	75c0 <scols_reset_iter@plt>
   10628:	ldr	x8, [x19, #40]
   1062c:	cmp	x21, x8
   10630:	b.ls	10744 <scols_get_library_version@@SMARTCOLS_2.25+0x6d0>  // b.plast
   10634:	add	x1, sp, #0x18
   10638:	add	x2, x29, #0x8
   1063c:	mov	x0, x19
   10640:	bl	80c0 <scols_table_next_column@plt>
   10644:	cbnz	w0, 10744 <scols_get_library_version@@SMARTCOLS_2.25+0x6d0>
   10648:	ldr	x0, [x29, #8]
   1064c:	bl	8180 <scols_column_is_hidden@plt>
   10650:	cbnz	w0, 10628 <scols_get_library_version@@SMARTCOLS_2.25+0x5b4>
   10654:	ldr	x8, [x29, #8]
   10658:	sub	x21, x21, #0x1
   1065c:	ldr	x9, [x8, #24]
   10660:	sub	x9, x9, #0x1
   10664:	str	x9, [x8, #24]
   10668:	b	10628 <scols_get_library_version@@SMARTCOLS_2.25+0x5b4>
   1066c:	cmp	w24, #0x0
   10670:	mov	x28, xzr
   10674:	mov	x21, xzr
   10678:	mov	w25, wzr
   1067c:	mov	w22, wzr
   10680:	cset	w24, ne  // ne = any
   10684:	b	106e0 <scols_get_library_version@@SMARTCOLS_2.25+0x66c>
   10688:	ldr	x0, [x29, #8]
   1068c:	bl	113bc <scols_get_library_version@@SMARTCOLS_2.25+0x1348>
   10690:	ldr	x9, [x29, #8]
   10694:	cmp	w0, #0x0
   10698:	csel	x10, x26, xzr, eq  // eq = none
   1069c:	add	x11, x10, x28
   106a0:	ldp	x12, x13, [x9, #16]
   106a4:	ldrb	w9, [x9, #224]
   106a8:	add	x10, x10, x21
   106ac:	mov	w8, wzr
   106b0:	add	x28, x11, x12
   106b4:	and	w9, w9, #0x1
   106b8:	add	x21, x10, x13
   106bc:	add	w22, w22, w9
   106c0:	cbz	w8, 106cc <scols_get_library_version@@SMARTCOLS_2.25+0x658>
   106c4:	cmp	w8, #0x4
   106c8:	b.ne	10978 <scols_get_library_version@@SMARTCOLS_2.25+0x904>  // b.any
   106cc:	add	x1, sp, #0x18
   106d0:	add	x2, x29, #0x8
   106d4:	mov	x0, x19
   106d8:	bl	80c0 <scols_table_next_column@plt>
   106dc:	cbnz	w0, 105a4 <scols_get_library_version@@SMARTCOLS_2.25+0x530>
   106e0:	ldr	x0, [x29, #8]
   106e4:	bl	8180 <scols_column_is_hidden@plt>
   106e8:	cbz	w0, 106f8 <scols_get_library_version@@SMARTCOLS_2.25+0x684>
   106ec:	mov	w8, #0x4                   	// #4
   106f0:	cbnz	w8, 106c4 <scols_get_library_version@@SMARTCOLS_2.25+0x650>
   106f4:	b	106cc <scols_get_library_version@@SMARTCOLS_2.25+0x658>
   106f8:	ldr	x0, [x29, #8]
   106fc:	bl	7f90 <scols_column_is_tree@plt>
   10700:	cmp	w24, #0x1
   10704:	b.ne	10720 <scols_get_library_version@@SMARTCOLS_2.25+0x6ac>  // b.any
   10708:	cbz	w0, 10720 <scols_get_library_version@@SMARTCOLS_2.25+0x6ac>
   1070c:	ldr	x8, [x29, #8]
   10710:	add	w24, w24, #0x1
   10714:	ldrb	w9, [x8, #224]
   10718:	orr	w9, w9, #0x2
   1071c:	strb	w9, [x8, #224]
   10720:	ldr	x1, [x29, #8]
   10724:	mov	x0, x19
   10728:	mov	x2, x23
   1072c:	bl	110c4 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>
   10730:	mov	w25, w0
   10734:	cbz	w0, 10688 <scols_get_library_version@@SMARTCOLS_2.25+0x614>
   10738:	mov	w8, #0x6                   	// #6
   1073c:	cbnz	w8, 106c4 <scols_get_library_version@@SMARTCOLS_2.25+0x650>
   10740:	b	106cc <scols_get_library_version@@SMARTCOLS_2.25+0x658>
   10744:	ldrb	w8, [x20]
   10748:	tbnz	w8, #4, 10ef8 <scols_get_library_version@@SMARTCOLS_2.25+0xe84>
   1074c:	cbz	w22, 10788 <scols_get_library_version@@SMARTCOLS_2.25+0x714>
   10750:	ldr	x8, [x19, #40]
   10754:	cmp	x28, x8
   10758:	b.ls	10788 <scols_get_library_version@@SMARTCOLS_2.25+0x714>  // b.plast
   1075c:	ldrb	w8, [x20]
   10760:	tbnz	w8, #4, 10e60 <scols_get_library_version@@SMARTCOLS_2.25+0xdec>
   10764:	add	x0, sp, #0x18
   10768:	mov	w1, wzr
   1076c:	bl	75c0 <scols_reset_iter@plt>
   10770:	add	x1, sp, #0x18
   10774:	add	x2, x29, #0x8
   10778:	mov	x0, x19
   1077c:	bl	80c0 <scols_table_next_column@plt>
   10780:	cbz	w0, 108b4 <scols_get_library_version@@SMARTCOLS_2.25+0x840>
   10784:	mov	w22, #0x1                   	// #1
   10788:	ldr	x8, [x19, #40]
   1078c:	cmp	x28, x8
   10790:	b.cs	109c8 <scols_get_library_version@@SMARTCOLS_2.25+0x954>  // b.hs, b.nlast
   10794:	cbz	w22, 10828 <scols_get_library_version@@SMARTCOLS_2.25+0x7b4>
   10798:	ldrb	w8, [x20]
   1079c:	tbnz	w8, #4, 10f48 <scols_get_library_version@@SMARTCOLS_2.25+0xed4>
   107a0:	add	x0, sp, #0x18
   107a4:	mov	w1, wzr
   107a8:	bl	75c0 <scols_reset_iter@plt>
   107ac:	b	107b8 <scols_get_library_version@@SMARTCOLS_2.25+0x744>
   107b0:	mov	w8, wzr
   107b4:	cbnz	w8, 10828 <scols_get_library_version@@SMARTCOLS_2.25+0x7b4>
   107b8:	add	x1, sp, #0x18
   107bc:	add	x2, x29, #0x8
   107c0:	mov	x0, x19
   107c4:	bl	80c0 <scols_table_next_column@plt>
   107c8:	cbnz	w0, 10828 <scols_get_library_version@@SMARTCOLS_2.25+0x7b4>
   107cc:	ldr	x0, [x29, #8]
   107d0:	ldrb	w8, [x0, #224]
   107d4:	tbz	w8, #0, 107b0 <scols_get_library_version@@SMARTCOLS_2.25+0x73c>
   107d8:	bl	8180 <scols_column_is_hidden@plt>
   107dc:	cbnz	w0, 107b0 <scols_get_library_version@@SMARTCOLS_2.25+0x73c>
   107e0:	ldr	x8, [x19, #40]
   107e4:	subs	x9, x8, x28
   107e8:	b.eq	10808 <scols_get_library_version@@SMARTCOLS_2.25+0x794>  // b.none
   107ec:	ldr	x10, [x29, #8]
   107f0:	ldr	x11, [x10, #16]
   107f4:	ldr	x10, [x10, #32]
   107f8:	add	x12, x11, x9
   107fc:	sub	x11, x10, x11
   10800:	cmp	x12, x10
   10804:	csel	x9, x11, x9, hi  // hi = pmore
   10808:	ldr	x10, [x29, #8]
   1080c:	add	x28, x9, x28
   10810:	cmp	x28, x8
   10814:	ldr	x11, [x10, #16]
   10818:	add	x8, x11, x9
   1081c:	str	x8, [x10, #16]
   10820:	cset	w8, eq  // eq = none
   10824:	cbz	w8, 107b8 <scols_get_library_version@@SMARTCOLS_2.25+0x744>
   10828:	ldr	x8, [x19, #40]
   1082c:	cmp	x28, x8
   10830:	b.cs	10984 <scols_get_library_version@@SMARTCOLS_2.25+0x910>  // b.hs, b.nlast
   10834:	mov	x0, x19
   10838:	bl	7aa0 <scols_table_is_maxout@plt>
   1083c:	cbz	w0, 10984 <scols_get_library_version@@SMARTCOLS_2.25+0x910>
   10840:	ldrb	w8, [x20]
   10844:	tbz	w8, #4, 10968 <scols_get_library_version@@SMARTCOLS_2.25+0x8f4>
   10848:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1084c:	ldr	x8, [x8, #4016]
   10850:	ldr	x21, [x8]
   10854:	bl	7860 <getpid@plt>
   10858:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1085c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10860:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10864:	mov	w2, w0
   10868:	add	x1, x1, #0xd83
   1086c:	add	x3, x3, #0xd91
   10870:	add	x4, x4, #0xe2e
   10874:	mov	x0, x21
   10878:	bl	8350 <fprintf@plt>
   1087c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10880:	add	x1, x1, #0x9ca
   10884:	mov	x0, x19
   10888:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   1088c:	b	10968 <scols_get_library_version@@SMARTCOLS_2.25+0x8f4>
   10890:	mov	w8, #0x11                  	// #17
   10894:	cbz	w8, 108a0 <scols_get_library_version@@SMARTCOLS_2.25+0x82c>
   10898:	cmp	w8, #0x11
   1089c:	b.ne	10978 <scols_get_library_version@@SMARTCOLS_2.25+0x904>  // b.any
   108a0:	add	x1, sp, #0x18
   108a4:	add	x2, x29, #0x8
   108a8:	mov	x0, x19
   108ac:	bl	80c0 <scols_table_next_column@plt>
   108b0:	cbnz	w0, 10788 <scols_get_library_version@@SMARTCOLS_2.25+0x714>
   108b4:	ldr	x0, [x29, #8]
   108b8:	ldrb	w8, [x0, #224]
   108bc:	tbz	w8, #0, 10890 <scols_get_library_version@@SMARTCOLS_2.25+0x81c>
   108c0:	bl	8180 <scols_column_is_hidden@plt>
   108c4:	cbnz	w0, 10890 <scols_get_library_version@@SMARTCOLS_2.25+0x81c>
   108c8:	ldr	x1, [x29, #8]
   108cc:	mov	x0, x19
   108d0:	mov	x2, x23
   108d4:	ldr	x21, [x1, #16]
   108d8:	bl	110c4 <scols_get_library_version@@SMARTCOLS_2.25+0x1050>
   108dc:	mov	w25, w0
   108e0:	cbz	w0, 108f0 <scols_get_library_version@@SMARTCOLS_2.25+0x87c>
   108e4:	mov	w8, #0x6                   	// #6
   108e8:	cbnz	w8, 10898 <scols_get_library_version@@SMARTCOLS_2.25+0x824>
   108ec:	b	108a0 <scols_get_library_version@@SMARTCOLS_2.25+0x82c>
   108f0:	ldr	x9, [x29, #8]
   108f4:	mov	w8, wzr
   108f8:	ldr	x9, [x9, #16]
   108fc:	cmp	x9, x21
   10900:	cset	w10, cs  // cs = hs, nlast
   10904:	subs	x9, x21, x9
   10908:	csel	x9, xzr, x9, cc  // cc = lo, ul, last
   1090c:	sub	w22, w22, w10
   10910:	sub	x28, x28, x9
   10914:	cbnz	w8, 10898 <scols_get_library_version@@SMARTCOLS_2.25+0x824>
   10918:	b	108a0 <scols_get_library_version@@SMARTCOLS_2.25+0x82c>
   1091c:	add	x0, sp, #0x18
   10920:	mov	w1, wzr
   10924:	bl	75c0 <scols_reset_iter@plt>
   10928:	add	x1, sp, #0x18
   1092c:	add	x2, x29, #0x8
   10930:	mov	x0, x19
   10934:	bl	80c0 <scols_table_next_column@plt>
   10938:	cbnz	w0, 10968 <scols_get_library_version@@SMARTCOLS_2.25+0x8f4>
   1093c:	ldr	x0, [x29, #8]
   10940:	bl	8180 <scols_column_is_hidden@plt>
   10944:	cbnz	w0, 10928 <scols_get_library_version@@SMARTCOLS_2.25+0x8b4>
   10948:	ldr	x8, [x29, #8]
   1094c:	add	x28, x28, #0x1
   10950:	ldr	x9, [x8, #16]
   10954:	add	x9, x9, #0x1
   10958:	str	x9, [x8, #16]
   1095c:	ldr	x8, [x19, #40]
   10960:	cmp	x28, x8
   10964:	b.ne	10928 <scols_get_library_version@@SMARTCOLS_2.25+0x8b4>  // b.any
   10968:	ldr	x8, [x19, #40]
   1096c:	cmp	x28, x8
   10970:	b.cc	1091c <scols_get_library_version@@SMARTCOLS_2.25+0x8a8>  // b.lo, b.ul, b.last
   10974:	b	109c8 <scols_get_library_version@@SMARTCOLS_2.25+0x954>
   10978:	cmp	w8, #0x6
   1097c:	b.eq	10d70 <scols_get_library_version@@SMARTCOLS_2.25+0xcfc>  // b.none
   10980:	b	10d94 <scols_get_library_version@@SMARTCOLS_2.25+0xd20>
   10984:	ldr	x8, [x19, #40]
   10988:	cmp	x28, x8
   1098c:	b.cs	109c8 <scols_get_library_version@@SMARTCOLS_2.25+0x954>  // b.hs, b.nlast
   10990:	ldr	x22, [x19, #104]
   10994:	ldrb	w8, [x20]
   10998:	sub	x21, x22, #0xc8
   1099c:	tbnz	w8, #4, 10f90 <scols_get_library_version@@SMARTCOLS_2.25+0xf1c>
   109a0:	mov	x0, x21
   109a4:	bl	7d60 <scols_column_is_right@plt>
   109a8:	cbnz	w0, 109c8 <scols_get_library_version@@SMARTCOLS_2.25+0x954>
   109ac:	ldr	x8, [x19, #40]
   109b0:	subs	x9, x8, x28
   109b4:	b.eq	109c8 <scols_get_library_version@@SMARTCOLS_2.25+0x954>  // b.none
   109b8:	ldur	x10, [x22, #-184]
   109bc:	mov	x28, x8
   109c0:	add	x9, x10, x9
   109c4:	stur	x9, [x22, #-184]
   109c8:	ldr	x8, [x19, #40]
   109cc:	str	x26, [sp, #8]
   109d0:	str	w25, [sp, #20]
   109d4:	cmp	x28, x8
   109d8:	cset	w8, hi  // hi = pmore
   109dc:	b.ls	10cdc <scols_get_library_version@@SMARTCOLS_2.25+0xc68>  // b.plast
   109e0:	adrp	x27, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   109e4:	ldr	x27, [x27, #4016]
   109e8:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   109ec:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   109f0:	adrp	x26, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   109f4:	mov	w23, #0x1                   	// #1
   109f8:	fmov	d8, #1.000000000000000000e+00
   109fc:	add	x24, x24, #0xd83
   10a00:	add	x25, x25, #0xd91
   10a04:	add	x26, x26, #0xe2e
   10a08:	mov	x21, x28
   10a0c:	ldrb	w8, [x20]
   10a10:	tbnz	w8, #4, 10c9c <scols_get_library_version@@SMARTCOLS_2.25+0xc28>
   10a14:	add	x0, sp, #0x18
   10a18:	mov	w1, wzr
   10a1c:	bl	75c0 <scols_reset_iter@plt>
   10a20:	mov	x28, x21
   10a24:	b	10a30 <scols_get_library_version@@SMARTCOLS_2.25+0x9bc>
   10a28:	mov	w8, wzr
   10a2c:	cbnz	w8, 10c70 <scols_get_library_version@@SMARTCOLS_2.25+0xbfc>
   10a30:	add	x1, sp, #0x18
   10a34:	add	x2, x29, #0x8
   10a38:	mov	x0, x19
   10a3c:	bl	80c0 <scols_table_next_column@plt>
   10a40:	cbnz	w0, 10c70 <scols_get_library_version@@SMARTCOLS_2.25+0xbfc>
   10a44:	ldrb	w8, [x20]
   10a48:	tbnz	w8, #4, 10b3c <scols_get_library_version@@SMARTCOLS_2.25+0xac8>
   10a4c:	ldr	x0, [x29, #8]
   10a50:	bl	8180 <scols_column_is_hidden@plt>
   10a54:	cbnz	w0, 10a28 <scols_get_library_version@@SMARTCOLS_2.25+0x9b4>
   10a58:	ldr	x8, [x19, #40]
   10a5c:	cmp	x28, x8
   10a60:	b.ls	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>  // b.plast
   10a64:	ldr	x0, [x29, #8]
   10a68:	ldp	x8, x9, [x0, #16]
   10a6c:	cmp	x8, x9
   10a70:	b.eq	10a28 <scols_get_library_version@@SMARTCOLS_2.25+0x9b4>  // b.none
   10a74:	bl	7f90 <scols_column_is_tree@plt>
   10a78:	cbz	w0, 10a8c <scols_get_library_version@@SMARTCOLS_2.25+0xa18>
   10a7c:	ldr	x8, [x29, #8]
   10a80:	ldr	x8, [x8, #48]
   10a84:	cmp	x28, x8
   10a88:	b.ls	10a28 <scols_get_library_version@@SMARTCOLS_2.25+0x9b4>  // b.plast
   10a8c:	mov	w8, wzr
   10a90:	cbz	x28, 10a2c <scols_get_library_version@@SMARTCOLS_2.25+0x9b8>
   10a94:	ldr	x0, [x29, #8]
   10a98:	ldr	x9, [x0, #16]
   10a9c:	cbz	x9, 10a2c <scols_get_library_version@@SMARTCOLS_2.25+0x9b8>
   10aa0:	bl	8130 <scols_column_is_trunc@plt>
   10aa4:	cbz	w0, 10b7c <scols_get_library_version@@SMARTCOLS_2.25+0xb08>
   10aa8:	mov	w8, #0x1                   	// #1
   10aac:	cmp	w23, #0x3
   10ab0:	b.eq	10ba0 <scols_get_library_version@@SMARTCOLS_2.25+0xb2c>  // b.none
   10ab4:	cmp	w23, #0x2
   10ab8:	b.eq	10bf0 <scols_get_library_version@@SMARTCOLS_2.25+0xb7c>  // b.none
   10abc:	cmp	w23, #0x1
   10ac0:	b.ne	10c10 <scols_get_library_version@@SMARTCOLS_2.25+0xb9c>  // b.any
   10ac4:	cbz	w8, 10c10 <scols_get_library_version@@SMARTCOLS_2.25+0xb9c>
   10ac8:	ldr	x8, [x29, #8]
   10acc:	ldr	d0, [x8, #56]
   10ad0:	fcmp	d0, #0.0
   10ad4:	b.ls	10c10 <scols_get_library_version@@SMARTCOLS_2.25+0xb9c>  // b.plast
   10ad8:	fcmp	d0, d8
   10adc:	b.ge	10c10 <scols_get_library_version@@SMARTCOLS_2.25+0xb9c>  // b.tcont
   10ae0:	ldr	d1, [x19, #40]
   10ae4:	ldr	x8, [x8, #16]
   10ae8:	ucvtf	d1, d1
   10aec:	fmul	d0, d0, d1
   10af0:	fcvtzu	x9, d0
   10af4:	cmp	x8, x9
   10af8:	b.cc	10c10 <scols_get_library_version@@SMARTCOLS_2.25+0xb9c>  // b.lo, b.ul, b.last
   10afc:	ldrb	w8, [x20]
   10b00:	tbz	w8, #4, 10bfc <scols_get_library_version@@SMARTCOLS_2.25+0xb88>
   10b04:	ldr	x22, [x27]
   10b08:	bl	7860 <getpid@plt>
   10b0c:	mov	w2, w0
   10b10:	mov	x0, x22
   10b14:	mov	x1, x24
   10b18:	mov	x3, x25
   10b1c:	mov	x4, x26
   10b20:	bl	8350 <fprintf@plt>
   10b24:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10b28:	mov	x0, x19
   10b2c:	add	x1, x1, #0xa5c
   10b30:	b	10c68 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>
   10b34:	mov	w8, #0x1                   	// #1
   10b38:	b	10a2c <scols_get_library_version@@SMARTCOLS_2.25+0x9b8>
   10b3c:	ldr	x22, [x27]
   10b40:	bl	7860 <getpid@plt>
   10b44:	mov	w2, w0
   10b48:	mov	x0, x22
   10b4c:	mov	x1, x24
   10b50:	mov	x3, x25
   10b54:	mov	x4, x26
   10b58:	bl	8350 <fprintf@plt>
   10b5c:	ldr	x0, [x29, #8]
   10b60:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10b64:	add	x1, x1, #0xa34
   10b68:	ldr	x2, [x0, #168]
   10b6c:	ldr	x3, [x0, #16]
   10b70:	ldr	x4, [x0, #48]
   10b74:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10b78:	b	10a4c <scols_get_library_version@@SMARTCOLS_2.25+0x9d8>
   10b7c:	ldr	x0, [x29, #8]
   10b80:	bl	7a80 <scols_column_is_wrap@plt>
   10b84:	cbz	w0, 10c2c <scols_get_library_version@@SMARTCOLS_2.25+0xbb8>
   10b88:	ldr	x0, [x29, #8]
   10b8c:	bl	79f0 <scols_column_is_customwrap@plt>
   10b90:	cmp	w0, #0x0
   10b94:	cset	w8, eq  // eq = none
   10b98:	cmp	w23, #0x3
   10b9c:	b.ne	10ab4 <scols_get_library_version@@SMARTCOLS_2.25+0xa40>  // b.any
   10ba0:	ldr	x8, [x29, #8]
   10ba4:	ldr	d0, [x8, #56]
   10ba8:	fcmp	d0, #0.0
   10bac:	b.ls	10c10 <scols_get_library_version@@SMARTCOLS_2.25+0xb9c>  // b.plast
   10bb0:	fcmp	d0, d8
   10bb4:	b.ge	10c10 <scols_get_library_version@@SMARTCOLS_2.25+0xb9c>  // b.tcont
   10bb8:	ldrb	w8, [x20]
   10bbc:	tbz	w8, #4, 10bfc <scols_get_library_version@@SMARTCOLS_2.25+0xb88>
   10bc0:	ldr	x22, [x27]
   10bc4:	bl	7860 <getpid@plt>
   10bc8:	mov	w2, w0
   10bcc:	mov	x0, x22
   10bd0:	mov	x1, x24
   10bd4:	mov	x3, x25
   10bd8:	mov	x4, x26
   10bdc:	bl	8350 <fprintf@plt>
   10be0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10be4:	mov	x0, x19
   10be8:	add	x1, x1, #0xa9d
   10bec:	b	10c68 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>
   10bf0:	cbz	w8, 10c10 <scols_get_library_version@@SMARTCOLS_2.25+0xb9c>
   10bf4:	ldrb	w8, [x20]
   10bf8:	tbnz	w8, #4, 10c3c <scols_get_library_version@@SMARTCOLS_2.25+0xbc8>
   10bfc:	ldr	x8, [x29, #8]
   10c00:	sub	x28, x28, #0x1
   10c04:	ldr	x9, [x8, #16]
   10c08:	sub	x9, x9, #0x1
   10c0c:	str	x9, [x8, #16]
   10c10:	ldr	x9, [x29, #8]
   10c14:	ldr	x8, [x9, #16]
   10c18:	cbnz	x8, 10a28 <scols_get_library_version@@SMARTCOLS_2.25+0x9b4>
   10c1c:	ldr	w10, [x9, #80]
   10c20:	orr	w10, w10, #0x20
   10c24:	str	w10, [x9, #80]
   10c28:	b	10a2c <scols_get_library_version@@SMARTCOLS_2.25+0x9b8>
   10c2c:	mov	w8, wzr
   10c30:	cmp	w23, #0x3
   10c34:	b.ne	10ab4 <scols_get_library_version@@SMARTCOLS_2.25+0xa40>  // b.any
   10c38:	b	10ba0 <scols_get_library_version@@SMARTCOLS_2.25+0xb2c>
   10c3c:	ldr	x22, [x27]
   10c40:	bl	7860 <getpid@plt>
   10c44:	mov	w2, w0
   10c48:	mov	x0, x22
   10c4c:	mov	x1, x24
   10c50:	mov	x3, x25
   10c54:	mov	x4, x26
   10c58:	bl	8350 <fprintf@plt>
   10c5c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10c60:	mov	x0, x19
   10c64:	add	x1, x1, #0xa7f
   10c68:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10c6c:	b	10bfc <scols_get_library_version@@SMARTCOLS_2.25+0xb88>
   10c70:	ldr	x9, [x19, #40]
   10c74:	cmp	x21, x28
   10c78:	cinc	w23, w23, eq  // eq = none
   10c7c:	cmp	x28, x9
   10c80:	cset	w8, hi  // hi = pmore
   10c84:	cmp	w23, #0x3
   10c88:	b.hi	10cdc <scols_get_library_version@@SMARTCOLS_2.25+0xc68>  // b.pmore
   10c8c:	cmp	x28, x9
   10c90:	mov	x21, x28
   10c94:	b.hi	10a0c <scols_get_library_version@@SMARTCOLS_2.25+0x998>  // b.pmore
   10c98:	b	10cdc <scols_get_library_version@@SMARTCOLS_2.25+0xc68>
   10c9c:	ldr	x28, [x27]
   10ca0:	bl	7860 <getpid@plt>
   10ca4:	mov	w2, w0
   10ca8:	mov	x0, x28
   10cac:	mov	x1, x24
   10cb0:	mov	x3, x25
   10cb4:	mov	x4, x26
   10cb8:	bl	8350 <fprintf@plt>
   10cbc:	ldr	x4, [x19, #40]
   10cc0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10cc4:	mov	x0, x19
   10cc8:	add	x1, x1, #0xa00
   10ccc:	mov	w2, w23
   10cd0:	mov	x3, x21
   10cd4:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10cd8:	b	10a14 <scols_get_library_version@@SMARTCOLS_2.25+0x9a0>
   10cdc:	ldrb	w9, [x19, #249]
   10ce0:	tbz	w9, #6, 10d6c <scols_get_library_version@@SMARTCOLS_2.25+0xcf8>
   10ce4:	cbz	w8, 10d6c <scols_get_library_version@@SMARTCOLS_2.25+0xcf8>
   10ce8:	add	x0, sp, #0x18
   10cec:	mov	w1, #0x1                   	// #1
   10cf0:	bl	75c0 <scols_reset_iter@plt>
   10cf4:	ldr	w25, [sp, #20]
   10cf8:	ldr	x21, [sp, #8]
   10cfc:	add	x1, sp, #0x18
   10d00:	add	x2, x29, #0x8
   10d04:	mov	x0, x19
   10d08:	bl	80c0 <scols_table_next_column@plt>
   10d0c:	cbnz	w0, 10d70 <scols_get_library_version@@SMARTCOLS_2.25+0xcfc>
   10d10:	ldr	x0, [x29, #8]
   10d14:	bl	8180 <scols_column_is_hidden@plt>
   10d18:	cbnz	w0, 10cfc <scols_get_library_version@@SMARTCOLS_2.25+0xc88>
   10d1c:	ldr	x8, [x19, #40]
   10d20:	subs	x10, x8, x28
   10d24:	b.cs	10d70 <scols_get_library_version@@SMARTCOLS_2.25+0xcfc>  // b.hs, b.nlast
   10d28:	ldr	x9, [x29, #8]
   10d2c:	ldr	x11, [x9, #16]
   10d30:	ldr	w12, [x9, #80]
   10d34:	sub	x13, x28, x11
   10d38:	cmp	x13, x8
   10d3c:	b.cs	10d58 <scols_get_library_version@@SMARTCOLS_2.25+0xce4>  // b.hs, b.nlast
   10d40:	orr	w12, w12, #0x1
   10d44:	add	x10, x10, x11
   10d48:	str	w12, [x9, #80]
   10d4c:	str	x10, [x9, #16]
   10d50:	mov	x28, x8
   10d54:	b	10cfc <scols_get_library_version@@SMARTCOLS_2.25+0xc88>
   10d58:	orr	w8, w12, #0x20
   10d5c:	sub	x10, x28, x21
   10d60:	str	w8, [x9, #80]
   10d64:	sub	x28, x10, x11
   10d68:	b	10cfc <scols_get_library_version@@SMARTCOLS_2.25+0xc88>
   10d6c:	ldr	w25, [sp, #20]
   10d70:	ldrh	w8, [x19, #248]
   10d74:	and	w8, w8, #0xffffffef
   10d78:	strh	w8, [x19, #248]
   10d7c:	ldrb	w8, [x20]
   10d80:	tbnz	w8, #4, 10e08 <scols_get_library_version@@SMARTCOLS_2.25+0xd94>
   10d84:	ldrb	w8, [x20]
   10d88:	tbz	w8, #4, 10d94 <scols_get_library_version@@SMARTCOLS_2.25+0xd20>
   10d8c:	mov	x0, x19
   10d90:	bl	11418 <scols_get_library_version@@SMARTCOLS_2.25+0x13a4>
   10d94:	mov	w0, w25
   10d98:	ldp	x20, x19, [sp, #144]
   10d9c:	ldp	x22, x21, [sp, #128]
   10da0:	ldp	x24, x23, [sp, #112]
   10da4:	ldp	x26, x25, [sp, #96]
   10da8:	ldp	x28, x27, [sp, #80]
   10dac:	ldp	x29, x30, [sp, #64]
   10db0:	ldr	d8, [sp, #48]
   10db4:	add	sp, sp, #0xa0
   10db8:	ret
   10dbc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10dc0:	ldr	x8, [x8, #4016]
   10dc4:	ldr	x21, [x8]
   10dc8:	bl	7860 <getpid@plt>
   10dcc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10dd0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10dd4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10dd8:	mov	w2, w0
   10ddc:	add	x1, x1, #0xd83
   10de0:	add	x3, x3, #0xd91
   10de4:	add	x4, x4, #0xe2e
   10de8:	mov	x0, x21
   10dec:	bl	8350 <fprintf@plt>
   10df0:	ldr	x2, [x19, #40]
   10df4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10df8:	add	x1, x1, #0x8ff
   10dfc:	mov	x0, x19
   10e00:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10e04:	b	10540 <scols_get_library_version@@SMARTCOLS_2.25+0x4cc>
   10e08:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10e0c:	ldr	x8, [x8, #4016]
   10e10:	ldr	x21, [x8]
   10e14:	bl	7860 <getpid@plt>
   10e18:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10e1c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10e20:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10e24:	mov	w2, w0
   10e28:	add	x1, x1, #0xd83
   10e2c:	add	x3, x3, #0xd91
   10e30:	add	x4, x4, #0xe2e
   10e34:	mov	x0, x21
   10e38:	bl	8350 <fprintf@plt>
   10e3c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10e40:	add	x1, x1, #0xac3
   10e44:	mov	x0, x19
   10e48:	mov	x2, x28
   10e4c:	mov	w3, w25
   10e50:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10e54:	ldrb	w8, [x20]
   10e58:	tbnz	w8, #4, 10d8c <scols_get_library_version@@SMARTCOLS_2.25+0xd18>
   10e5c:	b	10d94 <scols_get_library_version@@SMARTCOLS_2.25+0xd20>
   10e60:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10e64:	ldr	x8, [x8, #4016]
   10e68:	ldr	x21, [x8]
   10e6c:	bl	7860 <getpid@plt>
   10e70:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10e74:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10e78:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10e7c:	mov	w2, w0
   10e80:	add	x1, x1, #0xd83
   10e84:	add	x3, x3, #0xd91
   10e88:	add	x4, x4, #0xe2e
   10e8c:	mov	x0, x21
   10e90:	bl	8350 <fprintf@plt>
   10e94:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10e98:	add	x1, x1, #0x989
   10e9c:	mov	x0, x19
   10ea0:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10ea4:	b	10764 <scols_get_library_version@@SMARTCOLS_2.25+0x6f0>
   10ea8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10eac:	ldr	x8, [x8, #4016]
   10eb0:	ldr	x24, [x8]
   10eb4:	bl	7860 <getpid@plt>
   10eb8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10ebc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10ec0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10ec4:	mov	w2, w0
   10ec8:	add	x1, x1, #0xd83
   10ecc:	add	x3, x3, #0xd91
   10ed0:	add	x4, x4, #0xe2e
   10ed4:	mov	x0, x24
   10ed8:	bl	8350 <fprintf@plt>
   10edc:	ldr	x3, [x19, #40]
   10ee0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10ee4:	add	x1, x1, #0x938
   10ee8:	mov	x0, x19
   10eec:	mov	x2, x21
   10ef0:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10ef4:	b	1061c <scols_get_library_version@@SMARTCOLS_2.25+0x5a8>
   10ef8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10efc:	ldr	x8, [x8, #4016]
   10f00:	ldr	x24, [x8]
   10f04:	bl	7860 <getpid@plt>
   10f08:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10f0c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10f10:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10f14:	mov	w2, w0
   10f18:	add	x1, x1, #0xd83
   10f1c:	add	x3, x3, #0xd91
   10f20:	add	x4, x4, #0xe2e
   10f24:	mov	x0, x24
   10f28:	bl	8350 <fprintf@plt>
   10f2c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10f30:	add	x1, x1, #0x96f
   10f34:	mov	x0, x19
   10f38:	mov	x2, x21
   10f3c:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10f40:	cbnz	w22, 10750 <scols_get_library_version@@SMARTCOLS_2.25+0x6dc>
   10f44:	b	10788 <scols_get_library_version@@SMARTCOLS_2.25+0x714>
   10f48:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10f4c:	ldr	x8, [x8, #4016]
   10f50:	ldr	x21, [x8]
   10f54:	bl	7860 <getpid@plt>
   10f58:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10f5c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10f60:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10f64:	mov	w2, w0
   10f68:	add	x1, x1, #0xd83
   10f6c:	add	x3, x3, #0xd91
   10f70:	add	x4, x4, #0xe2e
   10f74:	mov	x0, x21
   10f78:	bl	8350 <fprintf@plt>
   10f7c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10f80:	add	x1, x1, #0x9a9
   10f84:	mov	x0, x19
   10f88:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10f8c:	b	107a0 <scols_get_library_version@@SMARTCOLS_2.25+0x72c>
   10f90:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   10f94:	ldr	x8, [x8, #4016]
   10f98:	ldr	x23, [x8]
   10f9c:	bl	7860 <getpid@plt>
   10fa0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10fa4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10fa8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   10fac:	mov	w2, w0
   10fb0:	add	x1, x1, #0xd83
   10fb4:	add	x3, x3, #0xd91
   10fb8:	add	x4, x4, #0xe2e
   10fbc:	mov	x0, x23
   10fc0:	bl	8350 <fprintf@plt>
   10fc4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   10fc8:	add	x1, x1, #0x9e3
   10fcc:	mov	x0, x19
   10fd0:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   10fd4:	b	109a0 <scols_get_library_version@@SMARTCOLS_2.25+0x92c>
   10fd8:	sub	sp, sp, #0x120
   10fdc:	stp	x29, x30, [sp, #240]
   10fe0:	add	x29, sp, #0xf0
   10fe4:	str	x28, [sp, #256]
   10fe8:	stp	x20, x19, [sp, #272]
   10fec:	stp	x2, x3, [x29, #-112]
   10ff0:	stp	x4, x5, [x29, #-96]
   10ff4:	stp	x6, x7, [x29, #-80]
   10ff8:	stp	q1, q2, [sp, #16]
   10ffc:	stp	q3, q4, [sp, #48]
   11000:	str	q0, [sp]
   11004:	stp	q5, q6, [sp, #80]
   11008:	str	q7, [sp, #112]
   1100c:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11010:	ldr	x20, [x20, #4016]
   11014:	mov	x19, x1
   11018:	cbz	x0, 11044 <scols_get_library_version@@SMARTCOLS_2.25+0xfd0>
   1101c:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11020:	ldr	x9, [x9, #4024]
   11024:	ldrb	w9, [x9, #3]
   11028:	tbnz	w9, #0, 11044 <scols_get_library_version@@SMARTCOLS_2.25+0xfd0>
   1102c:	mov	x8, x0
   11030:	ldr	x0, [x20]
   11034:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11038:	add	x1, x1, #0xda8
   1103c:	mov	x2, x8
   11040:	bl	8350 <fprintf@plt>
   11044:	mov	x8, #0xffffffffffffffd0    	// #-48
   11048:	mov	x10, sp
   1104c:	sub	x11, x29, #0x70
   11050:	movk	x8, #0xff80, lsl #32
   11054:	add	x9, x29, #0x30
   11058:	add	x10, x10, #0x80
   1105c:	add	x11, x11, #0x30
   11060:	stp	x10, x8, [x29, #-16]
   11064:	stp	x9, x11, [x29, #-32]
   11068:	ldp	q0, q1, [x29, #-32]
   1106c:	ldr	x0, [x20]
   11070:	sub	x2, x29, #0x40
   11074:	mov	x1, x19
   11078:	stp	q0, q1, [x29, #-64]
   1107c:	bl	81f0 <vfprintf@plt>
   11080:	ldr	x1, [x20]
   11084:	mov	w0, #0xa                   	// #10
   11088:	bl	7700 <fputc@plt>
   1108c:	ldp	x20, x19, [sp, #272]
   11090:	ldr	x28, [sp, #256]
   11094:	ldp	x29, x30, [sp, #240]
   11098:	add	sp, sp, #0x120
   1109c:	ret
   110a0:	cbz	x0, 110c0 <scols_get_library_version@@SMARTCOLS_2.25+0x104c>
   110a4:	stp	x29, x30, [sp, #-16]!
   110a8:	add	x0, x0, #0x80
   110ac:	mov	x29, sp
   110b0:	bl	1146c <scols_get_library_version@@SMARTCOLS_2.25+0x13f8>
   110b4:	cmp	w0, #0x0
   110b8:	cset	w0, eq  // eq = none
   110bc:	ldp	x29, x30, [sp], #16
   110c0:	ret
   110c4:	sub	sp, sp, #0x60
   110c8:	stp	x29, x30, [sp, #32]
   110cc:	stp	x24, x23, [sp, #48]
   110d0:	stp	x22, x21, [sp, #64]
   110d4:	stp	x20, x19, [sp, #80]
   110d8:	add	x29, sp, #0x20
   110dc:	cbz	x0, 1137c <scols_get_library_version@@SMARTCOLS_2.25+0x1308>
   110e0:	mov	x19, x1
   110e4:	cbz	x1, 1139c <scols_get_library_version@@SMARTCOLS_2.25+0x1328>
   110e8:	mov	x23, x19
   110ec:	str	xzr, [x23, #16]!
   110f0:	ldr	x8, [x23, #8]
   110f4:	mov	x22, x2
   110f8:	mov	x20, x0
   110fc:	cbz	x8, 11108 <scols_get_library_version@@SMARTCOLS_2.25+0x1094>
   11100:	mov	w24, wzr
   11104:	b	111a0 <scols_get_library_version@@SMARTCOLS_2.25+0x112c>
   11108:	ldr	d0, [x19, #56]
   1110c:	fmov	d1, #1.000000000000000000e+00
   11110:	fcmp	d0, d1
   11114:	b.pl	11160 <scols_get_library_version@@SMARTCOLS_2.25+0x10ec>  // b.nfrst
   11118:	mov	x0, x20
   1111c:	bl	7aa0 <scols_table_is_maxout@plt>
   11120:	cbz	w0, 11160 <scols_get_library_version@@SMARTCOLS_2.25+0x10ec>
   11124:	ldrb	w8, [x20, #248]
   11128:	tbz	w8, #2, 11160 <scols_get_library_version@@SMARTCOLS_2.25+0x10ec>
   1112c:	ldr	d0, [x20, #40]
   11130:	ldr	d1, [x19, #56]
   11134:	ucvtf	d0, d0
   11138:	fmul	d0, d1, d0
   1113c:	fcvtzu	x8, d0
   11140:	str	x8, [x19, #24]
   11144:	cbz	x8, 11160 <scols_get_library_version@@SMARTCOLS_2.25+0x10ec>
   11148:	mov	x0, x19
   1114c:	bl	113bc <scols_get_library_version@@SMARTCOLS_2.25+0x1348>
   11150:	cbnz	w0, 11160 <scols_get_library_version@@SMARTCOLS_2.25+0x10ec>
   11154:	ldr	x8, [x19, #24]
   11158:	sub	x8, x8, #0x1
   1115c:	str	x8, [x19, #24]
   11160:	add	x21, x19, #0xa8
   11164:	mov	x0, x21
   11168:	bl	7710 <scols_cell_get_data@plt>
   1116c:	cbz	x0, 11304 <scols_get_library_version@@SMARTCOLS_2.25+0x1290>
   11170:	mov	x0, x21
   11174:	bl	7710 <scols_cell_get_data@plt>
   11178:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
   1117c:	ldr	x8, [x19, #24]
   11180:	mov	w24, wzr
   11184:	cmp	x8, x0
   11188:	csel	x8, x8, x0, hi  // hi = pmore
   1118c:	str	x8, [x19, #24]
   11190:	ldr	x8, [x19, #24]
   11194:	cbnz	x8, 111a0 <scols_get_library_version@@SMARTCOLS_2.25+0x112c>
   11198:	mov	w8, #0x1                   	// #1
   1119c:	str	x8, [x19, #24]
   111a0:	mov	x0, x20
   111a4:	bl	75a0 <scols_table_is_tree@plt>
   111a8:	cbz	w0, 111d0 <scols_get_library_version@@SMARTCOLS_2.25+0x115c>
   111ac:	adrp	x2, 11000 <scols_get_library_version@@SMARTCOLS_2.25+0xf8c>
   111b0:	add	x2, x2, #0x47c
   111b4:	mov	x0, x20
   111b8:	mov	x1, x19
   111bc:	mov	x3, x22
   111c0:	bl	130bc <scols_line_link_group@@SMARTCOLS_2.34+0x970>
   111c4:	mov	w21, w0
   111c8:	cbnz	w0, 11344 <scols_get_library_version@@SMARTCOLS_2.25+0x12d0>
   111cc:	b	11224 <scols_get_library_version@@SMARTCOLS_2.25+0x11b0>
   111d0:	add	x0, sp, #0x8
   111d4:	mov	w1, wzr
   111d8:	bl	75c0 <scols_reset_iter@plt>
   111dc:	add	x1, sp, #0x8
   111e0:	mov	x2, sp
   111e4:	mov	x0, x20
   111e8:	bl	7f60 <scols_table_next_line@plt>
   111ec:	cbnz	w0, 11218 <scols_get_library_version@@SMARTCOLS_2.25+0x11a4>
   111f0:	ldr	x1, [sp]
   111f4:	mov	x0, x20
   111f8:	mov	x2, x19
   111fc:	mov	x3, x22
   11200:	bl	11490 <scols_get_library_version@@SMARTCOLS_2.25+0x141c>
   11204:	cbz	w0, 111dc <scols_get_library_version@@SMARTCOLS_2.25+0x1168>
   11208:	mov	w21, w0
   1120c:	mov	w8, wzr
   11210:	cbnz	w8, 11224 <scols_get_library_version@@SMARTCOLS_2.25+0x11b0>
   11214:	b	11344 <scols_get_library_version@@SMARTCOLS_2.25+0x12d0>
   11218:	mov	w21, wzr
   1121c:	mov	w8, #0x1                   	// #1
   11220:	cbz	w8, 11344 <scols_get_library_version@@SMARTCOLS_2.25+0x12d0>
   11224:	mov	x0, x19
   11228:	bl	7f90 <scols_column_is_tree@plt>
   1122c:	cbz	w0, 1127c <scols_get_library_version@@SMARTCOLS_2.25+0x1208>
   11230:	mov	x0, x20
   11234:	bl	110a0 <scols_get_library_version@@SMARTCOLS_2.25+0x102c>
   11238:	cbz	w0, 1127c <scols_get_library_version@@SMARTCOLS_2.25+0x1208>
   1123c:	ldr	x8, [x20, #152]
   11240:	ldr	x9, [x19, #48]
   11244:	ldr	x10, [x19, #32]
   11248:	ldr	x11, [x19, #16]
   1124c:	ldr	w12, [x19, #72]
   11250:	add	x8, x8, #0x1
   11254:	add	x9, x9, x8
   11258:	add	x10, x10, x8
   1125c:	add	x11, x11, x8
   11260:	str	x9, [x19, #48]
   11264:	str	x10, [x19, #32]
   11268:	str	x11, [x19, #16]
   1126c:	cbz	w12, 1127c <scols_get_library_version@@SMARTCOLS_2.25+0x1208>
   11270:	ldr	x9, [x19, #64]
   11274:	add	x8, x9, x8
   11278:	str	x8, [x19, #64]
   1127c:	ldrsw	x8, [x19, #72]
   11280:	cbz	w8, 112b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1244>
   11284:	ldr	x9, [x19, #40]
   11288:	cbnz	x9, 112b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1244>
   1128c:	ldr	x10, [x19, #64]
   11290:	udiv	x9, x10, x8
   11294:	cmp	x10, x8
   11298:	str	x9, [x19, #40]
   1129c:	b.cc	112b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1244>  // b.lo, b.ul, b.last
   112a0:	ldr	x8, [x19, #32]
   112a4:	cmp	x8, x9, lsl #1
   112a8:	b.ls	112b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1244>  // b.plast
   112ac:	ldrb	w8, [x19, #224]
   112b0:	orr	w8, w8, #0x1
   112b4:	strb	w8, [x19, #224]
   112b8:	ldp	x8, x9, [x19, #16]
   112bc:	cmp	x8, x9
   112c0:	b.cs	112d0 <scols_get_library_version@@SMARTCOLS_2.25+0x125c>  // b.hs, b.nlast
   112c4:	mov	x0, x19
   112c8:	bl	74d0 <scols_column_is_strict_width@plt>
   112cc:	cbz	w0, 11314 <scols_get_library_version@@SMARTCOLS_2.25+0x12a0>
   112d0:	ldr	d0, [x19, #56]
   112d4:	fmov	d1, #1.000000000000000000e+00
   112d8:	fcmp	d0, d1
   112dc:	b.lt	1131c <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.tstop
   112e0:	ldr	x9, [x23]
   112e4:	fcvtzu	x8, d0
   112e8:	cmp	x9, x8
   112ec:	b.cs	1131c <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.hs, b.nlast
   112f0:	ldr	x9, [x19, #24]
   112f4:	cmp	x9, x8
   112f8:	b.cs	1131c <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>  // b.hs, b.nlast
   112fc:	str	x8, [x23]
   11300:	b	1131c <scols_get_library_version@@SMARTCOLS_2.25+0x12a8>
   11304:	mov	w24, #0x1                   	// #1
   11308:	ldr	x8, [x19, #24]
   1130c:	cbnz	x8, 111a0 <scols_get_library_version@@SMARTCOLS_2.25+0x112c>
   11310:	b	11198 <scols_get_library_version@@SMARTCOLS_2.25+0x1124>
   11314:	ldr	x8, [x19, #24]
   11318:	str	x8, [x19, #16]
   1131c:	cbz	w24, 11344 <scols_get_library_version@@SMARTCOLS_2.25+0x12d0>
   11320:	ldr	x8, [x19, #32]
   11324:	cbnz	x8, 11344 <scols_get_library_version@@SMARTCOLS_2.25+0x12d0>
   11328:	ldr	x8, [x19, #24]
   1132c:	cmp	x8, #0x1
   11330:	b.ne	11344 <scols_get_library_version@@SMARTCOLS_2.25+0x12d0>  // b.any
   11334:	ldr	x8, [x23]
   11338:	cmp	x8, #0x1
   1133c:	b.hi	11344 <scols_get_library_version@@SMARTCOLS_2.25+0x12d0>  // b.pmore
   11340:	stp	xzr, xzr, [x23]
   11344:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11348:	ldr	x8, [x8, #4024]
   1134c:	ldrb	w8, [x8]
   11350:	tbz	w8, #5, 11360 <scols_get_library_version@@SMARTCOLS_2.25+0x12ec>
   11354:	mov	x0, x20
   11358:	mov	x1, x19
   1135c:	bl	11598 <scols_get_library_version@@SMARTCOLS_2.25+0x1524>
   11360:	mov	w0, w21
   11364:	ldp	x20, x19, [sp, #80]
   11368:	ldp	x22, x21, [sp, #64]
   1136c:	ldp	x24, x23, [sp, #48]
   11370:	ldp	x29, x30, [sp, #32]
   11374:	add	sp, sp, #0x60
   11378:	ret
   1137c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11380:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11384:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11388:	add	x0, x0, #0xeb3
   1138c:	add	x1, x1, #0xae6
   11390:	add	x3, x3, #0xb03
   11394:	mov	w2, #0x63                  	// #99
   11398:	bl	8210 <__assert_fail@plt>
   1139c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   113a0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   113a4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   113a8:	add	x0, x0, #0x1bc
   113ac:	add	x1, x1, #0xae6
   113b0:	add	x3, x3, #0xb03
   113b4:	mov	w2, #0x64                  	// #100
   113b8:	bl	8210 <__assert_fail@plt>
   113bc:	stp	x29, x30, [sp, #-32]!
   113c0:	ldr	x8, [x0, #216]
   113c4:	str	x19, [sp, #16]
   113c8:	add	x19, x0, #0xc8
   113cc:	mov	x0, x19
   113d0:	add	x1, x8, #0x60
   113d4:	mov	x29, sp
   113d8:	bl	116ec <scols_get_library_version@@SMARTCOLS_2.25+0x1678>
   113dc:	cbz	w0, 113e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1374>
   113e0:	mov	w0, #0x1                   	// #1
   113e4:	b	1140c <scols_get_library_version@@SMARTCOLS_2.25+0x1398>
   113e8:	ldr	x8, [x19]
   113ec:	sub	x19, x8, #0xc8
   113f0:	mov	x0, x19
   113f4:	bl	8180 <scols_column_is_hidden@plt>
   113f8:	cbz	w0, 11408 <scols_get_library_version@@SMARTCOLS_2.25+0x1394>
   113fc:	mov	x0, x19
   11400:	bl	113bc <scols_get_library_version@@SMARTCOLS_2.25+0x1348>
   11404:	cbnz	w0, 113e0 <scols_get_library_version@@SMARTCOLS_2.25+0x136c>
   11408:	mov	w0, wzr
   1140c:	ldr	x19, [sp, #16]
   11410:	ldp	x29, x30, [sp], #32
   11414:	ret
   11418:	sub	sp, sp, #0x40
   1141c:	str	x19, [sp, #48]
   11420:	mov	x19, x0
   11424:	add	x0, sp, #0x8
   11428:	mov	w1, wzr
   1142c:	stp	x29, x30, [sp, #32]
   11430:	add	x29, sp, #0x20
   11434:	bl	75c0 <scols_reset_iter@plt>
   11438:	add	x1, sp, #0x8
   1143c:	add	x2, x29, #0x18
   11440:	mov	x0, x19
   11444:	bl	80c0 <scols_table_next_column@plt>
   11448:	cbnz	w0, 1145c <scols_get_library_version@@SMARTCOLS_2.25+0x13e8>
   1144c:	ldr	x1, [x29, #24]
   11450:	mov	x0, x19
   11454:	bl	11598 <scols_get_library_version@@SMARTCOLS_2.25+0x1524>
   11458:	b	11438 <scols_get_library_version@@SMARTCOLS_2.25+0x13c4>
   1145c:	ldr	x19, [sp, #48]
   11460:	ldp	x29, x30, [sp, #32]
   11464:	add	sp, sp, #0x40
   11468:	ret
   1146c:	ldr	x8, [x0]
   11470:	cmp	x8, x0
   11474:	cset	w0, eq  // eq = none
   11478:	ret
   1147c:	stp	x29, x30, [sp, #-16]!
   11480:	mov	x29, sp
   11484:	bl	11490 <scols_get_library_version@@SMARTCOLS_2.25+0x141c>
   11488:	ldp	x29, x30, [sp], #16
   1148c:	ret
   11490:	stp	x29, x30, [sp, #-48]!
   11494:	str	x21, [sp, #16]
   11498:	stp	x20, x19, [sp, #32]
   1149c:	mov	x29, sp
   114a0:	mov	x20, x3
   114a4:	mov	x19, x2
   114a8:	bl	c9e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29c>
   114ac:	cbnz	w0, 11588 <scols_get_library_version@@SMARTCOLS_2.25+0x1514>
   114b0:	mov	x0, x20
   114b4:	bl	103e4 <scols_get_library_version@@SMARTCOLS_2.25+0x370>
   114b8:	cbz	x0, 114ec <scols_get_library_version@@SMARTCOLS_2.25+0x1478>
   114bc:	mov	x21, x0
   114c0:	mov	x0, x19
   114c4:	bl	79f0 <scols_column_is_customwrap@plt>
   114c8:	cbz	w0, 114e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1470>
   114cc:	ldr	x8, [x19, #144]
   114d0:	ldr	x2, [x19, #160]
   114d4:	mov	x0, x19
   114d8:	mov	x1, x21
   114dc:	blr	x8
   114e0:	b	114ec <scols_get_library_version@@SMARTCOLS_2.25+0x1478>
   114e4:	mov	x0, x21
   114e8:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
   114ec:	ldr	x8, [x19, #32]
   114f0:	cmn	x0, #0x1
   114f4:	ldrb	w9, [x19, #224]
   114f8:	csel	x21, xzr, x0, eq  // eq = none
   114fc:	cmp	x21, x8
   11500:	csel	x8, x21, x8, hi  // hi = pmore
   11504:	str	x8, [x19, #32]
   11508:	tbz	w9, #0, 11528 <scols_get_library_version@@SMARTCOLS_2.25+0x14b4>
   1150c:	ldr	x8, [x19, #40]
   11510:	cbz	x8, 11528 <scols_get_library_version@@SMARTCOLS_2.25+0x14b4>
   11514:	lsl	x8, x8, #1
   11518:	cmp	x21, x8
   1151c:	b.ls	11528 <scols_get_library_version@@SMARTCOLS_2.25+0x14b4>  // b.plast
   11520:	mov	w0, wzr
   11524:	b	11588 <scols_get_library_version@@SMARTCOLS_2.25+0x1514>
   11528:	mov	x0, x19
   1152c:	bl	8070 <scols_column_is_noextremes@plt>
   11530:	cbz	w0, 1154c <scols_get_library_version@@SMARTCOLS_2.25+0x14d8>
   11534:	ldr	x8, [x19, #64]
   11538:	ldr	w9, [x19, #72]
   1153c:	add	x8, x8, x21
   11540:	add	w9, w9, #0x1
   11544:	str	x8, [x19, #64]
   11548:	str	w9, [x19, #72]
   1154c:	ldr	x8, [x19, #16]
   11550:	mov	x0, x19
   11554:	cmp	x21, x8
   11558:	csel	x8, x21, x8, hi  // hi = pmore
   1155c:	str	x8, [x19, #16]
   11560:	bl	7f90 <scols_column_is_tree@plt>
   11564:	cbz	w0, 11588 <scols_get_library_version@@SMARTCOLS_2.25+0x1514>
   11568:	mov	x0, x20
   1156c:	bl	104c0 <scols_get_library_version@@SMARTCOLS_2.25+0x44c>
   11570:	ldr	x9, [x19, #48]
   11574:	mov	x8, x0
   11578:	mov	w0, wzr
   1157c:	cmp	x9, x8
   11580:	csel	x8, x9, x8, hi  // hi = pmore
   11584:	str	x8, [x19, #48]
   11588:	ldp	x20, x19, [sp, #32]
   1158c:	ldr	x21, [sp, #16]
   11590:	ldp	x29, x30, [sp], #48
   11594:	ret
   11598:	sub	sp, sp, #0x50
   1159c:	stp	x20, x19, [sp, #64]
   115a0:	mov	x20, x0
   115a4:	mov	x0, x1
   115a8:	stp	x29, x30, [sp, #32]
   115ac:	str	x21, [sp, #48]
   115b0:	add	x29, sp, #0x20
   115b4:	mov	x19, x1
   115b8:	bl	8180 <scols_column_is_hidden@plt>
   115bc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   115c0:	ldr	x8, [x8, #4024]
   115c4:	ldr	w8, [x8]
   115c8:	cbz	w0, 1161c <scols_get_library_version@@SMARTCOLS_2.25+0x15a8>
   115cc:	tbz	w8, #5, 11620 <scols_get_library_version@@SMARTCOLS_2.25+0x15ac>
   115d0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   115d4:	ldr	x8, [x8, #4016]
   115d8:	ldr	x20, [x8]
   115dc:	bl	7860 <getpid@plt>
   115e0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   115e4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   115e8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   115ec:	mov	w2, w0
   115f0:	add	x1, x1, #0xd83
   115f4:	add	x3, x3, #0xd91
   115f8:	add	x4, x4, #0xdaf
   115fc:	mov	x0, x20
   11600:	bl	8350 <fprintf@plt>
   11604:	ldr	x2, [x19, #168]
   11608:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1160c:	add	x1, x1, #0xb67
   11610:	mov	x0, x19
   11614:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   11618:	b	11620 <scols_get_library_version@@SMARTCOLS_2.25+0x15ac>
   1161c:	tbnz	w8, #5, 11634 <scols_get_library_version@@SMARTCOLS_2.25+0x15c0>
   11620:	ldp	x20, x19, [sp, #64]
   11624:	ldr	x21, [sp, #48]
   11628:	ldp	x29, x30, [sp, #32]
   1162c:	add	sp, sp, #0x50
   11630:	ret
   11634:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11638:	ldr	x8, [x8, #4016]
   1163c:	ldr	x21, [x8]
   11640:	bl	7860 <getpid@plt>
   11644:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11648:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1164c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11650:	mov	w2, w0
   11654:	add	x1, x1, #0xd83
   11658:	add	x3, x3, #0xd91
   1165c:	add	x4, x4, #0xdaf
   11660:	mov	x0, x21
   11664:	bl	8350 <fprintf@plt>
   11668:	ldr	d0, [x19, #56]
   1166c:	ldr	x2, [x19, #168]
   11670:	ldp	x3, x4, [x19, #8]
   11674:	fmov	d1, #1.000000000000000000e+00
   11678:	fcmp	d0, d1
   1167c:	b.gt	1168c <scols_get_library_version@@SMARTCOLS_2.25+0x1618>
   11680:	ldr	d1, [x20, #40]
   11684:	ucvtf	d1, d1
   11688:	fmul	d0, d0, d1
   1168c:	ldrb	w9, [x19, #224]
   11690:	ldr	w12, [x19, #80]
   11694:	ldp	x7, x6, [x19, #32]
   11698:	ldr	x8, [x19, #24]
   1169c:	adrp	x10, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   116a0:	adrp	x11, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   116a4:	add	x10, x10, #0xbc6
   116a8:	add	x11, x11, #0xbca
   116ac:	adrp	x13, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   116b0:	adrp	x14, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   116b4:	tst	w9, #0x1
   116b8:	add	x13, x13, #0xbce
   116bc:	add	x14, x14, #0xc49
   116c0:	csel	x9, x11, x10, eq  // eq = none
   116c4:	tst	w12, #0x1
   116c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   116cc:	fcvtzs	w5, d0
   116d0:	csel	x10, x14, x13, eq  // eq = none
   116d4:	add	x1, x1, #0xb7b
   116d8:	mov	x0, x19
   116dc:	stp	x9, x10, [sp, #8]
   116e0:	str	x8, [sp]
   116e4:	bl	10fd8 <scols_get_library_version@@SMARTCOLS_2.25+0xf64>
   116e8:	b	11620 <scols_get_library_version@@SMARTCOLS_2.25+0x15ac>
   116ec:	ldr	x8, [x1, #8]
   116f0:	cmp	x8, x0
   116f4:	cset	w0, eq  // eq = none
   116f8:	ret
   116fc:	cbz	x0, 1170c <scols_get_library_version@@SMARTCOLS_2.25+0x1698>
   11700:	ldr	w8, [x0]
   11704:	add	w8, w8, #0x1
   11708:	str	w8, [x0]
   1170c:	ret
   11710:	stp	x29, x30, [sp, #-96]!
   11714:	stp	x28, x27, [sp, #16]
   11718:	stp	x26, x25, [sp, #32]
   1171c:	stp	x24, x23, [sp, #48]
   11720:	stp	x22, x21, [sp, #64]
   11724:	stp	x20, x19, [sp, #80]
   11728:	mov	x29, sp
   1172c:	cbz	x0, 11744 <scols_get_library_version@@SMARTCOLS_2.25+0x16d0>
   11730:	add	x20, x0, #0x20
   11734:	mov	x19, x0
   11738:	mov	x0, x20
   1173c:	bl	117fc <scols_get_library_version@@SMARTCOLS_2.25+0x1788>
   11740:	cbz	w0, 11760 <scols_get_library_version@@SMARTCOLS_2.25+0x16ec>
   11744:	ldp	x20, x19, [sp, #80]
   11748:	ldp	x22, x21, [sp, #64]
   1174c:	ldp	x24, x23, [sp, #48]
   11750:	ldp	x26, x25, [sp, #32]
   11754:	ldp	x28, x27, [sp, #16]
   11758:	ldp	x29, x30, [sp], #96
   1175c:	ret
   11760:	adrp	x28, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11764:	ldr	x28, [x28, #4024]
   11768:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1176c:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11770:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11774:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11778:	add	x21, x21, #0xd83
   1177c:	add	x22, x22, #0xd91
   11780:	add	x23, x23, #0xbd4
   11784:	add	x24, x24, #0xe17
   11788:	b	117b4 <scols_get_library_version@@SMARTCOLS_2.25+0x1740>
   1178c:	mov	x0, x25
   11790:	bl	118d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1860>
   11794:	ldr	x0, [x25, #40]
   11798:	bl	116fc <scols_get_library_version@@SMARTCOLS_2.25+0x1688>
   1179c:	mov	x0, x26
   117a0:	str	xzr, [x25, #40]
   117a4:	bl	7ac0 <scols_unref_line@plt>
   117a8:	mov	x0, x20
   117ac:	bl	117fc <scols_get_library_version@@SMARTCOLS_2.25+0x1788>
   117b0:	cbnz	w0, 11744 <scols_get_library_version@@SMARTCOLS_2.25+0x16d0>
   117b4:	ldr	x25, [x20]
   117b8:	ldrb	w8, [x28]
   117bc:	sub	x26, x25, #0x50
   117c0:	tbz	w8, #7, 1178c <scols_get_library_version@@SMARTCOLS_2.25+0x1718>
   117c4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   117c8:	ldr	x8, [x8, #4016]
   117cc:	ldr	x27, [x8]
   117d0:	bl	7860 <getpid@plt>
   117d4:	mov	w2, w0
   117d8:	mov	x0, x27
   117dc:	mov	x1, x21
   117e0:	mov	x3, x22
   117e4:	mov	x4, x23
   117e8:	bl	8350 <fprintf@plt>
   117ec:	mov	x0, x19
   117f0:	mov	x1, x24
   117f4:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   117f8:	b	1178c <scols_get_library_version@@SMARTCOLS_2.25+0x1718>
   117fc:	ldr	x8, [x0]
   11800:	cmp	x8, x0
   11804:	cset	w0, eq  // eq = none
   11808:	ret
   1180c:	sub	sp, sp, #0x120
   11810:	stp	x29, x30, [sp, #240]
   11814:	add	x29, sp, #0xf0
   11818:	str	x28, [sp, #256]
   1181c:	stp	x20, x19, [sp, #272]
   11820:	stp	x2, x3, [x29, #-112]
   11824:	stp	x4, x5, [x29, #-96]
   11828:	stp	x6, x7, [x29, #-80]
   1182c:	stp	q1, q2, [sp, #16]
   11830:	stp	q3, q4, [sp, #48]
   11834:	str	q0, [sp]
   11838:	stp	q5, q6, [sp, #80]
   1183c:	str	q7, [sp, #112]
   11840:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11844:	ldr	x20, [x20, #4016]
   11848:	mov	x19, x1
   1184c:	cbz	x0, 11878 <scols_get_library_version@@SMARTCOLS_2.25+0x1804>
   11850:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11854:	ldr	x9, [x9, #4024]
   11858:	ldrb	w9, [x9, #3]
   1185c:	tbnz	w9, #0, 11878 <scols_get_library_version@@SMARTCOLS_2.25+0x1804>
   11860:	mov	x8, x0
   11864:	ldr	x0, [x20]
   11868:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1186c:	add	x1, x1, #0xda8
   11870:	mov	x2, x8
   11874:	bl	8350 <fprintf@plt>
   11878:	mov	x8, #0xffffffffffffffd0    	// #-48
   1187c:	mov	x10, sp
   11880:	sub	x11, x29, #0x70
   11884:	movk	x8, #0xff80, lsl #32
   11888:	add	x9, x29, #0x30
   1188c:	add	x10, x10, #0x80
   11890:	add	x11, x11, #0x30
   11894:	stp	x10, x8, [x29, #-16]
   11898:	stp	x9, x11, [x29, #-32]
   1189c:	ldp	q0, q1, [x29, #-32]
   118a0:	ldr	x0, [x20]
   118a4:	sub	x2, x29, #0x40
   118a8:	mov	x1, x19
   118ac:	stp	q0, q1, [x29, #-64]
   118b0:	bl	81f0 <vfprintf@plt>
   118b4:	ldr	x1, [x20]
   118b8:	mov	w0, #0xa                   	// #10
   118bc:	bl	7700 <fputc@plt>
   118c0:	ldp	x20, x19, [sp, #272]
   118c4:	ldr	x28, [sp, #256]
   118c8:	ldp	x29, x30, [sp, #240]
   118cc:	add	sp, sp, #0x120
   118d0:	ret
   118d4:	stp	x29, x30, [sp, #-32]!
   118d8:	str	x19, [sp, #16]
   118dc:	mov	x19, x0
   118e0:	ldr	x0, [x0, #8]
   118e4:	ldr	x1, [x19]
   118e8:	mov	x29, sp
   118ec:	bl	1282c <scols_line_link_group@@SMARTCOLS_2.34+0xe0>
   118f0:	stp	x19, x19, [x19]
   118f4:	ldr	x19, [sp, #16]
   118f8:	ldp	x29, x30, [sp], #32
   118fc:	ret
   11900:	stp	x29, x30, [sp, #-96]!
   11904:	stp	x28, x27, [sp, #16]
   11908:	stp	x26, x25, [sp, #32]
   1190c:	stp	x24, x23, [sp, #48]
   11910:	stp	x22, x21, [sp, #64]
   11914:	stp	x20, x19, [sp, #80]
   11918:	mov	x29, sp
   1191c:	cbz	x0, 11934 <scols_get_library_version@@SMARTCOLS_2.25+0x18c0>
   11920:	add	x20, x0, #0x10
   11924:	mov	x19, x0
   11928:	mov	x0, x20
   1192c:	bl	117fc <scols_get_library_version@@SMARTCOLS_2.25+0x1788>
   11930:	cbz	w0, 11950 <scols_get_library_version@@SMARTCOLS_2.25+0x18dc>
   11934:	ldp	x20, x19, [sp, #80]
   11938:	ldp	x22, x21, [sp, #64]
   1193c:	ldp	x24, x23, [sp, #48]
   11940:	ldp	x26, x25, [sp, #32]
   11944:	ldp	x28, x27, [sp, #16]
   11948:	ldp	x29, x30, [sp], #96
   1194c:	ret
   11950:	adrp	x28, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11954:	ldr	x28, [x28, #4024]
   11958:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1195c:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11960:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11964:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11968:	add	x21, x21, #0xd83
   1196c:	add	x22, x22, #0xd91
   11970:	add	x23, x23, #0xbd4
   11974:	add	x24, x24, #0xbda
   11978:	b	119b4 <scols_get_library_version@@SMARTCOLS_2.25+0x1940>
   1197c:	mov	x0, x25
   11980:	bl	118d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1860>
   11984:	ldr	x0, [x25, #32]
   11988:	bl	11a00 <scols_get_library_version@@SMARTCOLS_2.25+0x198c>
   1198c:	ldr	x8, [x25, #32]
   11990:	mov	x0, x26
   11994:	ldr	x9, [x8, #8]
   11998:	add	x9, x9, #0x1
   1199c:	str	x9, [x8, #8]
   119a0:	str	xzr, [x25, #32]
   119a4:	bl	7ac0 <scols_unref_line@plt>
   119a8:	mov	x0, x20
   119ac:	bl	117fc <scols_get_library_version@@SMARTCOLS_2.25+0x1788>
   119b0:	cbnz	w0, 11934 <scols_get_library_version@@SMARTCOLS_2.25+0x18c0>
   119b4:	ldr	x25, [x20]
   119b8:	ldrb	w8, [x28]
   119bc:	sub	x26, x25, #0x60
   119c0:	tbz	w8, #7, 1197c <scols_get_library_version@@SMARTCOLS_2.25+0x1908>
   119c4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   119c8:	ldr	x8, [x8, #4016]
   119cc:	ldr	x27, [x8]
   119d0:	bl	7860 <getpid@plt>
   119d4:	mov	w2, w0
   119d8:	mov	x0, x27
   119dc:	mov	x1, x21
   119e0:	mov	x3, x22
   119e4:	mov	x4, x23
   119e8:	bl	8350 <fprintf@plt>
   119ec:	mov	x0, x19
   119f0:	mov	x1, x24
   119f4:	mov	x2, x26
   119f8:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   119fc:	b	1197c <scols_get_library_version@@SMARTCOLS_2.25+0x1908>
   11a00:	stp	x29, x30, [sp, #-32]!
   11a04:	stp	x20, x19, [sp, #16]
   11a08:	mov	x29, sp
   11a0c:	cbz	x0, 11a4c <scols_get_library_version@@SMARTCOLS_2.25+0x19d8>
   11a10:	ldr	w8, [x0]
   11a14:	mov	x19, x0
   11a18:	subs	w8, w8, #0x1
   11a1c:	str	w8, [x0]
   11a20:	b.gt	11a4c <scols_get_library_version@@SMARTCOLS_2.25+0x19d8>
   11a24:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11a28:	ldr	x8, [x8, #4024]
   11a2c:	ldrb	w8, [x8]
   11a30:	tbnz	w8, #7, 11a58 <scols_get_library_version@@SMARTCOLS_2.25+0x19e4>
   11a34:	mov	x0, x19
   11a38:	bl	11710 <scols_get_library_version@@SMARTCOLS_2.25+0x169c>
   11a3c:	add	x0, x19, #0x30
   11a40:	bl	11aa0 <scols_get_library_version@@SMARTCOLS_2.25+0x1a2c>
   11a44:	mov	x0, x19
   11a48:	bl	7d90 <free@plt>
   11a4c:	ldp	x20, x19, [sp, #16]
   11a50:	ldp	x29, x30, [sp], #32
   11a54:	ret
   11a58:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11a5c:	ldr	x8, [x8, #4016]
   11a60:	ldr	x20, [x8]
   11a64:	bl	7860 <getpid@plt>
   11a68:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11a6c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11a70:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11a74:	mov	w2, w0
   11a78:	add	x1, x1, #0xd83
   11a7c:	add	x3, x3, #0xd91
   11a80:	add	x4, x4, #0xbd4
   11a84:	mov	x0, x20
   11a88:	bl	8350 <fprintf@plt>
   11a8c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11a90:	add	x1, x1, #0xdb3
   11a94:	mov	x0, x19
   11a98:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   11a9c:	b	11a34 <scols_get_library_version@@SMARTCOLS_2.25+0x19c0>
   11aa0:	stp	x29, x30, [sp, #-16]!
   11aa4:	ldp	x1, x8, [x0]
   11aa8:	mov	x29, sp
   11aac:	mov	x0, x8
   11ab0:	bl	1282c <scols_line_link_group@@SMARTCOLS_2.34+0xe0>
   11ab4:	ldp	x29, x30, [sp], #16
   11ab8:	ret
   11abc:	sub	sp, sp, #0x50
   11ac0:	stp	x20, x19, [sp, #64]
   11ac4:	mov	x19, x0
   11ac8:	add	x0, sp, #0x18
   11acc:	mov	w1, wzr
   11ad0:	stp	x29, x30, [sp, #48]
   11ad4:	add	x29, sp, #0x30
   11ad8:	bl	75c0 <scols_reset_iter@plt>
   11adc:	add	x1, sp, #0x18
   11ae0:	add	x2, sp, #0x8
   11ae4:	mov	x0, x19
   11ae8:	bl	a60c <scols_table_remove_columns@@SMARTCOLS_2.25+0x148>
   11aec:	cbnz	w0, 11b0c <scols_get_library_version@@SMARTCOLS_2.25+0x1a98>
   11af0:	ldr	x20, [sp, #8]
   11af4:	add	x0, x20, #0x10
   11af8:	bl	117fc <scols_get_library_version@@SMARTCOLS_2.25+0x1788>
   11afc:	cbnz	w0, 11adc <scols_get_library_version@@SMARTCOLS_2.25+0x1a68>
   11b00:	ldr	x0, [x20, #16]
   11b04:	bl	118d4 <scols_get_library_version@@SMARTCOLS_2.25+0x1860>
   11b08:	b	11af0 <scols_get_library_version@@SMARTCOLS_2.25+0x1a7c>
   11b0c:	add	x0, sp, #0x18
   11b10:	mov	w1, wzr
   11b14:	bl	75c0 <scols_reset_iter@plt>
   11b18:	add	x1, sp, #0x18
   11b1c:	add	x2, sp, #0x10
   11b20:	mov	x0, x19
   11b24:	bl	7f60 <scols_table_next_line@plt>
   11b28:	cbnz	w0, 11b48 <scols_get_library_version@@SMARTCOLS_2.25+0x1ad4>
   11b2c:	ldr	x0, [sp, #16]
   11b30:	ldr	x8, [x0, #112]
   11b34:	cbnz	x8, 11b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1aa4>
   11b38:	ldr	x8, [x0, #120]
   11b3c:	cbnz	x8, 11b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1aa4>
   11b40:	bl	11b58 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae4>
   11b44:	b	11b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1aa4>
   11b48:	ldp	x20, x19, [sp, #64]
   11b4c:	ldp	x29, x30, [sp, #48]
   11b50:	add	sp, sp, #0x50
   11b54:	ret
   11b58:	sub	sp, sp, #0x50
   11b5c:	stp	x29, x30, [sp, #32]
   11b60:	stp	x20, x19, [sp, #64]
   11b64:	ldr	x8, [x0, #128]
   11b68:	mov	x19, x0
   11b6c:	str	x21, [sp, #48]
   11b70:	add	x29, sp, #0x20
   11b74:	cbz	x8, 11b98 <scols_get_library_version@@SMARTCOLS_2.25+0x1b24>
   11b78:	add	x0, x19, #0x60
   11b7c:	add	x1, x8, #0x10
   11b80:	stp	x0, x0, [x19, #96]
   11b84:	bl	1267c <scols_table_group_lines@@SMARTCOLS_2.34+0x23c>
   11b88:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11b8c:	ldr	x8, [x8, #4024]
   11b90:	ldrb	w8, [x8]
   11b94:	tbnz	w8, #7, 11c3c <scols_get_library_version@@SMARTCOLS_2.25+0x1bc8>
   11b98:	add	x0, sp, #0x8
   11b9c:	mov	w1, wzr
   11ba0:	bl	75c0 <scols_reset_iter@plt>
   11ba4:	add	x1, sp, #0x8
   11ba8:	add	x2, x29, #0x18
   11bac:	mov	x0, x19
   11bb0:	bl	83a0 <scols_line_next_child@plt>
   11bb4:	cbnz	w0, 11bc4 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>
   11bb8:	ldr	x0, [x29, #24]
   11bbc:	bl	11b58 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae4>
   11bc0:	b	11ba4 <scols_get_library_version@@SMARTCOLS_2.25+0x1b30>
   11bc4:	ldr	x20, [x19, #128]
   11bc8:	cbz	x20, 11c28 <scols_get_library_version@@SMARTCOLS_2.25+0x1bb4>
   11bcc:	mov	x0, x19
   11bd0:	bl	12858 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>
   11bd4:	cbz	w0, 11c28 <scols_get_library_version@@SMARTCOLS_2.25+0x1bb4>
   11bd8:	ldr	x21, [x20, #8]
   11bdc:	add	x0, x20, #0x10
   11be0:	bl	12838 <scols_line_link_group@@SMARTCOLS_2.34+0xec>
   11be4:	cmp	x21, x0
   11be8:	b.ne	11c28 <scols_get_library_version@@SMARTCOLS_2.25+0x1bb4>  // b.any
   11bec:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11bf0:	ldr	x8, [x8, #4024]
   11bf4:	ldrb	w8, [x8]
   11bf8:	tbnz	w8, #7, 11ca0 <scols_get_library_version@@SMARTCOLS_2.25+0x1c2c>
   11bfc:	add	x0, sp, #0x8
   11c00:	mov	w1, wzr
   11c04:	bl	75c0 <scols_reset_iter@plt>
   11c08:	add	x1, sp, #0x8
   11c0c:	add	x2, x29, #0x18
   11c10:	mov	x0, x19
   11c14:	bl	9c10 <scols_line_next_child@@SMARTCOLS_2.25+0x7c>
   11c18:	cbnz	w0, 11c28 <scols_get_library_version@@SMARTCOLS_2.25+0x1bb4>
   11c1c:	ldr	x0, [x29, #24]
   11c20:	bl	11b58 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae4>
   11c24:	b	11c08 <scols_get_library_version@@SMARTCOLS_2.25+0x1b94>
   11c28:	ldp	x20, x19, [sp, #64]
   11c2c:	ldr	x21, [sp, #48]
   11c30:	ldp	x29, x30, [sp, #32]
   11c34:	add	sp, sp, #0x50
   11c38:	ret
   11c3c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11c40:	ldr	x8, [x8, #4016]
   11c44:	ldr	x20, [x8]
   11c48:	bl	7860 <getpid@plt>
   11c4c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11c50:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11c54:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11c58:	mov	w2, w0
   11c5c:	add	x1, x1, #0xd83
   11c60:	add	x3, x3, #0xd91
   11c64:	add	x4, x4, #0xbd4
   11c68:	mov	x0, x20
   11c6c:	bl	8350 <fprintf@plt>
   11c70:	ldr	x20, [x19, #128]
   11c74:	ldr	x21, [x20, #8]
   11c78:	add	x0, x20, #0x10
   11c7c:	bl	12838 <scols_line_link_group@@SMARTCOLS_2.34+0xec>
   11c80:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11c84:	mov	x4, x0
   11c88:	add	x1, x1, #0xd02
   11c8c:	mov	x0, x20
   11c90:	mov	x2, x19
   11c94:	mov	x3, x21
   11c98:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   11c9c:	b	11b98 <scols_get_library_version@@SMARTCOLS_2.25+0x1b24>
   11ca0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11ca4:	ldr	x8, [x8, #4016]
   11ca8:	ldr	x20, [x8]
   11cac:	bl	7860 <getpid@plt>
   11cb0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11cb4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11cb8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11cbc:	mov	w2, w0
   11cc0:	add	x1, x1, #0xd83
   11cc4:	add	x3, x3, #0xd91
   11cc8:	add	x4, x4, #0xbd4
   11ccc:	mov	x0, x20
   11cd0:	bl	8350 <fprintf@plt>
   11cd4:	ldr	x0, [x19, #128]
   11cd8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11cdc:	add	x1, x1, #0xd22
   11ce0:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   11ce4:	b	11bfc <scols_get_library_version@@SMARTCOLS_2.25+0x1b88>
   11ce8:	stp	x29, x30, [sp, #-48]!
   11cec:	stp	x22, x21, [sp, #16]
   11cf0:	stp	x20, x19, [sp, #32]
   11cf4:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11cf8:	ldr	x22, [x22, #4024]
   11cfc:	mov	x19, x1
   11d00:	mov	x20, x0
   11d04:	mov	x29, sp
   11d08:	ldrb	w8, [x22]
   11d0c:	tbnz	w8, #3, 11d60 <scols_get_library_version@@SMARTCOLS_2.25+0x1cec>
   11d10:	mov	x0, x20
   11d14:	mov	x1, x19
   11d18:	bl	11df4 <scols_get_library_version@@SMARTCOLS_2.25+0x1d80>
   11d1c:	cbnz	w0, 11d50 <scols_get_library_version@@SMARTCOLS_2.25+0x1cdc>
   11d20:	ldr	x8, [x19, #128]
   11d24:	cbz	x8, 11d30 <scols_get_library_version@@SMARTCOLS_2.25+0x1cbc>
   11d28:	ldr	w8, [x8, #64]
   11d2c:	cbz	w8, 11d38 <scols_get_library_version@@SMARTCOLS_2.25+0x1cc4>
   11d30:	mov	w0, wzr
   11d34:	b	11d50 <scols_get_library_version@@SMARTCOLS_2.25+0x1cdc>
   11d38:	ldrb	w8, [x22]
   11d3c:	tbnz	w8, #3, 11dac <scols_get_library_version@@SMARTCOLS_2.25+0x1d38>
   11d40:	ldr	x2, [x19, #128]
   11d44:	mov	x0, x20
   11d48:	mov	x1, x19
   11d4c:	bl	11f48 <scols_get_library_version@@SMARTCOLS_2.25+0x1ed4>
   11d50:	ldp	x20, x19, [sp, #32]
   11d54:	ldp	x22, x21, [sp, #16]
   11d58:	ldp	x29, x30, [sp], #48
   11d5c:	ret
   11d60:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11d64:	ldr	x8, [x8, #4016]
   11d68:	ldr	x21, [x8]
   11d6c:	bl	7860 <getpid@plt>
   11d70:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11d74:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11d78:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11d7c:	mov	w2, w0
   11d80:	add	x1, x1, #0xd83
   11d84:	add	x3, x3, #0xd91
   11d88:	add	x4, x4, #0xdd9
   11d8c:	mov	x0, x21
   11d90:	bl	8350 <fprintf@plt>
   11d94:	ldp	x3, x2, [x19, #120]
   11d98:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11d9c:	add	x1, x1, #0xbed
   11da0:	mov	x0, x19
   11da4:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   11da8:	b	11d10 <scols_get_library_version@@SMARTCOLS_2.25+0x1c9c>
   11dac:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11db0:	ldr	x8, [x8, #4016]
   11db4:	ldr	x21, [x8]
   11db8:	bl	7860 <getpid@plt>
   11dbc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11dc0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11dc4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11dc8:	mov	w2, w0
   11dcc:	add	x1, x1, #0xd83
   11dd0:	add	x3, x3, #0xd91
   11dd4:	add	x4, x4, #0xdd9
   11dd8:	mov	x0, x21
   11ddc:	bl	8350 <fprintf@plt>
   11de0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11de4:	add	x1, x1, #0xc1e
   11de8:	mov	x0, x19
   11dec:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   11df0:	b	11d40 <scols_get_library_version@@SMARTCOLS_2.25+0x1ccc>
   11df4:	stp	x29, x30, [sp, #-64]!
   11df8:	stp	x24, x23, [sp, #16]
   11dfc:	stp	x22, x21, [sp, #32]
   11e00:	stp	x20, x19, [sp, #48]
   11e04:	adrp	x23, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11e08:	ldr	x23, [x23, #4024]
   11e0c:	mov	x19, x1
   11e10:	mov	x20, x0
   11e14:	mov	x29, sp
   11e18:	ldrb	w8, [x23]
   11e1c:	tbnz	w8, #3, 11e8c <scols_get_library_version@@SMARTCOLS_2.25+0x1e18>
   11e20:	ldr	x8, [x20, #152]
   11e24:	cbz	x8, 11ed8 <scols_get_library_version@@SMARTCOLS_2.25+0x1e64>
   11e28:	mov	w21, wzr
   11e2c:	mov	x8, xzr
   11e30:	mov	x24, xzr
   11e34:	ldr	x9, [x20, #144]
   11e38:	ldr	x22, [x9, x24, lsl #3]
   11e3c:	cmp	x22, #0x0
   11e40:	ccmp	x8, x22, #0x4, ne  // ne = any
   11e44:	b.ne	11e54 <scols_get_library_version@@SMARTCOLS_2.25+0x1de0>  // b.any
   11e48:	mov	w9, wzr
   11e4c:	cbz	w9, 11e78 <scols_get_library_version@@SMARTCOLS_2.25+0x1e04>
   11e50:	b	11edc <scols_get_library_version@@SMARTCOLS_2.25+0x1e68>
   11e54:	mov	x0, x20
   11e58:	mov	x1, x19
   11e5c:	mov	x2, x22
   11e60:	bl	11f48 <scols_get_library_version@@SMARTCOLS_2.25+0x1ed4>
   11e64:	cmp	w0, #0x0
   11e68:	mov	w21, w0
   11e6c:	cset	w9, ne  // ne = any
   11e70:	mov	x8, x22
   11e74:	cbnz	w9, 11edc <scols_get_library_version@@SMARTCOLS_2.25+0x1e68>
   11e78:	ldr	x9, [x20, #152]
   11e7c:	add	x24, x24, #0x1
   11e80:	cmp	x24, x9
   11e84:	b.cc	11e34 <scols_get_library_version@@SMARTCOLS_2.25+0x1dc0>  // b.lo, b.ul, b.last
   11e88:	b	11edc <scols_get_library_version@@SMARTCOLS_2.25+0x1e68>
   11e8c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11e90:	ldr	x8, [x8, #4016]
   11e94:	ldr	x21, [x8]
   11e98:	bl	7860 <getpid@plt>
   11e9c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11ea0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11ea4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11ea8:	mov	w2, w0
   11eac:	add	x1, x1, #0xd83
   11eb0:	add	x3, x3, #0xd91
   11eb4:	add	x4, x4, #0xdd9
   11eb8:	mov	x0, x21
   11ebc:	bl	8350 <fprintf@plt>
   11ec0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11ec4:	add	x1, x1, #0xd30
   11ec8:	mov	x0, x19
   11ecc:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   11ed0:	ldr	x8, [x20, #152]
   11ed4:	cbnz	x8, 11e28 <scols_get_library_version@@SMARTCOLS_2.25+0x1db4>
   11ed8:	mov	w21, wzr
   11edc:	ldrb	w8, [x23]
   11ee0:	tbnz	w8, #3, 11efc <scols_get_library_version@@SMARTCOLS_2.25+0x1e88>
   11ee4:	mov	w0, w21
   11ee8:	ldp	x20, x19, [sp, #48]
   11eec:	ldp	x22, x21, [sp, #32]
   11ef0:	ldp	x24, x23, [sp, #16]
   11ef4:	ldp	x29, x30, [sp], #64
   11ef8:	ret
   11efc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11f00:	ldr	x8, [x8, #4016]
   11f04:	ldr	x20, [x8]
   11f08:	bl	7860 <getpid@plt>
   11f0c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11f10:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11f14:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   11f18:	mov	w2, w0
   11f1c:	add	x1, x1, #0xd83
   11f20:	add	x3, x3, #0xd91
   11f24:	add	x4, x4, #0xdd9
   11f28:	mov	x0, x20
   11f2c:	bl	8350 <fprintf@plt>
   11f30:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   11f34:	add	x1, x1, #0xd4c
   11f38:	mov	x0, x19
   11f3c:	mov	w2, w21
   11f40:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   11f44:	b	11ee4 <scols_get_library_version@@SMARTCOLS_2.25+0x1e70>
   11f48:	stp	x29, x30, [sp, #-64]!
   11f4c:	stp	x24, x23, [sp, #16]
   11f50:	stp	x22, x21, [sp, #32]
   11f54:	stp	x20, x19, [sp, #48]
   11f58:	adrp	x24, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   11f5c:	ldr	x24, [x24, #4024]
   11f60:	mov	x20, x2
   11f64:	mov	x19, x1
   11f68:	mov	x21, x0
   11f6c:	ldrb	w8, [x24]
   11f70:	mov	x29, sp
   11f74:	tbnz	w8, #3, 12040 <scols_get_library_version@@SMARTCOLS_2.25+0x1fcc>
   11f78:	mov	x0, x20
   11f7c:	mov	x1, x19
   11f80:	bl	1289c <scols_line_link_group@@SMARTCOLS_2.34+0x150>
   11f84:	ldrb	w8, [x24]
   11f88:	mov	w22, w0
   11f8c:	tbnz	w8, #3, 12090 <scols_get_library_version@@SMARTCOLS_2.25+0x201c>
   11f90:	cbz	w22, 11fb4 <scols_get_library_version@@SMARTCOLS_2.25+0x1f40>
   11f94:	cmp	w22, #0x1
   11f98:	b.ne	11fa8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f34>  // b.any
   11f9c:	ldr	w8, [x20, #64]
   11fa0:	cbnz	w8, 121e8 <scols_get_library_version@@SMARTCOLS_2.25+0x2174>
   11fa4:	cbz	w22, 11fb4 <scols_get_library_version@@SMARTCOLS_2.25+0x1f40>
   11fa8:	ldr	w8, [x20, #64]
   11fac:	cmp	w8, #0x5
   11fb0:	b.eq	12194 <scols_get_library_version@@SMARTCOLS_2.25+0x2120>  // b.none
   11fb4:	ldr	w8, [x20, #64]
   11fb8:	cmp	w8, #0x3
   11fbc:	b.ne	11fdc <scols_get_library_version@@SMARTCOLS_2.25+0x1f68>  // b.any
   11fc0:	cmp	w22, #0x7
   11fc4:	b.hi	12144 <scols_get_library_version@@SMARTCOLS_2.25+0x20d0>  // b.pmore
   11fc8:	mov	w9, #0x1                   	// #1
   11fcc:	lsl	w9, w9, w22
   11fd0:	mov	w10, #0xb1                  	// #177
   11fd4:	tst	w9, w10
   11fd8:	b.eq	12144 <scols_get_library_version@@SMARTCOLS_2.25+0x20d0>  // b.none
   11fdc:	orr	w9, w8, w22
   11fe0:	cbz	w9, 12028 <scols_get_library_version@@SMARTCOLS_2.25+0x1fb4>
   11fe4:	cbz	w8, 12010 <scols_get_library_version@@SMARTCOLS_2.25+0x1f9c>
   11fe8:	ldr	x8, [x21, #144]
   11fec:	cbz	x8, 12010 <scols_get_library_version@@SMARTCOLS_2.25+0x1f9c>
   11ff0:	mov	x0, x21
   11ff4:	mov	x1, x20
   11ff8:	bl	12b84 <scols_line_link_group@@SMARTCOLS_2.34+0x438>
   11ffc:	cbnz	x0, 1201c <scols_get_library_version@@SMARTCOLS_2.25+0x1fa8>
   12000:	ldrb	w8, [x24]
   12004:	tbnz	w8, #3, 120f8 <scols_get_library_version@@SMARTCOLS_2.25+0x2084>
   12008:	mov	w0, #0xfffffff4            	// #-12
   1200c:	b	1202c <scols_get_library_version@@SMARTCOLS_2.25+0x1fb8>
   12010:	mov	x0, x21
   12014:	bl	12a18 <scols_line_link_group@@SMARTCOLS_2.34+0x2cc>
   12018:	cbz	x0, 12000 <scols_get_library_version@@SMARTCOLS_2.25+0x1f8c>
   1201c:	mov	w1, w22
   12020:	mov	x2, x20
   12024:	bl	12bc0 <scols_line_link_group@@SMARTCOLS_2.34+0x474>
   12028:	mov	w0, wzr
   1202c:	ldp	x20, x19, [sp, #48]
   12030:	ldp	x22, x21, [sp, #32]
   12034:	ldp	x24, x23, [sp, #16]
   12038:	ldp	x29, x30, [sp], #64
   1203c:	ret
   12040:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12044:	ldr	x8, [x8, #4016]
   12048:	ldr	x22, [x8]
   1204c:	bl	7860 <getpid@plt>
   12050:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12054:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12058:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1205c:	mov	w2, w0
   12060:	add	x1, x1, #0xd83
   12064:	add	x3, x3, #0xd91
   12068:	add	x4, x4, #0xdd9
   1206c:	mov	x0, x22
   12070:	bl	8350 <fprintf@plt>
   12074:	ldr	x3, [x21, #152]
   12078:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1207c:	add	x1, x1, #0xd70
   12080:	mov	x0, x19
   12084:	mov	x2, x20
   12088:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   1208c:	b	11f78 <scols_get_library_version@@SMARTCOLS_2.25+0x1f04>
   12090:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12094:	ldr	x8, [x8, #4016]
   12098:	ldr	x23, [x8]
   1209c:	bl	7860 <getpid@plt>
   120a0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   120a4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   120a8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   120ac:	mov	w2, w0
   120b0:	add	x1, x1, #0xd83
   120b4:	add	x3, x3, #0xd91
   120b8:	add	x4, x4, #0xdd9
   120bc:	mov	x0, x23
   120c0:	bl	8350 <fprintf@plt>
   120c4:	ldr	w0, [x20, #64]
   120c8:	bl	129b0 <scols_line_link_group@@SMARTCOLS_2.34+0x264>
   120cc:	mov	x23, x0
   120d0:	mov	w0, w22
   120d4:	bl	129b0 <scols_line_link_group@@SMARTCOLS_2.34+0x264>
   120d8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   120dc:	mov	x3, x0
   120e0:	add	x1, x1, #0xd9e
   120e4:	mov	x0, x19
   120e8:	mov	x2, x23
   120ec:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   120f0:	cbnz	w22, 11f94 <scols_get_library_version@@SMARTCOLS_2.25+0x1f20>
   120f4:	b	11fb4 <scols_get_library_version@@SMARTCOLS_2.25+0x1f40>
   120f8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   120fc:	ldr	x8, [x8, #4016]
   12100:	ldr	x20, [x8]
   12104:	bl	7860 <getpid@plt>
   12108:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1210c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12110:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12114:	mov	w2, w0
   12118:	add	x1, x1, #0xd83
   1211c:	add	x3, x3, #0xd91
   12120:	add	x4, x4, #0xdd9
   12124:	mov	x0, x20
   12128:	bl	8350 <fprintf@plt>
   1212c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12130:	add	x1, x1, #0xe0f
   12134:	mov	x0, x19
   12138:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   1213c:	mov	w0, #0xfffffff4            	// #-12
   12140:	b	1202c <scols_get_library_version@@SMARTCOLS_2.25+0x1fb8>
   12144:	ldrb	w8, [x24]
   12148:	tbz	w8, #3, 12240 <scols_get_library_version@@SMARTCOLS_2.25+0x21cc>
   1214c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12150:	ldr	x8, [x8, #4016]
   12154:	ldr	x20, [x8]
   12158:	bl	7860 <getpid@plt>
   1215c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12160:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12164:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12168:	mov	w2, w0
   1216c:	add	x1, x1, #0xd83
   12170:	add	x3, x3, #0xd91
   12174:	add	x4, x4, #0xdd9
   12178:	mov	x0, x20
   1217c:	bl	8350 <fprintf@plt>
   12180:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12184:	add	x1, x1, #0xdef
   12188:	mov	x0, x19
   1218c:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12190:	bl	7c30 <abort@plt>
   12194:	ldrb	w8, [x24]
   12198:	tbz	w8, #3, 12240 <scols_get_library_version@@SMARTCOLS_2.25+0x21cc>
   1219c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   121a0:	ldr	x8, [x8, #4016]
   121a4:	ldr	x21, [x8]
   121a8:	bl	7860 <getpid@plt>
   121ac:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   121b0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   121b4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   121b8:	mov	w2, w0
   121bc:	add	x1, x1, #0xd83
   121c0:	add	x3, x3, #0xd91
   121c4:	add	x4, x4, #0xdd9
   121c8:	mov	x0, x21
   121cc:	bl	8350 <fprintf@plt>
   121d0:	ldr	w0, [x20, #64]
   121d4:	bl	129b0 <scols_line_link_group@@SMARTCOLS_2.34+0x264>
   121d8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   121dc:	mov	x2, x0
   121e0:	add	x1, x1, #0xdd2
   121e4:	b	12238 <scols_get_library_version@@SMARTCOLS_2.25+0x21c4>
   121e8:	ldrb	w8, [x24]
   121ec:	tbz	w8, #3, 12240 <scols_get_library_version@@SMARTCOLS_2.25+0x21cc>
   121f0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   121f4:	ldr	x8, [x8, #4016]
   121f8:	ldr	x21, [x8]
   121fc:	bl	7860 <getpid@plt>
   12200:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12204:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12208:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1220c:	mov	w2, w0
   12210:	add	x1, x1, #0xd83
   12214:	add	x3, x3, #0xd91
   12218:	add	x4, x4, #0xdd9
   1221c:	mov	x0, x21
   12220:	bl	8350 <fprintf@plt>
   12224:	ldr	w0, [x20, #64]
   12228:	bl	129b0 <scols_line_link_group@@SMARTCOLS_2.34+0x264>
   1222c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12230:	mov	x2, x0
   12234:	add	x1, x1, #0xdb2
   12238:	mov	x0, x19
   1223c:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12240:	bl	7c30 <abort@plt>
   12244:	sub	sp, sp, #0x70
   12248:	stp	x29, x30, [sp, #32]
   1224c:	stp	x26, x25, [sp, #48]
   12250:	stp	x24, x23, [sp, #64]
   12254:	stp	x22, x21, [sp, #80]
   12258:	stp	x20, x19, [sp, #96]
   1225c:	adrp	x25, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12260:	ldr	x25, [x25, #4024]
   12264:	mov	x19, x0
   12268:	add	x29, sp, #0x20
   1226c:	ldrb	w8, [x25]
   12270:	tbnz	w8, #4, 12354 <scols_get_library_version@@SMARTCOLS_2.25+0x22e0>
   12274:	add	x0, sp, #0x8
   12278:	mov	w1, wzr
   1227c:	bl	75c0 <scols_reset_iter@plt>
   12280:	add	x1, sp, #0x8
   12284:	mov	x2, sp
   12288:	mov	x0, x19
   1228c:	bl	a60c <scols_table_remove_columns@@SMARTCOLS_2.25+0x148>
   12290:	cbz	w0, 122d4 <scols_get_library_version@@SMARTCOLS_2.25+0x2260>
   12294:	ldr	x8, [x19, #144]
   12298:	cbz	x8, 122b4 <scols_get_library_version@@SMARTCOLS_2.25+0x2240>
   1229c:	ldrb	w8, [x25]
   122a0:	tbnz	w8, #4, 1239c <scols_get_library_version@@SMARTCOLS_2.25+0x2328>
   122a4:	ldp	x0, x8, [x19, #144]
   122a8:	mov	w1, wzr
   122ac:	lsl	x2, x8, #3
   122b0:	bl	7a10 <memset@plt>
   122b4:	str	xzr, [x19, #160]
   122b8:	ldp	x20, x19, [sp, #96]
   122bc:	ldp	x22, x21, [sp, #80]
   122c0:	ldp	x24, x23, [sp, #64]
   122c4:	ldp	x26, x25, [sp, #48]
   122c8:	ldp	x29, x30, [sp, #32]
   122cc:	add	sp, sp, #0x70
   122d0:	ret
   122d4:	adrp	x26, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   122d8:	ldr	x26, [x26, #4016]
   122dc:	adrp	x20, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   122e0:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   122e4:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   122e8:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   122ec:	add	x20, x20, #0xd83
   122f0:	add	x21, x21, #0xd91
   122f4:	add	x22, x22, #0xbd4
   122f8:	add	x23, x23, #0xc49
   122fc:	b	1231c <scols_get_library_version@@SMARTCOLS_2.25+0x22a8>
   12300:	ldr	x8, [sp]
   12304:	add	x1, sp, #0x8
   12308:	mov	x2, sp
   1230c:	mov	x0, x19
   12310:	str	wzr, [x8, #64]
   12314:	bl	a60c <scols_table_remove_columns@@SMARTCOLS_2.25+0x148>
   12318:	cbnz	w0, 12294 <scols_get_library_version@@SMARTCOLS_2.25+0x2220>
   1231c:	ldrb	w8, [x25]
   12320:	tbz	w8, #7, 12300 <scols_get_library_version@@SMARTCOLS_2.25+0x228c>
   12324:	ldr	x24, [x26]
   12328:	bl	7860 <getpid@plt>
   1232c:	mov	w2, w0
   12330:	mov	x0, x24
   12334:	mov	x1, x20
   12338:	mov	x3, x21
   1233c:	mov	x4, x22
   12340:	bl	8350 <fprintf@plt>
   12344:	ldr	x0, [sp]
   12348:	mov	x1, x23
   1234c:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12350:	b	12300 <scols_get_library_version@@SMARTCOLS_2.25+0x228c>
   12354:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12358:	ldr	x8, [x8, #4016]
   1235c:	ldr	x20, [x8]
   12360:	bl	7860 <getpid@plt>
   12364:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12368:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1236c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12370:	mov	w2, w0
   12374:	add	x1, x1, #0xd83
   12378:	add	x3, x3, #0xd91
   1237c:	add	x4, x4, #0xe2e
   12380:	mov	x0, x20
   12384:	bl	8350 <fprintf@plt>
   12388:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1238c:	add	x1, x1, #0xc35
   12390:	mov	x0, x19
   12394:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12398:	b	12274 <scols_get_library_version@@SMARTCOLS_2.25+0x2200>
   1239c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   123a0:	ldr	x8, [x8, #4016]
   123a4:	ldr	x20, [x8]
   123a8:	bl	7860 <getpid@plt>
   123ac:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   123b0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   123b4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   123b8:	mov	w2, w0
   123bc:	add	x1, x1, #0xd83
   123c0:	add	x3, x3, #0xd91
   123c4:	add	x4, x4, #0xe2e
   123c8:	mov	x0, x20
   123cc:	bl	8350 <fprintf@plt>
   123d0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   123d4:	add	x1, x1, #0xc58
   123d8:	mov	x0, x19
   123dc:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   123e0:	b	122a4 <scols_get_library_version@@SMARTCOLS_2.25+0x2230>
   123e4:	ldr	x8, [x0, #152]
   123e8:	cbz	x8, 12438 <scols_get_library_version@@SMARTCOLS_2.25+0x23c4>
   123ec:	ldr	x9, [x0, #144]
   123f0:	sub	x9, x9, #0x8
   123f4:	ldr	x11, [x9, x8, lsl #3]
   123f8:	cbz	x11, 12418 <scols_get_library_version@@SMARTCOLS_2.25+0x23a4>
   123fc:	ldr	w10, [x11, #64]
   12400:	orr	w10, w10, #0x4
   12404:	cmp	w10, #0x7
   12408:	b.ne	12420 <scols_get_library_version@@SMARTCOLS_2.25+0x23ac>  // b.any
   1240c:	mov	w10, #0x1                   	// #1
   12410:	mov	x0, x11
   12414:	b	12424 <scols_get_library_version@@SMARTCOLS_2.25+0x23b0>
   12418:	mov	w10, #0x4                   	// #4
   1241c:	b	12424 <scols_get_library_version@@SMARTCOLS_2.25+0x23b0>
   12420:	mov	w10, wzr
   12424:	orr	w10, w10, #0x4
   12428:	cmp	w10, #0x4
   1242c:	b.ne	1243c <scols_get_library_version@@SMARTCOLS_2.25+0x23c8>  // b.any
   12430:	subs	x8, x8, #0x3
   12434:	b.ne	123f4 <scols_get_library_version@@SMARTCOLS_2.25+0x2380>  // b.any
   12438:	mov	x0, xzr
   1243c:	ret

0000000000012440 <scols_table_group_lines@@SMARTCOLS_2.34>:
   12440:	stp	x29, x30, [sp, #-64]!
   12444:	str	x23, [sp, #16]
   12448:	stp	x22, x21, [sp, #32]
   1244c:	stp	x20, x19, [sp, #48]
   12450:	mov	x29, sp
   12454:	cbz	x0, 124e0 <scols_table_group_lines@@SMARTCOLS_2.34+0xa0>
   12458:	mov	x20, x2
   1245c:	cbz	x2, 124e0 <scols_table_group_lines@@SMARTCOLS_2.34+0xa0>
   12460:	mov	x19, x1
   12464:	mov	x21, x0
   12468:	cbz	x1, 124f8 <scols_table_group_lines@@SMARTCOLS_2.34+0xb8>
   1246c:	ldr	x8, [x19, #128]
   12470:	cbz	x8, 124f8 <scols_table_group_lines@@SMARTCOLS_2.34+0xb8>
   12474:	ldr	x9, [x20, #128]
   12478:	cbz	x9, 12590 <scols_table_group_lines@@SMARTCOLS_2.34+0x150>
   1247c:	cbz	x8, 124f8 <scols_table_group_lines@@SMARTCOLS_2.34+0xb8>
   12480:	ldr	x9, [x20, #128]
   12484:	cbz	x9, 124f8 <scols_table_group_lines@@SMARTCOLS_2.34+0xb8>
   12488:	cmp	x8, x9
   1248c:	b.eq	124f8 <scols_table_group_lines@@SMARTCOLS_2.34+0xb8>  // b.none
   12490:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12494:	ldr	x8, [x8, #4024]
   12498:	ldrb	w8, [x8]
   1249c:	tbz	w8, #7, 124f0 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>
   124a0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   124a4:	ldr	x8, [x8, #4016]
   124a8:	ldr	x19, [x8]
   124ac:	bl	7860 <getpid@plt>
   124b0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   124b4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   124b8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   124bc:	mov	w2, w0
   124c0:	add	x1, x1, #0xd83
   124c4:	add	x3, x3, #0xd91
   124c8:	add	x4, x4, #0xbd4
   124cc:	mov	x0, x19
   124d0:	bl	8350 <fprintf@plt>
   124d4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   124d8:	add	x1, x1, #0xcc7
   124dc:	b	12624 <scols_table_group_lines@@SMARTCOLS_2.34+0x1e4>
   124e0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   124e4:	ldr	x8, [x8, #4024]
   124e8:	ldrb	w8, [x8]
   124ec:	tbnz	w8, #7, 125e8 <scols_table_group_lines@@SMARTCOLS_2.34+0x1a8>
   124f0:	mov	w0, #0xffffffea            	// #-22
   124f4:	b	1257c <scols_table_group_lines@@SMARTCOLS_2.34+0x13c>
   124f8:	ldr	x22, [x20, #128]
   124fc:	cbz	x22, 12508 <scols_table_group_lines@@SMARTCOLS_2.34+0xc8>
   12500:	cbnz	x19, 12564 <scols_table_group_lines@@SMARTCOLS_2.34+0x124>
   12504:	b	12578 <scols_table_group_lines@@SMARTCOLS_2.34+0x138>
   12508:	mov	w0, #0x1                   	// #1
   1250c:	mov	w1, #0x48                  	// #72
   12510:	bl	7a90 <calloc@plt>
   12514:	cbz	x0, 125e0 <scols_table_group_lines@@SMARTCOLS_2.34+0x1a0>
   12518:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1251c:	ldr	x8, [x8, #4024]
   12520:	mov	x22, x0
   12524:	ldrb	w8, [x8]
   12528:	tbnz	w8, #7, 12634 <scols_table_group_lines@@SMARTCOLS_2.34+0x1f4>
   1252c:	mov	w8, #0x1                   	// #1
   12530:	add	x9, x22, #0x10
   12534:	add	x10, x22, #0x20
   12538:	add	x0, x22, #0x30
   1253c:	add	x1, x21, #0x80
   12540:	str	w8, [x22]
   12544:	stp	x9, x9, [x22, #16]
   12548:	stp	x10, x10, [x22, #32]
   1254c:	stp	x0, x0, [x22, #48]
   12550:	bl	1267c <scols_table_group_lines@@SMARTCOLS_2.34+0x23c>
   12554:	mov	x0, x22
   12558:	mov	x1, x20
   1255c:	bl	12698 <scols_table_group_lines@@SMARTCOLS_2.34+0x258>
   12560:	cbz	x19, 12578 <scols_table_group_lines@@SMARTCOLS_2.34+0x138>
   12564:	ldr	x8, [x19, #128]
   12568:	cbnz	x8, 12578 <scols_table_group_lines@@SMARTCOLS_2.34+0x138>
   1256c:	mov	x0, x22
   12570:	mov	x1, x19
   12574:	bl	12698 <scols_table_group_lines@@SMARTCOLS_2.34+0x258>
   12578:	mov	w0, wzr
   1257c:	ldp	x20, x19, [sp, #48]
   12580:	ldp	x22, x21, [sp, #32]
   12584:	ldr	x23, [sp, #16]
   12588:	ldp	x29, x30, [sp], #64
   1258c:	ret
   12590:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12594:	ldr	x8, [x8, #4024]
   12598:	ldrb	w8, [x8]
   1259c:	tbz	w8, #7, 124f0 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>
   125a0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   125a4:	ldr	x8, [x8, #4016]
   125a8:	ldr	x19, [x8]
   125ac:	bl	7860 <getpid@plt>
   125b0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   125b4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   125b8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   125bc:	mov	w2, w0
   125c0:	add	x1, x1, #0xd83
   125c4:	add	x3, x3, #0xd91
   125c8:	add	x4, x4, #0xbd4
   125cc:	mov	x0, x19
   125d0:	bl	8350 <fprintf@plt>
   125d4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   125d8:	add	x1, x1, #0xc90
   125dc:	b	12624 <scols_table_group_lines@@SMARTCOLS_2.34+0x1e4>
   125e0:	mov	w0, #0xfffffff4            	// #-12
   125e4:	b	1257c <scols_table_group_lines@@SMARTCOLS_2.34+0x13c>
   125e8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   125ec:	ldr	x8, [x8, #4016]
   125f0:	ldr	x19, [x8]
   125f4:	bl	7860 <getpid@plt>
   125f8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   125fc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12600:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12604:	mov	w2, w0
   12608:	add	x1, x1, #0xd83
   1260c:	add	x3, x3, #0xd91
   12610:	add	x4, x4, #0xbd4
   12614:	mov	x0, x19
   12618:	bl	8350 <fprintf@plt>
   1261c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12620:	add	x1, x1, #0xc68
   12624:	mov	x0, xzr
   12628:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   1262c:	mov	w0, #0xffffffea            	// #-22
   12630:	b	1257c <scols_table_group_lines@@SMARTCOLS_2.34+0x13c>
   12634:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12638:	ldr	x8, [x8, #4016]
   1263c:	ldr	x23, [x8]
   12640:	bl	7860 <getpid@plt>
   12644:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12648:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1264c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12650:	mov	w2, w0
   12654:	add	x1, x1, #0xd83
   12658:	add	x3, x3, #0xd91
   1265c:	add	x4, x4, #0xbd4
   12660:	mov	x0, x23
   12664:	bl	8350 <fprintf@plt>
   12668:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1266c:	add	x1, x1, #0xdb5
   12670:	mov	x0, x22
   12674:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12678:	b	1252c <scols_table_group_lines@@SMARTCOLS_2.34+0xec>
   1267c:	stp	x29, x30, [sp, #-16]!
   12680:	mov	x2, x1
   12684:	ldr	x1, [x1, #8]
   12688:	mov	x29, sp
   1268c:	bl	12d04 <scols_line_link_group@@SMARTCOLS_2.34+0x5b8>
   12690:	ldp	x29, x30, [sp], #16
   12694:	ret
   12698:	stp	x29, x30, [sp, #-48]!
   1269c:	str	x21, [sp, #16]
   126a0:	stp	x20, x19, [sp, #32]
   126a4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   126a8:	ldr	x8, [x8, #4024]
   126ac:	mov	x19, x1
   126b0:	mov	x20, x0
   126b4:	mov	x29, sp
   126b8:	ldrb	w8, [x8]
   126bc:	tbnz	w8, #7, 12700 <scols_table_group_lines@@SMARTCOLS_2.34+0x2c0>
   126c0:	str	x20, [x19, #128]
   126c4:	ldr	x8, [x20, #8]
   126c8:	mov	x0, x20
   126cc:	add	x8, x8, #0x1
   126d0:	str	x8, [x20, #8]
   126d4:	bl	116fc <scols_get_library_version@@SMARTCOLS_2.25+0x1688>
   126d8:	add	x0, x19, #0x60
   126dc:	add	x1, x20, #0x10
   126e0:	stp	x0, x0, [x19, #96]
   126e4:	bl	1267c <scols_table_group_lines@@SMARTCOLS_2.34+0x23c>
   126e8:	mov	x0, x19
   126ec:	bl	7e50 <scols_ref_line@plt>
   126f0:	ldp	x20, x19, [sp, #32]
   126f4:	ldr	x21, [sp, #16]
   126f8:	ldp	x29, x30, [sp], #48
   126fc:	ret
   12700:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12704:	ldr	x8, [x8, #4016]
   12708:	ldr	x21, [x8]
   1270c:	bl	7860 <getpid@plt>
   12710:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12714:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12718:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1271c:	mov	w2, w0
   12720:	add	x1, x1, #0xd83
   12724:	add	x3, x3, #0xd91
   12728:	add	x4, x4, #0xbd4
   1272c:	mov	x0, x21
   12730:	bl	8350 <fprintf@plt>
   12734:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12738:	add	x1, x1, #0xf84
   1273c:	mov	x0, x20
   12740:	mov	x2, x19
   12744:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12748:	b	126c0 <scols_table_group_lines@@SMARTCOLS_2.34+0x280>

000000000001274c <scols_line_link_group@@SMARTCOLS_2.34>:
   1274c:	stp	x29, x30, [sp, #-48]!
   12750:	stp	x20, x19, [sp, #32]
   12754:	mov	x20, x0
   12758:	mov	w0, #0xffffffea            	// #-22
   1275c:	stp	x22, x21, [sp, #16]
   12760:	mov	x29, sp
   12764:	cbz	x20, 12784 <scols_line_link_group@@SMARTCOLS_2.34+0x38>
   12768:	mov	x19, x1
   1276c:	cbz	x1, 12784 <scols_line_link_group@@SMARTCOLS_2.34+0x38>
   12770:	ldr	x8, [x19, #128]
   12774:	cbz	x8, 12780 <scols_line_link_group@@SMARTCOLS_2.34+0x34>
   12778:	ldr	x8, [x20, #112]
   1277c:	cbz	x8, 12794 <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   12780:	mov	w0, #0xffffffea            	// #-22
   12784:	ldp	x20, x19, [sp, #32]
   12788:	ldp	x22, x21, [sp, #16]
   1278c:	ldp	x29, x30, [sp], #48
   12790:	ret
   12794:	add	x21, x20, #0x50
   12798:	mov	x0, x21
   1279c:	bl	117fc <scols_get_library_version@@SMARTCOLS_2.25+0x1788>
   127a0:	cbz	w0, 12780 <scols_line_link_group@@SMARTCOLS_2.34+0x34>
   127a4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   127a8:	ldr	x8, [x8, #4024]
   127ac:	ldrb	w8, [x8]
   127b0:	tbnz	w8, #7, 127e4 <scols_line_link_group@@SMARTCOLS_2.34+0x98>
   127b4:	ldr	x8, [x19, #128]
   127b8:	mov	x0, x21
   127bc:	add	x1, x8, #0x20
   127c0:	bl	1267c <scols_table_group_lines@@SMARTCOLS_2.34+0x23c>
   127c4:	mov	x0, x20
   127c8:	bl	7e50 <scols_ref_line@plt>
   127cc:	ldr	x8, [x19, #128]
   127d0:	str	x8, [x20, #120]
   127d4:	ldr	x0, [x19, #128]
   127d8:	bl	116fc <scols_get_library_version@@SMARTCOLS_2.25+0x1688>
   127dc:	mov	w0, wzr
   127e0:	b	12784 <scols_line_link_group@@SMARTCOLS_2.34+0x38>
   127e4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   127e8:	ldr	x8, [x8, #4016]
   127ec:	ldr	x22, [x8]
   127f0:	bl	7860 <getpid@plt>
   127f4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   127f8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   127fc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12800:	mov	w2, w0
   12804:	add	x1, x1, #0xd83
   12808:	add	x3, x3, #0xd91
   1280c:	add	x4, x4, #0xbd4
   12810:	mov	x0, x22
   12814:	bl	8350 <fprintf@plt>
   12818:	ldr	x0, [x19, #128]
   1281c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12820:	add	x1, x1, #0xe24
   12824:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12828:	b	127b4 <scols_line_link_group@@SMARTCOLS_2.34+0x68>
   1282c:	str	x0, [x1, #8]
   12830:	str	x1, [x0]
   12834:	ret
   12838:	mov	x8, x0
   1283c:	mov	x0, #0xffffffffffffffff    	// #-1
   12840:	mov	x9, x8
   12844:	ldr	x9, [x9]
   12848:	add	x0, x0, #0x1
   1284c:	cmp	x9, x8
   12850:	b.ne	12844 <scols_line_link_group@@SMARTCOLS_2.34+0xf8>  // b.any
   12854:	ret
   12858:	stp	x29, x30, [sp, #-16]!
   1285c:	mov	x29, sp
   12860:	cbz	x0, 12878 <scols_line_link_group@@SMARTCOLS_2.34+0x12c>
   12864:	ldr	x8, [x0, #128]
   12868:	cbz	x8, 12880 <scols_line_link_group@@SMARTCOLS_2.34+0x134>
   1286c:	add	x0, x0, #0x60
   12870:	add	x1, x8, #0x10
   12874:	bl	1288c <scols_line_link_group@@SMARTCOLS_2.34+0x140>
   12878:	ldp	x29, x30, [sp], #16
   1287c:	ret
   12880:	mov	w0, wzr
   12884:	ldp	x29, x30, [sp], #16
   12888:	ret
   1288c:	ldr	x8, [x1, #8]
   12890:	cmp	x8, x0
   12894:	cset	w0, eq  // eq = none
   12898:	ret
   1289c:	stp	x29, x30, [sp, #-48]!
   128a0:	stp	x22, x21, [sp, #16]
   128a4:	stp	x20, x19, [sp, #32]
   128a8:	ldr	w22, [x0, #64]
   128ac:	mov	x20, x0
   128b0:	mov	x19, x1
   128b4:	mov	x29, sp
   128b8:	cbz	w22, 128f0 <scols_line_link_group@@SMARTCOLS_2.34+0x1a4>
   128bc:	ldr	x21, [x19, #128]
   128c0:	cmp	x21, x20
   128c4:	b.eq	12914 <scols_line_link_group@@SMARTCOLS_2.34+0x1c8>  // b.none
   128c8:	ldr	x8, [x19, #120]
   128cc:	cmp	x8, x20
   128d0:	b.eq	1290c <scols_line_link_group@@SMARTCOLS_2.34+0x1c0>  // b.none
   128d4:	sub	w8, w22, #0x1
   128d8:	cmp	w8, #0x7
   128dc:	b.cs	1293c <scols_line_link_group@@SMARTCOLS_2.34+0x1f0>  // b.hs, b.nlast
   128e0:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   128e4:	add	x9, x9, #0xf94
   128e8:	ldr	w0, [x9, w8, sxtw #2]
   128ec:	b	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x1f4>
   128f0:	ldr	x8, [x19, #128]
   128f4:	cmp	x8, x20
   128f8:	b.ne	1293c <scols_line_link_group@@SMARTCOLS_2.34+0x1f0>  // b.any
   128fc:	mov	x0, x19
   12900:	bl	12c64 <scols_line_link_group@@SMARTCOLS_2.34+0x518>
   12904:	cbnz	w0, 128bc <scols_line_link_group@@SMARTCOLS_2.34+0x170>
   12908:	b	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x1f4>
   1290c:	cmp	x21, x20
   12910:	b.ne	12930 <scols_line_link_group@@SMARTCOLS_2.34+0x1e4>  // b.any
   12914:	mov	x0, x19
   12918:	bl	12c64 <scols_line_link_group@@SMARTCOLS_2.34+0x518>
   1291c:	cbz	w0, 12928 <scols_line_link_group@@SMARTCOLS_2.34+0x1dc>
   12920:	mov	w0, #0x1                   	// #1
   12924:	b	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x1f4>
   12928:	cmp	x21, x20
   1292c:	b.eq	12964 <scols_line_link_group@@SMARTCOLS_2.34+0x218>  // b.none
   12930:	ldr	x21, [x19, #120]
   12934:	cmp	x21, x20
   12938:	b.eq	12950 <scols_line_link_group@@SMARTCOLS_2.34+0x204>  // b.none
   1293c:	mov	w0, wzr
   12940:	ldp	x20, x19, [sp, #32]
   12944:	ldp	x22, x21, [sp, #16]
   12948:	ldp	x29, x30, [sp], #48
   1294c:	ret
   12950:	mov	x0, x19
   12954:	bl	12cac <scols_line_link_group@@SMARTCOLS_2.34+0x560>
   12958:	cbz	w0, 12978 <scols_line_link_group@@SMARTCOLS_2.34+0x22c>
   1295c:	mov	w0, #0x5                   	// #5
   12960:	b	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x1f4>
   12964:	mov	x0, x19
   12968:	bl	12858 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>
   1296c:	cbz	w0, 12994 <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12970:	mov	w0, #0x3                   	// #3
   12974:	b	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x1f4>
   12978:	cmp	x21, x20
   1297c:	b.ne	1293c <scols_line_link_group@@SMARTCOLS_2.34+0x1f0>  // b.any
   12980:	mov	x0, x19
   12984:	bl	12ce0 <scols_line_link_group@@SMARTCOLS_2.34+0x594>
   12988:	cbz	w0, 1293c <scols_line_link_group@@SMARTCOLS_2.34+0x1f0>
   1298c:	mov	w0, #0x4                   	// #4
   12990:	b	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x1f4>
   12994:	cmp	x21, x20
   12998:	b.ne	12930 <scols_line_link_group@@SMARTCOLS_2.34+0x1e4>  // b.any
   1299c:	mov	x0, x19
   129a0:	bl	12c98 <scols_line_link_group@@SMARTCOLS_2.34+0x54c>
   129a4:	cbz	w0, 12930 <scols_line_link_group@@SMARTCOLS_2.34+0x1e4>
   129a8:	mov	w0, #0x2                   	// #2
   129ac:	b	12940 <scols_line_link_group@@SMARTCOLS_2.34+0x1f4>
   129b0:	stp	x29, x30, [sp, #-16]!
   129b4:	mov	x29, sp
   129b8:	tbnz	w0, #31, 129d8 <scols_line_link_group@@SMARTCOLS_2.34+0x28c>
   129bc:	cmp	w0, #0x8
   129c0:	b.cs	129f8 <scols_line_link_group@@SMARTCOLS_2.34+0x2ac>  // b.hs, b.nlast
   129c4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   129c8:	add	x8, x8, #0x5a0
   129cc:	ldr	x0, [x8, w0, sxtw #3]
   129d0:	ldp	x29, x30, [sp], #16
   129d4:	ret
   129d8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   129dc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   129e0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   129e4:	add	x0, x0, #0xea0
   129e8:	add	x1, x1, #0xeab
   129ec:	add	x3, x3, #0xec7
   129f0:	mov	w2, #0x9c                  	// #156
   129f4:	bl	8210 <__assert_fail@plt>
   129f8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   129fc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12a00:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12a04:	add	x0, x0, #0xeee
   12a08:	add	x1, x1, #0xeab
   12a0c:	add	x3, x3, #0xec7
   12a10:	mov	w2, #0x9d                  	// #157
   12a14:	bl	8210 <__assert_fail@plt>
   12a18:	stp	x29, x30, [sp, #-48]!
   12a1c:	stp	x22, x21, [sp, #16]
   12a20:	stp	x20, x19, [sp, #32]
   12a24:	ldr	x21, [x0, #152]
   12a28:	mov	x19, x0
   12a2c:	mov	x29, sp
   12a30:	cbz	x21, 12a70 <scols_line_link_group@@SMARTCOLS_2.34+0x324>
   12a34:	ldr	x9, [x19, #144]
   12a38:	mov	x8, xzr
   12a3c:	mov	x0, xzr
   12a40:	mov	x10, x21
   12a44:	add	x9, x9, x21, lsl #3
   12a48:	sub	x9, x9, #0x8
   12a4c:	ldr	x11, [x9]
   12a50:	cmp	x11, #0x0
   12a54:	csinc	x8, xzr, x8, ne  // ne = any
   12a58:	csel	x0, x9, x0, eq  // eq = none
   12a5c:	cmp	x8, #0x3
   12a60:	b.eq	12ad8 <scols_line_link_group@@SMARTCOLS_2.34+0x38c>  // b.none
   12a64:	sub	x10, x10, #0x1
   12a68:	sub	x9, x9, #0x8
   12a6c:	cbnz	x10, 12a4c <scols_line_link_group@@SMARTCOLS_2.34+0x300>
   12a70:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12a74:	ldr	x22, [x22, #4024]
   12a78:	ldrb	w8, [x22]
   12a7c:	tbnz	w8, #4, 12ae8 <scols_line_link_group@@SMARTCOLS_2.34+0x39c>
   12a80:	ldp	x0, x8, [x19, #144]
   12a84:	lsl	x8, x8, #3
   12a88:	add	x1, x8, #0x18
   12a8c:	bl	7b20 <realloc@plt>
   12a90:	cbz	x0, 12ad8 <scols_line_link_group@@SMARTCOLS_2.34+0x38c>
   12a94:	str	x0, [x19, #144]
   12a98:	cbz	x21, 12abc <scols_line_link_group@@SMARTCOLS_2.34+0x370>
   12a9c:	ldrb	w8, [x22]
   12aa0:	tbnz	w8, #4, 12b3c <scols_line_link_group@@SMARTCOLS_2.34+0x3f0>
   12aa4:	ldp	x1, x8, [x19, #144]
   12aa8:	add	x0, x1, #0x18
   12aac:	lsl	x2, x8, #3
   12ab0:	bl	7420 <memmove@plt>
   12ab4:	ldr	x0, [x19, #144]
   12ab8:	b	12ac4 <scols_line_link_group@@SMARTCOLS_2.34+0x378>
   12abc:	ldr	x8, [x19, #152]
   12ac0:	add	x0, x0, x8, lsl #3
   12ac4:	stp	xzr, xzr, [x0]
   12ac8:	str	xzr, [x0, #16]
   12acc:	ldr	x8, [x19, #152]
   12ad0:	add	x8, x8, #0x3
   12ad4:	str	x8, [x19, #152]
   12ad8:	ldp	x20, x19, [sp, #32]
   12adc:	ldp	x22, x21, [sp, #16]
   12ae0:	ldp	x29, x30, [sp], #48
   12ae4:	ret
   12ae8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12aec:	ldr	x8, [x8, #4016]
   12af0:	ldr	x20, [x8]
   12af4:	bl	7860 <getpid@plt>
   12af8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12afc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12b00:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12b04:	mov	w2, w0
   12b08:	add	x1, x1, #0xd83
   12b0c:	add	x3, x3, #0xd91
   12b10:	add	x4, x4, #0xe2e
   12b14:	mov	x0, x20
   12b18:	bl	8350 <fprintf@plt>
   12b1c:	ldr	x2, [x19, #152]
   12b20:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12b24:	add	x1, x1, #0xf15
   12b28:	mov	w4, #0x1                   	// #1
   12b2c:	add	x3, x2, #0x3
   12b30:	mov	x0, x19
   12b34:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12b38:	b	12a80 <scols_line_link_group@@SMARTCOLS_2.34+0x334>
   12b3c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12b40:	ldr	x8, [x8, #4016]
   12b44:	ldr	x20, [x8]
   12b48:	bl	7860 <getpid@plt>
   12b4c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12b50:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12b54:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12b58:	mov	w2, w0
   12b5c:	add	x1, x1, #0xd83
   12b60:	add	x3, x3, #0xd91
   12b64:	add	x4, x4, #0xe2e
   12b68:	mov	x0, x20
   12b6c:	bl	8350 <fprintf@plt>
   12b70:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12b74:	add	x1, x1, #0xf4f
   12b78:	mov	x0, x19
   12b7c:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12b80:	b	12aa4 <scols_line_link_group@@SMARTCOLS_2.34+0x358>
   12b84:	ldr	x9, [x0, #152]
   12b88:	cbz	x9, 12bb8 <scols_line_link_group@@SMARTCOLS_2.34+0x46c>
   12b8c:	mov	x8, x0
   12b90:	ldr	x0, [x0, #144]
   12b94:	mov	x9, xzr
   12b98:	ldr	x10, [x0]
   12b9c:	cmp	x10, x1
   12ba0:	b.eq	12bbc <scols_line_link_group@@SMARTCOLS_2.34+0x470>  // b.none
   12ba4:	ldr	x10, [x8, #152]
   12ba8:	add	x9, x9, #0x1
   12bac:	add	x0, x0, #0x8
   12bb0:	cmp	x9, x10
   12bb4:	b.cc	12b98 <scols_line_link_group@@SMARTCOLS_2.34+0x44c>  // b.lo, b.ul, b.last
   12bb8:	mov	x0, xzr
   12bbc:	ret
   12bc0:	stp	x29, x30, [sp, #-48]!
   12bc4:	stp	x22, x21, [sp, #16]
   12bc8:	stp	x20, x19, [sp, #32]
   12bcc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12bd0:	ldr	x8, [x8, #4024]
   12bd4:	mov	x19, x2
   12bd8:	mov	w20, w1
   12bdc:	mov	x21, x0
   12be0:	ldrb	w8, [x8]
   12be4:	mov	x29, sp
   12be8:	tbnz	w8, #7, 12c1c <scols_line_link_group@@SMARTCOLS_2.34+0x4d0>
   12bec:	cmp	w20, #0x0
   12bf0:	mov	x8, xzr
   12bf4:	csel	x9, xzr, x19, eq  // eq = none
   12bf8:	str	x9, [x21, x8]
   12bfc:	add	x8, x8, #0x8
   12c00:	cmp	x8, #0x18
   12c04:	b.ne	12bf8 <scols_line_link_group@@SMARTCOLS_2.34+0x4ac>  // b.any
   12c08:	str	w20, [x19, #64]
   12c0c:	ldp	x20, x19, [sp, #32]
   12c10:	ldp	x22, x21, [sp, #16]
   12c14:	ldp	x29, x30, [sp], #48
   12c18:	ret
   12c1c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12c20:	ldr	x8, [x8, #4016]
   12c24:	ldr	x22, [x8]
   12c28:	bl	7860 <getpid@plt>
   12c2c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12c30:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12c34:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12c38:	mov	w2, w0
   12c3c:	add	x1, x1, #0xd83
   12c40:	add	x3, x3, #0xd91
   12c44:	add	x4, x4, #0xbd4
   12c48:	mov	x0, x22
   12c4c:	bl	8350 <fprintf@plt>
   12c50:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12c54:	add	x1, x1, #0xf68
   12c58:	mov	x0, x19
   12c5c:	bl	1180c <scols_get_library_version@@SMARTCOLS_2.25+0x1798>
   12c60:	b	12bec <scols_line_link_group@@SMARTCOLS_2.34+0x4a0>
   12c64:	stp	x29, x30, [sp, #-16]!
   12c68:	mov	x29, sp
   12c6c:	cbz	x0, 12c84 <scols_line_link_group@@SMARTCOLS_2.34+0x538>
   12c70:	ldr	x8, [x0, #128]
   12c74:	cbz	x8, 12c8c <scols_line_link_group@@SMARTCOLS_2.34+0x540>
   12c78:	add	x0, x0, #0x60
   12c7c:	add	x1, x8, #0x10
   12c80:	bl	12cf4 <scols_line_link_group@@SMARTCOLS_2.34+0x5a8>
   12c84:	ldp	x29, x30, [sp], #16
   12c88:	ret
   12c8c:	mov	w0, wzr
   12c90:	ldp	x29, x30, [sp], #16
   12c94:	ret
   12c98:	cbz	x0, 12ca8 <scols_line_link_group@@SMARTCOLS_2.34+0x55c>
   12c9c:	ldr	x8, [x0, #128]
   12ca0:	cmp	x8, #0x0
   12ca4:	cset	w0, ne  // ne = any
   12ca8:	ret
   12cac:	stp	x29, x30, [sp, #-16]!
   12cb0:	mov	x29, sp
   12cb4:	cbz	x0, 12ccc <scols_line_link_group@@SMARTCOLS_2.34+0x580>
   12cb8:	ldr	x8, [x0, #120]
   12cbc:	cbz	x8, 12cd4 <scols_line_link_group@@SMARTCOLS_2.34+0x588>
   12cc0:	add	x0, x0, #0x50
   12cc4:	add	x1, x8, #0x20
   12cc8:	bl	1288c <scols_line_link_group@@SMARTCOLS_2.34+0x140>
   12ccc:	ldp	x29, x30, [sp], #16
   12cd0:	ret
   12cd4:	mov	w0, wzr
   12cd8:	ldp	x29, x30, [sp], #16
   12cdc:	ret
   12ce0:	cbz	x0, 12cf0 <scols_line_link_group@@SMARTCOLS_2.34+0x5a4>
   12ce4:	ldr	x8, [x0, #120]
   12ce8:	cmp	x8, #0x0
   12cec:	cset	w0, ne  // ne = any
   12cf0:	ret
   12cf4:	ldr	x8, [x1]
   12cf8:	cmp	x8, x0
   12cfc:	cset	w0, eq  // eq = none
   12d00:	ret
   12d04:	str	x0, [x2, #8]
   12d08:	stp	x2, x1, [x0]
   12d0c:	str	x0, [x1]
   12d10:	ret
   12d14:	stp	x29, x30, [sp, #-48]!
   12d18:	stp	x20, x19, [sp, #32]
   12d1c:	ldrb	w8, [x0, #249]
   12d20:	str	x21, [sp, #16]
   12d24:	mov	x29, sp
   12d28:	tbz	w8, #2, 12d48 <scols_line_link_group@@SMARTCOLS_2.34+0x5fc>
   12d2c:	ldr	x8, [x0, #160]
   12d30:	mov	x20, x0
   12d34:	cbnz	x8, 12d48 <scols_line_link_group@@SMARTCOLS_2.34+0x5fc>
   12d38:	mov	x0, x1
   12d3c:	mov	x19, x1
   12d40:	bl	12e7c <scols_line_link_group@@SMARTCOLS_2.34+0x730>
   12d44:	cbz	w0, 12d5c <scols_line_link_group@@SMARTCOLS_2.34+0x610>
   12d48:	mov	w0, wzr
   12d4c:	ldp	x20, x19, [sp, #32]
   12d50:	ldr	x21, [sp, #16]
   12d54:	ldp	x29, x30, [sp], #48
   12d58:	ret
   12d5c:	mov	x0, x19
   12d60:	bl	12ea0 <scols_line_link_group@@SMARTCOLS_2.34+0x754>
   12d64:	cbz	w0, 12d78 <scols_line_link_group@@SMARTCOLS_2.34+0x62c>
   12d68:	mov	x0, x20
   12d6c:	mov	x1, x19
   12d70:	bl	12ec4 <scols_line_link_group@@SMARTCOLS_2.34+0x778>
   12d74:	cbz	w0, 12d4c <scols_line_link_group@@SMARTCOLS_2.34+0x600>
   12d78:	mov	x0, x19
   12d7c:	bl	12ee4 <scols_line_link_group@@SMARTCOLS_2.34+0x798>
   12d80:	cbz	w0, 12d9c <scols_line_link_group@@SMARTCOLS_2.34+0x650>
   12d84:	mov	x0, x19
   12d88:	bl	12ef8 <scols_line_link_group@@SMARTCOLS_2.34+0x7ac>
   12d8c:	cbz	w0, 12d4c <scols_line_link_group@@SMARTCOLS_2.34+0x600>
   12d90:	mov	x0, x19
   12d94:	bl	12f2c <scols_line_link_group@@SMARTCOLS_2.34+0x7e0>
   12d98:	cbnz	w0, 12d48 <scols_line_link_group@@SMARTCOLS_2.34+0x5fc>
   12d9c:	mov	x0, x19
   12da0:	bl	12f64 <scols_line_link_group@@SMARTCOLS_2.34+0x818>
   12da4:	cbz	w0, 12e04 <scols_line_link_group@@SMARTCOLS_2.34+0x6b8>
   12da8:	mov	x0, x19
   12dac:	bl	12f78 <scols_line_link_group@@SMARTCOLS_2.34+0x82c>
   12db0:	cbz	w0, 12d4c <scols_line_link_group@@SMARTCOLS_2.34+0x600>
   12db4:	ldr	x8, [x19, #112]
   12db8:	b	12dc4 <scols_line_link_group@@SMARTCOLS_2.34+0x678>
   12dbc:	ldr	x8, [x21, #112]
   12dc0:	cbz	x8, 12de8 <scols_line_link_group@@SMARTCOLS_2.34+0x69c>
   12dc4:	mov	x21, x8
   12dc8:	cbz	x8, 12de8 <scols_line_link_group@@SMARTCOLS_2.34+0x69c>
   12dcc:	mov	x0, x21
   12dd0:	bl	12f64 <scols_line_link_group@@SMARTCOLS_2.34+0x818>
   12dd4:	cbz	w0, 12dbc <scols_line_link_group@@SMARTCOLS_2.34+0x670>
   12dd8:	mov	x0, x21
   12ddc:	bl	12f78 <scols_line_link_group@@SMARTCOLS_2.34+0x82c>
   12de0:	cbnz	w0, 12dbc <scols_line_link_group@@SMARTCOLS_2.34+0x670>
   12de4:	b	12d4c <scols_line_link_group@@SMARTCOLS_2.34+0x600>
   12de8:	mov	x0, x21
   12dec:	bl	12ea0 <scols_line_link_group@@SMARTCOLS_2.34+0x754>
   12df0:	cbz	w0, 12e04 <scols_line_link_group@@SMARTCOLS_2.34+0x6b8>
   12df4:	mov	x0, x20
   12df8:	mov	x1, x21
   12dfc:	bl	12ec4 <scols_line_link_group@@SMARTCOLS_2.34+0x778>
   12e00:	cbz	w0, 12d4c <scols_line_link_group@@SMARTCOLS_2.34+0x600>
   12e04:	mov	x0, x19
   12e08:	bl	12fac <scols_line_link_group@@SMARTCOLS_2.34+0x860>
   12e0c:	cbz	w0, 12e1c <scols_line_link_group@@SMARTCOLS_2.34+0x6d0>
   12e10:	mov	x0, x19
   12e14:	bl	12fc0 <scols_line_link_group@@SMARTCOLS_2.34+0x874>
   12e18:	cbz	w0, 12d4c <scols_line_link_group@@SMARTCOLS_2.34+0x600>
   12e1c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12e20:	ldr	x8, [x8, #4024]
   12e24:	ldrb	w8, [x8]
   12e28:	tbnz	w8, #3, 12e34 <scols_line_link_group@@SMARTCOLS_2.34+0x6e8>
   12e2c:	mov	w0, #0x1                   	// #1
   12e30:	b	12d4c <scols_line_link_group@@SMARTCOLS_2.34+0x600>
   12e34:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   12e38:	ldr	x8, [x8, #4016]
   12e3c:	ldr	x20, [x8]
   12e40:	bl	7860 <getpid@plt>
   12e44:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12e48:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12e4c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   12e50:	mov	w2, w0
   12e54:	add	x1, x1, #0xd83
   12e58:	add	x3, x3, #0xd91
   12e5c:	add	x4, x4, #0xdd9
   12e60:	mov	x0, x20
   12e64:	bl	8350 <fprintf@plt>
   12e68:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   12e6c:	add	x1, x1, #0xfb0
   12e70:	mov	x0, x19
   12e74:	bl	12ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>
   12e78:	b	12e2c <scols_line_link_group@@SMARTCOLS_2.34+0x6e0>
   12e7c:	cbz	x0, 12e9c <scols_line_link_group@@SMARTCOLS_2.34+0x750>
   12e80:	stp	x29, x30, [sp, #-16]!
   12e84:	add	x0, x0, #0x40
   12e88:	mov	x29, sp
   12e8c:	bl	13670 <scols_line_link_group@@SMARTCOLS_2.34+0xf24>
   12e90:	cmp	w0, #0x0
   12e94:	cset	w0, eq  // eq = none
   12e98:	ldp	x29, x30, [sp], #16
   12e9c:	ret
   12ea0:	cbz	x0, 12ec0 <scols_line_link_group@@SMARTCOLS_2.34+0x774>
   12ea4:	ldr	x8, [x0, #112]
   12ea8:	cbz	x8, 12eb4 <scols_line_link_group@@SMARTCOLS_2.34+0x768>
   12eac:	mov	w0, wzr
   12eb0:	ret
   12eb4:	ldr	x8, [x0, #120]
   12eb8:	cmp	x8, #0x0
   12ebc:	cset	w0, eq  // eq = none
   12ec0:	ret
   12ec4:	cbz	x0, 12edc <scols_line_link_group@@SMARTCOLS_2.34+0x790>
   12ec8:	cbz	x1, 12edc <scols_line_link_group@@SMARTCOLS_2.34+0x790>
   12ecc:	ldr	x8, [x0, #168]
   12ed0:	cmp	x8, x1
   12ed4:	cset	w0, eq  // eq = none
   12ed8:	ret
   12edc:	mov	w0, wzr
   12ee0:	ret
   12ee4:	cbz	x0, 12ef4 <scols_line_link_group@@SMARTCOLS_2.34+0x7a8>
   12ee8:	ldr	x8, [x0, #128]
   12eec:	cmp	x8, #0x0
   12ef0:	cset	w0, ne  // ne = any
   12ef4:	ret
   12ef8:	stp	x29, x30, [sp, #-16]!
   12efc:	mov	x29, sp
   12f00:	cbz	x0, 12f18 <scols_line_link_group@@SMARTCOLS_2.34+0x7cc>
   12f04:	ldr	x8, [x0, #128]
   12f08:	cbz	x8, 12f20 <scols_line_link_group@@SMARTCOLS_2.34+0x7d4>
   12f0c:	add	x0, x0, #0x60
   12f10:	add	x1, x8, #0x10
   12f14:	bl	13680 <scols_line_link_group@@SMARTCOLS_2.34+0xf34>
   12f18:	ldp	x29, x30, [sp], #16
   12f1c:	ret
   12f20:	mov	w0, wzr
   12f24:	ldp	x29, x30, [sp], #16
   12f28:	ret
   12f2c:	stp	x29, x30, [sp, #-16]!
   12f30:	mov	x29, sp
   12f34:	cbz	x0, 12f50 <scols_line_link_group@@SMARTCOLS_2.34+0x804>
   12f38:	ldr	x8, [x0, #128]
   12f3c:	cbz	x8, 12f58 <scols_line_link_group@@SMARTCOLS_2.34+0x80c>
   12f40:	add	x0, x8, #0x20
   12f44:	bl	13670 <scols_line_link_group@@SMARTCOLS_2.34+0xf24>
   12f48:	cmp	w0, #0x0
   12f4c:	cset	w0, eq  // eq = none
   12f50:	ldp	x29, x30, [sp], #16
   12f54:	ret
   12f58:	mov	w0, wzr
   12f5c:	ldp	x29, x30, [sp], #16
   12f60:	ret
   12f64:	cbz	x0, 12f74 <scols_line_link_group@@SMARTCOLS_2.34+0x828>
   12f68:	ldr	x8, [x0, #112]
   12f6c:	cmp	x8, #0x0
   12f70:	cset	w0, ne  // ne = any
   12f74:	ret
   12f78:	stp	x29, x30, [sp, #-16]!
   12f7c:	mov	x29, sp
   12f80:	cbz	x0, 12f98 <scols_line_link_group@@SMARTCOLS_2.34+0x84c>
   12f84:	ldr	x8, [x0, #112]
   12f88:	cbz	x8, 12fa0 <scols_line_link_group@@SMARTCOLS_2.34+0x854>
   12f8c:	add	x0, x0, #0x50
   12f90:	add	x1, x8, #0x40
   12f94:	bl	13680 <scols_line_link_group@@SMARTCOLS_2.34+0xf34>
   12f98:	ldp	x29, x30, [sp], #16
   12f9c:	ret
   12fa0:	mov	w0, wzr
   12fa4:	ldp	x29, x30, [sp], #16
   12fa8:	ret
   12fac:	cbz	x0, 12fbc <scols_line_link_group@@SMARTCOLS_2.34+0x870>
   12fb0:	ldr	x8, [x0, #120]
   12fb4:	cmp	x8, #0x0
   12fb8:	cset	w0, ne  // ne = any
   12fbc:	ret
   12fc0:	stp	x29, x30, [sp, #-16]!
   12fc4:	mov	x29, sp
   12fc8:	cbz	x0, 12fe0 <scols_line_link_group@@SMARTCOLS_2.34+0x894>
   12fcc:	ldr	x8, [x0, #120]
   12fd0:	cbz	x8, 12fe8 <scols_line_link_group@@SMARTCOLS_2.34+0x89c>
   12fd4:	add	x0, x0, #0x50
   12fd8:	add	x1, x8, #0x20
   12fdc:	bl	13680 <scols_line_link_group@@SMARTCOLS_2.34+0xf34>
   12fe0:	ldp	x29, x30, [sp], #16
   12fe4:	ret
   12fe8:	mov	w0, wzr
   12fec:	ldp	x29, x30, [sp], #16
   12ff0:	ret
   12ff4:	sub	sp, sp, #0x120
   12ff8:	stp	x29, x30, [sp, #240]
   12ffc:	add	x29, sp, #0xf0
   13000:	str	x28, [sp, #256]
   13004:	stp	x20, x19, [sp, #272]
   13008:	stp	x2, x3, [x29, #-112]
   1300c:	stp	x4, x5, [x29, #-96]
   13010:	stp	x6, x7, [x29, #-80]
   13014:	stp	q1, q2, [sp, #16]
   13018:	stp	q3, q4, [sp, #48]
   1301c:	str	q0, [sp]
   13020:	stp	q5, q6, [sp, #80]
   13024:	str	q7, [sp, #112]
   13028:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1302c:	ldr	x20, [x20, #4016]
   13030:	mov	x19, x1
   13034:	cbz	x0, 13060 <scols_line_link_group@@SMARTCOLS_2.34+0x914>
   13038:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1303c:	ldr	x9, [x9, #4024]
   13040:	ldrb	w9, [x9, #3]
   13044:	tbnz	w9, #0, 13060 <scols_line_link_group@@SMARTCOLS_2.34+0x914>
   13048:	mov	x8, x0
   1304c:	ldr	x0, [x20]
   13050:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13054:	add	x1, x1, #0xda8
   13058:	mov	x2, x8
   1305c:	bl	8350 <fprintf@plt>
   13060:	mov	x8, #0xffffffffffffffd0    	// #-48
   13064:	mov	x10, sp
   13068:	sub	x11, x29, #0x70
   1306c:	movk	x8, #0xff80, lsl #32
   13070:	add	x9, x29, #0x30
   13074:	add	x10, x10, #0x80
   13078:	add	x11, x11, #0x30
   1307c:	stp	x10, x8, [x29, #-16]
   13080:	stp	x9, x11, [x29, #-32]
   13084:	ldp	q0, q1, [x29, #-32]
   13088:	ldr	x0, [x20]
   1308c:	sub	x2, x29, #0x40
   13090:	mov	x1, x19
   13094:	stp	q0, q1, [x29, #-64]
   13098:	bl	81f0 <vfprintf@plt>
   1309c:	ldr	x1, [x20]
   130a0:	mov	w0, #0xa                   	// #10
   130a4:	bl	7700 <fputc@plt>
   130a8:	ldp	x20, x19, [sp, #272]
   130ac:	ldr	x28, [sp, #256]
   130b0:	ldp	x29, x30, [sp, #240]
   130b4:	add	sp, sp, #0x120
   130b8:	ret
   130bc:	sub	sp, sp, #0x80
   130c0:	stp	x29, x30, [sp, #32]
   130c4:	stp	x28, x27, [sp, #48]
   130c8:	stp	x26, x25, [sp, #64]
   130cc:	stp	x24, x23, [sp, #80]
   130d0:	stp	x22, x21, [sp, #96]
   130d4:	stp	x20, x19, [sp, #112]
   130d8:	add	x29, sp, #0x20
   130dc:	cbz	x0, 13408 <scols_line_link_group@@SMARTCOLS_2.34+0xcbc>
   130e0:	adrp	x27, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   130e4:	ldr	x27, [x27, #4024]
   130e8:	mov	x20, x3
   130ec:	mov	x21, x2
   130f0:	mov	x22, x1
   130f4:	ldrb	w8, [x27]
   130f8:	mov	x19, x0
   130fc:	tbnz	w8, #4, 13374 <scols_line_link_group@@SMARTCOLS_2.34+0xc28>
   13100:	mov	x24, x19
   13104:	str	xzr, [x24, #160]!
   13108:	ldrh	w8, [x19, #248]
   1310c:	mov	x0, x19
   13110:	str	xzr, [x19, #168]
   13114:	and	w8, w8, #0xfffffbff
   13118:	strh	w8, [x19, #248]
   1311c:	bl	13428 <scols_line_link_group@@SMARTCOLS_2.34+0xcdc>
   13120:	cbz	w0, 1312c <scols_line_link_group@@SMARTCOLS_2.34+0x9e0>
   13124:	mov	x0, x19
   13128:	bl	12244 <scols_get_library_version@@SMARTCOLS_2.25+0x21d0>
   1312c:	mov	x0, sp
   13130:	mov	w1, wzr
   13134:	bl	75c0 <scols_reset_iter@plt>
   13138:	mov	x1, sp
   1313c:	sub	x2, x29, #0x8
   13140:	mov	x0, x19
   13144:	bl	7f60 <scols_table_next_line@plt>
   13148:	cbnz	w0, 13184 <scols_line_link_group@@SMARTCOLS_2.34+0xa38>
   1314c:	ldr	x8, [x19, #168]
   13150:	cbnz	x8, 1315c <scols_line_link_group@@SMARTCOLS_2.34+0xa10>
   13154:	ldur	x8, [x29, #-8]
   13158:	str	x8, [x19, #168]
   1315c:	ldur	x23, [x29, #-8]
   13160:	mov	x0, x23
   13164:	bl	12f64 <scols_line_link_group@@SMARTCOLS_2.34+0x818>
   13168:	cbnz	w0, 13138 <scols_line_link_group@@SMARTCOLS_2.34+0x9ec>
   1316c:	mov	x0, x23
   13170:	bl	12fac <scols_line_link_group@@SMARTCOLS_2.34+0x860>
   13174:	cbnz	w0, 13138 <scols_line_link_group@@SMARTCOLS_2.34+0x9ec>
   13178:	ldur	x8, [x29, #-8]
   1317c:	str	x8, [x19, #168]
   13180:	b	13138 <scols_line_link_group@@SMARTCOLS_2.34+0x9ec>
   13184:	mov	x0, sp
   13188:	mov	w1, wzr
   1318c:	bl	75c0 <scols_reset_iter@plt>
   13190:	mov	x1, sp
   13194:	sub	x2, x29, #0x8
   13198:	mov	x0, x19
   1319c:	bl	7f60 <scols_table_next_line@plt>
   131a0:	mov	w28, wzr
   131a4:	cbz	w0, 131e4 <scols_line_link_group@@SMARTCOLS_2.34+0xa98>
   131a8:	ldrh	w8, [x19, #248]
   131ac:	str	xzr, [x19, #160]
   131b0:	and	w8, w8, #0xfffffbff
   131b4:	strh	w8, [x19, #248]
   131b8:	ldrb	w8, [x27]
   131bc:	tbnz	w8, #4, 133bc <scols_line_link_group@@SMARTCOLS_2.34+0xc70>
   131c0:	mov	w0, w28
   131c4:	ldp	x20, x19, [sp, #112]
   131c8:	ldp	x22, x21, [sp, #96]
   131cc:	ldp	x24, x23, [sp, #80]
   131d0:	ldp	x26, x25, [sp, #64]
   131d4:	ldp	x28, x27, [sp, #48]
   131d8:	ldp	x29, x30, [sp, #32]
   131dc:	add	sp, sp, #0x80
   131e0:	ret
   131e4:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   131e8:	add	x25, x25, #0xdd9
   131ec:	ldur	x1, [x29, #-8]
   131f0:	ldr	x8, [x1, #112]
   131f4:	cbnz	x8, 13200 <scols_line_link_group@@SMARTCOLS_2.34+0xab4>
   131f8:	ldr	x8, [x1, #120]
   131fc:	cbz	x8, 13220 <scols_line_link_group@@SMARTCOLS_2.34+0xad4>
   13200:	mov	w28, wzr
   13204:	cbnz	w28, 131a8 <scols_line_link_group@@SMARTCOLS_2.34+0xa5c>
   13208:	mov	x1, sp
   1320c:	sub	x2, x29, #0x8
   13210:	mov	x0, x19
   13214:	bl	7f60 <scols_table_next_line@plt>
   13218:	cbz	w0, 131ec <scols_line_link_group@@SMARTCOLS_2.34+0xaa0>
   1321c:	b	131a8 <scols_line_link_group@@SMARTCOLS_2.34+0xa5c>
   13220:	ldr	x8, [x19, #168]
   13224:	cmp	x8, x1
   13228:	b.ne	13238 <scols_line_link_group@@SMARTCOLS_2.34+0xaec>  // b.any
   1322c:	ldrh	w8, [x19, #248]
   13230:	orr	w8, w8, #0x400
   13234:	strh	w8, [x19, #248]
   13238:	mov	x0, x19
   1323c:	mov	x2, x22
   13240:	mov	x3, x21
   13244:	mov	x4, x20
   13248:	bl	1344c <scols_line_link_group@@SMARTCOLS_2.34+0xd00>
   1324c:	mov	w28, w0
   13250:	b	13260 <scols_line_link_group@@SMARTCOLS_2.34+0xb14>
   13254:	mov	w28, wzr
   13258:	mov	w8, #0x1                   	// #1
   1325c:	tbz	w8, #0, 13204 <scols_line_link_group@@SMARTCOLS_2.34+0xab8>
   13260:	cbnz	w28, 13204 <scols_line_link_group@@SMARTCOLS_2.34+0xab8>
   13264:	ldr	x8, [x24]
   13268:	cbz	x8, 13200 <scols_line_link_group@@SMARTCOLS_2.34+0xab4>
   1326c:	mov	x0, x19
   13270:	bl	123e4 <scols_get_library_version@@SMARTCOLS_2.25+0x2370>
   13274:	ldrb	w8, [x27]
   13278:	mov	x26, x0
   1327c:	tbnz	w8, #3, 132cc <scols_line_link_group@@SMARTCOLS_2.34+0xb80>
   13280:	cbz	x26, 13314 <scols_line_link_group@@SMARTCOLS_2.34+0xbc8>
   13284:	ldr	x8, [x24]
   13288:	sub	x8, x8, #0x1
   1328c:	str	x8, [x24]
   13290:	ldr	x23, [x26, #32]!
   13294:	cmp	x23, x26
   13298:	b.eq	13254 <scols_line_link_group@@SMARTCOLS_2.34+0xb08>  // b.none
   1329c:	sub	x1, x23, #0x50
   132a0:	mov	x0, x19
   132a4:	mov	x2, x22
   132a8:	mov	x3, x21
   132ac:	mov	x4, x20
   132b0:	bl	1344c <scols_line_link_group@@SMARTCOLS_2.34+0xd00>
   132b4:	mov	w28, w0
   132b8:	cbnz	w0, 13258 <scols_line_link_group@@SMARTCOLS_2.34+0xb0c>
   132bc:	ldr	x23, [x23]
   132c0:	cmp	x23, x26
   132c4:	b.ne	1329c <scols_line_link_group@@SMARTCOLS_2.34+0xb50>  // b.any
   132c8:	b	13258 <scols_line_link_group@@SMARTCOLS_2.34+0xb0c>
   132cc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   132d0:	ldr	x8, [x8, #4016]
   132d4:	ldr	x28, [x8]
   132d8:	bl	7860 <getpid@plt>
   132dc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   132e0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   132e4:	mov	w2, w0
   132e8:	mov	x0, x28
   132ec:	add	x1, x1, #0xd83
   132f0:	add	x3, x3, #0xd91
   132f4:	mov	x4, x25
   132f8:	bl	8350 <fprintf@plt>
   132fc:	ldur	x0, [x29, #-8]
   13300:	ldr	x2, [x24]
   13304:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13308:	add	x1, x1, #0x8f
   1330c:	bl	12ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>
   13310:	cbnz	x26, 13284 <scols_line_link_group@@SMARTCOLS_2.34+0xb38>
   13314:	ldrb	w8, [x27]
   13318:	tbnz	w8, #3, 13330 <scols_line_link_group@@SMARTCOLS_2.34+0xbe4>
   1331c:	mov	w28, wzr
   13320:	mov	w8, wzr
   13324:	str	xzr, [x24]
   13328:	tbnz	wzr, #0, 13260 <scols_line_link_group@@SMARTCOLS_2.34+0xb14>
   1332c:	b	13204 <scols_line_link_group@@SMARTCOLS_2.34+0xab8>
   13330:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13334:	ldr	x8, [x8, #4016]
   13338:	ldr	x26, [x8]
   1333c:	bl	7860 <getpid@plt>
   13340:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13344:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13348:	mov	w2, w0
   1334c:	mov	x0, x26
   13350:	add	x1, x1, #0xd83
   13354:	add	x3, x3, #0xd91
   13358:	mov	x4, x25
   1335c:	bl	8350 <fprintf@plt>
   13360:	ldur	x0, [x29, #-8]
   13364:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13368:	add	x1, x1, #0xb2
   1336c:	bl	12ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>
   13370:	b	1331c <scols_line_link_group@@SMARTCOLS_2.34+0xbd0>
   13374:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13378:	ldr	x8, [x8, #4016]
   1337c:	ldr	x23, [x8]
   13380:	bl	7860 <getpid@plt>
   13384:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13388:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1338c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13390:	mov	w2, w0
   13394:	add	x1, x1, #0xd83
   13398:	add	x3, x3, #0xd91
   1339c:	add	x4, x4, #0xe2e
   133a0:	mov	x0, x23
   133a4:	bl	8350 <fprintf@plt>
   133a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   133ac:	add	x1, x1, #0x81
   133b0:	mov	x0, x19
   133b4:	bl	12ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>
   133b8:	b	13100 <scols_line_link_group@@SMARTCOLS_2.34+0x9b4>
   133bc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   133c0:	ldr	x8, [x8, #4016]
   133c4:	ldr	x20, [x8]
   133c8:	bl	7860 <getpid@plt>
   133cc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   133d0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   133d4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   133d8:	mov	w2, w0
   133dc:	add	x1, x1, #0xd83
   133e0:	add	x3, x3, #0xd91
   133e4:	add	x4, x4, #0xe2e
   133e8:	mov	x0, x20
   133ec:	bl	8350 <fprintf@plt>
   133f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   133f4:	add	x1, x1, #0xd9
   133f8:	mov	x0, x19
   133fc:	mov	w2, w28
   13400:	bl	12ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>
   13404:	b	131c0 <scols_line_link_group@@SMARTCOLS_2.34+0xa74>
   13408:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1340c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   13410:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   13414:	add	x0, x0, #0xeb3
   13418:	add	x1, x1, #0xfbe
   1341c:	add	x3, x3, #0xfd6
   13420:	mov	w2, #0x5c                  	// #92
   13424:	bl	8210 <__assert_fail@plt>
   13428:	cbz	x0, 13448 <scols_line_link_group@@SMARTCOLS_2.34+0xcfc>
   1342c:	stp	x29, x30, [sp, #-16]!
   13430:	add	x0, x0, #0x80
   13434:	mov	x29, sp
   13438:	bl	13670 <scols_line_link_group@@SMARTCOLS_2.34+0xf24>
   1343c:	cmp	w0, #0x0
   13440:	cset	w0, eq  // eq = none
   13444:	ldp	x29, x30, [sp], #16
   13448:	ret
   1344c:	stp	x29, x30, [sp, #-96]!
   13450:	str	x27, [sp, #16]
   13454:	stp	x26, x25, [sp, #32]
   13458:	stp	x24, x23, [sp, #48]
   1345c:	stp	x22, x21, [sp, #64]
   13460:	stp	x20, x19, [sp, #80]
   13464:	adrp	x25, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13468:	ldr	x25, [x25, #4024]
   1346c:	mov	x20, x4
   13470:	mov	x21, x3
   13474:	mov	x22, x2
   13478:	ldrb	w8, [x25]
   1347c:	mov	x19, x1
   13480:	mov	x23, x0
   13484:	mov	x29, sp
   13488:	tbnz	w8, #3, 135e0 <scols_line_link_group@@SMARTCOLS_2.34+0xe94>
   1348c:	mov	x0, x19
   13490:	bl	12ee4 <scols_line_link_group@@SMARTCOLS_2.34+0x798>
   13494:	cbz	w0, 134bc <scols_line_link_group@@SMARTCOLS_2.34+0xd70>
   13498:	mov	x0, x19
   1349c:	bl	12ef8 <scols_line_link_group@@SMARTCOLS_2.34+0x7ac>
   134a0:	cbz	w0, 134bc <scols_line_link_group@@SMARTCOLS_2.34+0xd70>
   134a4:	mov	x0, x19
   134a8:	bl	12f2c <scols_line_link_group@@SMARTCOLS_2.34+0x7e0>
   134ac:	cbz	w0, 134bc <scols_line_link_group@@SMARTCOLS_2.34+0xd70>
   134b0:	ldr	x8, [x23, #160]
   134b4:	add	x8, x8, #0x1
   134b8:	str	x8, [x23, #160]
   134bc:	mov	x0, x23
   134c0:	bl	13428 <scols_line_link_group@@SMARTCOLS_2.34+0xcdc>
   134c4:	cbz	w0, 134e4 <scols_line_link_group@@SMARTCOLS_2.34+0xd98>
   134c8:	mov	x0, x23
   134cc:	mov	x1, x19
   134d0:	bl	11ce8 <scols_get_library_version@@SMARTCOLS_2.25+0x1c74>
   134d4:	mov	w24, w0
   134d8:	cbz	w24, 134ec <scols_line_link_group@@SMARTCOLS_2.34+0xda0>
   134dc:	cbnz	w24, 13560 <scols_line_link_group@@SMARTCOLS_2.34+0xe14>
   134e0:	b	13508 <scols_line_link_group@@SMARTCOLS_2.34+0xdbc>
   134e4:	mov	w24, wzr
   134e8:	cbnz	w24, 134dc <scols_line_link_group@@SMARTCOLS_2.34+0xd90>
   134ec:	mov	x0, x23
   134f0:	mov	x1, x19
   134f4:	mov	x2, x22
   134f8:	mov	x3, x20
   134fc:	blr	x21
   13500:	mov	w24, w0
   13504:	cbnz	w24, 13560 <scols_line_link_group@@SMARTCOLS_2.34+0xe14>
   13508:	mov	x0, x19
   1350c:	bl	12e7c <scols_line_link_group@@SMARTCOLS_2.34+0x730>
   13510:	cbz	w0, 1355c <scols_line_link_group@@SMARTCOLS_2.34+0xe10>
   13514:	ldrb	w8, [x25]
   13518:	tbnz	w8, #3, 13628 <scols_line_link_group@@SMARTCOLS_2.34+0xedc>
   1351c:	mov	x26, x19
   13520:	ldr	x27, [x26, #64]!
   13524:	cmp	x27, x26
   13528:	b.eq	13588 <scols_line_link_group@@SMARTCOLS_2.34+0xe3c>  // b.none
   1352c:	sub	x1, x27, #0x50
   13530:	mov	x0, x23
   13534:	mov	x2, x22
   13538:	mov	x3, x21
   1353c:	mov	x4, x20
   13540:	bl	1344c <scols_line_link_group@@SMARTCOLS_2.34+0xd00>
   13544:	mov	w24, w0
   13548:	cbnz	w0, 13560 <scols_line_link_group@@SMARTCOLS_2.34+0xe14>
   1354c:	ldr	x27, [x27]
   13550:	cmp	x27, x26
   13554:	b.ne	1352c <scols_line_link_group@@SMARTCOLS_2.34+0xde0>  // b.any
   13558:	b	13560 <scols_line_link_group@@SMARTCOLS_2.34+0xe14>
   1355c:	mov	w24, wzr
   13560:	ldrb	w8, [x25]
   13564:	tbnz	w8, #3, 13594 <scols_line_link_group@@SMARTCOLS_2.34+0xe48>
   13568:	mov	w0, w24
   1356c:	ldp	x20, x19, [sp, #80]
   13570:	ldp	x22, x21, [sp, #64]
   13574:	ldp	x24, x23, [sp, #48]
   13578:	ldp	x26, x25, [sp, #32]
   1357c:	ldr	x27, [sp, #16]
   13580:	ldp	x29, x30, [sp], #96
   13584:	ret
   13588:	mov	w24, wzr
   1358c:	ldrb	w8, [x25]
   13590:	tbz	w8, #3, 13568 <scols_line_link_group@@SMARTCOLS_2.34+0xe1c>
   13594:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13598:	ldr	x8, [x8, #4016]
   1359c:	ldr	x20, [x8]
   135a0:	bl	7860 <getpid@plt>
   135a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   135a8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   135ac:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   135b0:	mov	w2, w0
   135b4:	add	x1, x1, #0xd83
   135b8:	add	x3, x3, #0xd91
   135bc:	add	x4, x4, #0xdd9
   135c0:	mov	x0, x20
   135c4:	bl	8350 <fprintf@plt>
   135c8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   135cc:	add	x1, x1, #0x107
   135d0:	mov	x0, x19
   135d4:	mov	w2, w24
   135d8:	bl	12ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>
   135dc:	b	13568 <scols_line_link_group@@SMARTCOLS_2.34+0xe1c>
   135e0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   135e4:	ldr	x8, [x8, #4016]
   135e8:	ldr	x24, [x8]
   135ec:	bl	7860 <getpid@plt>
   135f0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   135f4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   135f8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   135fc:	mov	w2, w0
   13600:	add	x1, x1, #0xd83
   13604:	add	x3, x3, #0xd91
   13608:	add	x4, x4, #0xdd9
   1360c:	mov	x0, x24
   13610:	bl	8350 <fprintf@plt>
   13614:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13618:	add	x1, x1, #0xed
   1361c:	mov	x0, x19
   13620:	bl	12ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>
   13624:	b	1348c <scols_line_link_group@@SMARTCOLS_2.34+0xd40>
   13628:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1362c:	ldr	x8, [x8, #4016]
   13630:	ldr	x24, [x8]
   13634:	bl	7860 <getpid@plt>
   13638:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1363c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13640:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13644:	mov	w2, w0
   13648:	add	x1, x1, #0xd83
   1364c:	add	x3, x3, #0xd91
   13650:	add	x4, x4, #0xdd9
   13654:	mov	x0, x24
   13658:	bl	8350 <fprintf@plt>
   1365c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13660:	add	x1, x1, #0xf8
   13664:	mov	x0, x19
   13668:	bl	12ff4 <scols_line_link_group@@SMARTCOLS_2.34+0x8a8>
   1366c:	b	1351c <scols_line_link_group@@SMARTCOLS_2.34+0xdd0>
   13670:	ldr	x8, [x0]
   13674:	cmp	x8, x0
   13678:	cset	w0, eq  // eq = none
   1367c:	ret
   13680:	ldr	x8, [x1, #8]
   13684:	cmp	x8, x0
   13688:	cset	w0, eq  // eq = none
   1368c:	ret

0000000000013690 <scols_init_debug@@SMARTCOLS_2.25>:
   13690:	stp	x29, x30, [sp, #-48]!
   13694:	str	x21, [sp, #16]
   13698:	stp	x20, x19, [sp, #32]
   1369c:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   136a0:	ldr	x20, [x20, #4024]
   136a4:	mov	x29, sp
   136a8:	ldr	w21, [x20]
   136ac:	cbnz	w21, 13754 <scols_init_debug@@SMARTCOLS_2.25+0xc4>
   136b0:	mov	w19, w0
   136b4:	cbz	w0, 136c4 <scols_init_debug@@SMARTCOLS_2.25+0x34>
   136b8:	mov	x0, xzr
   136bc:	tbz	w21, #1, 136d4 <scols_init_debug@@SMARTCOLS_2.25+0x44>
   136c0:	b	136e8 <scols_init_debug@@SMARTCOLS_2.25+0x58>
   136c4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   136c8:	add	x0, x0, #0x121
   136cc:	bl	8250 <getenv@plt>
   136d0:	tbnz	w21, #1, 136e8 <scols_init_debug@@SMARTCOLS_2.25+0x58>
   136d4:	cbnz	w19, 136e4 <scols_init_debug@@SMARTCOLS_2.25+0x54>
   136d8:	cbz	x0, 136e4 <scols_init_debug@@SMARTCOLS_2.25+0x54>
   136dc:	bl	1383c <scols_init_debug@@SMARTCOLS_2.25+0x1ac>
   136e0:	mov	w19, w0
   136e4:	str	w19, [x20]
   136e8:	ldr	w8, [x20]
   136ec:	cbz	w8, 13718 <scols_init_debug@@SMARTCOLS_2.25+0x88>
   136f0:	bl	76b0 <getuid@plt>
   136f4:	mov	w19, w0
   136f8:	bl	7610 <geteuid@plt>
   136fc:	cmp	w19, w0
   13700:	b.ne	13764 <scols_init_debug@@SMARTCOLS_2.25+0xd4>  // b.any
   13704:	bl	7dc0 <getgid@plt>
   13708:	mov	w19, w0
   1370c:	bl	75d0 <getegid@plt>
   13710:	cmp	w19, w0
   13714:	b.ne	13764 <scols_init_debug@@SMARTCOLS_2.25+0xd4>  // b.any
   13718:	ldr	w8, [x20]
   1371c:	orr	w9, w8, #0x2
   13720:	cmp	w8, #0x4
   13724:	str	w9, [x20]
   13728:	b.cc	13748 <scols_init_debug@@SMARTCOLS_2.25+0xb8>  // b.lo, b.ul, b.last
   1372c:	add	x0, x29, #0x18
   13730:	str	xzr, [x29, #24]
   13734:	bl	7da0 <scols_get_library_version@plt>
   13738:	ldrb	w8, [x20]
   1373c:	tbnz	w8, #1, 137a0 <scols_init_debug@@SMARTCOLS_2.25+0x110>
   13740:	ldrb	w8, [x20]
   13744:	tbnz	w8, #1, 137ec <scols_init_debug@@SMARTCOLS_2.25+0x15c>
   13748:	ldrb	w8, [x20]
   1374c:	tbz	w8, #0, 13754 <scols_init_debug@@SMARTCOLS_2.25+0xc4>
   13750:	bl	139fc <scols_init_debug@@SMARTCOLS_2.25+0x36c>
   13754:	ldp	x20, x19, [sp, #32]
   13758:	ldr	x21, [sp, #16]
   1375c:	ldp	x29, x30, [sp], #48
   13760:	ret
   13764:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13768:	ldr	w8, [x20]
   1376c:	ldr	x9, [x9, #4016]
   13770:	orr	w8, w8, #0x1000000
   13774:	ldr	x19, [x9]
   13778:	str	w8, [x20]
   1377c:	bl	7860 <getpid@plt>
   13780:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13784:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13788:	mov	w2, w0
   1378c:	add	x1, x1, #0x134
   13790:	add	x3, x3, #0xd91
   13794:	mov	x0, x19
   13798:	bl	8350 <fprintf@plt>
   1379c:	b	13718 <scols_init_debug@@SMARTCOLS_2.25+0x88>
   137a0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   137a4:	ldr	x8, [x8, #4016]
   137a8:	ldr	x19, [x8]
   137ac:	bl	7860 <getpid@plt>
   137b0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   137b4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   137b8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   137bc:	mov	w2, w0
   137c0:	add	x1, x1, #0xd83
   137c4:	add	x3, x3, #0xd91
   137c8:	add	x4, x4, #0x155
   137cc:	mov	x0, x19
   137d0:	bl	8350 <fprintf@plt>
   137d4:	ldr	w1, [x20]
   137d8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   137dc:	add	x0, x0, #0x16d
   137e0:	bl	13968 <scols_init_debug@@SMARTCOLS_2.25+0x2d8>
   137e4:	ldrb	w8, [x20]
   137e8:	tbz	w8, #1, 13748 <scols_init_debug@@SMARTCOLS_2.25+0xb8>
   137ec:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   137f0:	ldr	x8, [x8, #4016]
   137f4:	ldr	x19, [x8]
   137f8:	bl	7860 <getpid@plt>
   137fc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13800:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   13804:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   13808:	mov	w2, w0
   1380c:	add	x1, x1, #0xd83
   13810:	add	x3, x3, #0xd91
   13814:	add	x4, x4, #0x155
   13818:	mov	x0, x19
   1381c:	bl	8350 <fprintf@plt>
   13820:	ldr	x1, [x29, #24]
   13824:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13828:	add	x0, x0, #0x188
   1382c:	bl	13968 <scols_init_debug@@SMARTCOLS_2.25+0x2d8>
   13830:	ldrb	w8, [x20]
   13834:	tbnz	w8, #0, 13750 <scols_init_debug@@SMARTCOLS_2.25+0xc0>
   13838:	b	13754 <scols_init_debug@@SMARTCOLS_2.25+0xc4>
   1383c:	stp	x29, x30, [sp, #-96]!
   13840:	mov	x29, sp
   13844:	add	x1, x29, #0x18
   13848:	mov	w2, wzr
   1384c:	str	x27, [sp, #16]
   13850:	stp	x26, x25, [sp, #32]
   13854:	stp	x24, x23, [sp, #48]
   13858:	stp	x22, x21, [sp, #64]
   1385c:	stp	x20, x19, [sp, #80]
   13860:	mov	x20, x0
   13864:	bl	74b0 <strtoul@plt>
   13868:	ldr	x8, [x29, #24]
   1386c:	mov	x19, x0
   13870:	cbz	x8, 13948 <scols_init_debug@@SMARTCOLS_2.25+0x2b8>
   13874:	ldrb	w9, [x8]
   13878:	cbz	w9, 13914 <scols_init_debug@@SMARTCOLS_2.25+0x284>
   1387c:	mov	x0, x20
   13880:	bl	7b50 <strdup@plt>
   13884:	cbz	x0, 13938 <scols_init_debug@@SMARTCOLS_2.25+0x2a8>
   13888:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1388c:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13890:	adrp	x25, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13894:	mov	x20, x0
   13898:	mov	w19, wzr
   1389c:	add	x21, x21, #0xb87
   138a0:	add	x24, x24, #0x19c
   138a4:	add	x25, x25, #0x5f8
   138a8:	mov	w26, #0xffff                	// #65535
   138ac:	mov	x22, x0
   138b0:	b	138c4 <scols_init_debug@@SMARTCOLS_2.25+0x234>
   138b4:	ldur	w8, [x27, #-16]
   138b8:	orr	w19, w8, w19
   138bc:	cmp	w19, w26
   138c0:	b.eq	13900 <scols_init_debug@@SMARTCOLS_2.25+0x270>  // b.none
   138c4:	add	x2, x29, #0x18
   138c8:	mov	x0, x22
   138cc:	mov	x1, x21
   138d0:	bl	7880 <strtok_r@plt>
   138d4:	cbz	x0, 13900 <scols_init_debug@@SMARTCOLS_2.25+0x270>
   138d8:	ldr	x22, [x29, #24]
   138dc:	mov	x23, x0
   138e0:	mov	x27, x25
   138e4:	mov	x1, x24
   138e8:	mov	x0, x23
   138ec:	bl	7cf0 <strcmp@plt>
   138f0:	cbz	w0, 138b4 <scols_init_debug@@SMARTCOLS_2.25+0x224>
   138f4:	ldr	x1, [x27], #24
   138f8:	cbnz	x1, 138e8 <scols_init_debug@@SMARTCOLS_2.25+0x258>
   138fc:	b	138bc <scols_init_debug@@SMARTCOLS_2.25+0x22c>
   13900:	mov	x0, x20
   13904:	bl	7d90 <free@plt>
   13908:	mov	w8, #0x1                   	// #1
   1390c:	tbz	w8, #0, 13944 <scols_init_debug@@SMARTCOLS_2.25+0x2b4>
   13910:	b	13948 <scols_init_debug@@SMARTCOLS_2.25+0x2b8>
   13914:	cbz	x8, 13948 <scols_init_debug@@SMARTCOLS_2.25+0x2b8>
   13918:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1391c:	add	x1, x1, #0x19c
   13920:	mov	x0, x8
   13924:	bl	7cf0 <strcmp@plt>
   13928:	cmp	w0, #0x0
   1392c:	mov	w8, #0xffff                	// #65535
   13930:	csel	w19, w8, w19, eq  // eq = none
   13934:	b	13948 <scols_init_debug@@SMARTCOLS_2.25+0x2b8>
   13938:	mov	w19, wzr
   1393c:	mov	w8, wzr
   13940:	tbnz	w8, #0, 13948 <scols_init_debug@@SMARTCOLS_2.25+0x2b8>
   13944:	mov	w19, wzr
   13948:	mov	w0, w19
   1394c:	ldp	x20, x19, [sp, #80]
   13950:	ldp	x22, x21, [sp, #64]
   13954:	ldp	x24, x23, [sp, #48]
   13958:	ldp	x26, x25, [sp, #32]
   1395c:	ldr	x27, [sp, #16]
   13960:	ldp	x29, x30, [sp], #96
   13964:	ret
   13968:	sub	sp, sp, #0x120
   1396c:	stp	x29, x30, [sp, #256]
   13970:	add	x29, sp, #0x100
   13974:	stp	x28, x19, [sp, #272]
   13978:	stp	x1, x2, [x29, #-120]
   1397c:	stp	x3, x4, [x29, #-104]
   13980:	stp	x5, x6, [x29, #-88]
   13984:	stur	x7, [x29, #-72]
   13988:	stp	q0, q1, [sp]
   1398c:	stp	q2, q3, [sp, #32]
   13990:	stp	q4, q5, [sp, #64]
   13994:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13998:	ldr	x19, [x19, #4016]
   1399c:	mov	x9, #0xffffffffffffffc8    	// #-56
   139a0:	mov	x10, sp
   139a4:	sub	x11, x29, #0x78
   139a8:	movk	x9, #0xff80, lsl #32
   139ac:	add	x12, x29, #0x20
   139b0:	add	x10, x10, #0x80
   139b4:	add	x11, x11, #0x38
   139b8:	stp	x10, x9, [x29, #-16]
   139bc:	stp	x12, x11, [x29, #-32]
   139c0:	mov	x8, x0
   139c4:	ldr	x0, [x19]
   139c8:	ldp	q0, q1, [x29, #-32]
   139cc:	sub	x2, x29, #0x40
   139d0:	mov	x1, x8
   139d4:	stp	q6, q7, [sp, #96]
   139d8:	stp	q0, q1, [x29, #-64]
   139dc:	bl	81f0 <vfprintf@plt>
   139e0:	ldr	x1, [x19]
   139e4:	mov	w0, #0xa                   	// #10
   139e8:	bl	7700 <fputc@plt>
   139ec:	ldp	x28, x19, [sp, #272]
   139f0:	ldp	x29, x30, [sp, #256]
   139f4:	add	sp, sp, #0x120
   139f8:	ret
   139fc:	stp	x29, x30, [sp, #-48]!
   13a00:	str	x21, [sp, #16]
   13a04:	stp	x20, x19, [sp, #32]
   13a08:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13a0c:	ldr	x20, [x20, #4016]
   13a10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13a14:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13a18:	add	x1, x1, #0x22f
   13a1c:	ldr	x0, [x20]
   13a20:	add	x2, x2, #0x121
   13a24:	mov	x29, sp
   13a28:	bl	8350 <fprintf@plt>
   13a2c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13a30:	adrp	x21, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   13a34:	adrp	x19, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13a38:	add	x2, x2, #0x19c
   13a3c:	add	x21, x21, #0x5f0
   13a40:	add	x19, x19, #0x260
   13a44:	b	13a54 <scols_init_debug@@SMARTCOLS_2.25+0x3c4>
   13a48:	ldr	x2, [x21, #8]
   13a4c:	add	x21, x21, #0x18
   13a50:	cbz	x2, 13a70 <scols_init_debug@@SMARTCOLS_2.25+0x3e0>
   13a54:	ldr	x4, [x21]
   13a58:	cbz	x4, 13a48 <scols_init_debug@@SMARTCOLS_2.25+0x3b8>
   13a5c:	ldr	x0, [x20]
   13a60:	ldur	w3, [x21, #-8]
   13a64:	mov	x1, x19
   13a68:	bl	8350 <fprintf@plt>
   13a6c:	b	13a48 <scols_init_debug@@SMARTCOLS_2.25+0x3b8>
   13a70:	ldp	x20, x19, [sp, #32]
   13a74:	ldr	x21, [sp, #16]
   13a78:	ldp	x29, x30, [sp], #48
   13a7c:	ret
   13a80:	sub	sp, sp, #0x90
   13a84:	mov	x1, sp
   13a88:	stp	x29, x30, [sp, #128]
   13a8c:	add	x29, sp, #0x80
   13a90:	bl	26cd8 <scols_init_debug@@SMARTCOLS_2.25+0x13648>
   13a94:	ldr	w8, [sp, #16]
   13a98:	cmp	w0, #0x0
   13a9c:	ldp	x29, x30, [sp, #128]
   13aa0:	cset	w9, eq  // eq = none
   13aa4:	and	w8, w8, #0xf000
   13aa8:	cmp	w8, #0x6, lsl #12
   13aac:	cset	w8, eq  // eq = none
   13ab0:	and	w0, w9, w8
   13ab4:	add	sp, sp, #0x90
   13ab8:	ret
   13abc:	stp	x29, x30, [sp, #-64]!
   13ac0:	mov	w1, #0x400                 	// #1024
   13ac4:	str	x23, [sp, #16]
   13ac8:	stp	x22, x21, [sp, #32]
   13acc:	stp	x20, x19, [sp, #48]
   13ad0:	mov	x29, sp
   13ad4:	mov	w19, w0
   13ad8:	mov	w20, #0x400                 	// #1024
   13adc:	bl	13b7c <scols_init_debug@@SMARTCOLS_2.25+0x4ec>
   13ae0:	cbz	x0, 13b1c <scols_init_debug@@SMARTCOLS_2.25+0x48c>
   13ae4:	mov	w21, #0x400                 	// #1024
   13ae8:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
   13aec:	cmn	x21, #0x1
   13af0:	b.eq	13b64 <scols_init_debug@@SMARTCOLS_2.25+0x4d4>  // b.none
   13af4:	lsl	x8, x21, #1
   13af8:	cmp	x21, x23
   13afc:	csinv	x20, x8, xzr, ls  // ls = plast
   13b00:	mov	w0, w19
   13b04:	mov	x1, x20
   13b08:	bl	13b7c <scols_init_debug@@SMARTCOLS_2.25+0x4ec>
   13b0c:	mov	x22, x21
   13b10:	mov	x21, x20
   13b14:	cbnz	x0, 13aec <scols_init_debug@@SMARTCOLS_2.25+0x45c>
   13b18:	b	13b44 <scols_init_debug@@SMARTCOLS_2.25+0x4b4>
   13b1c:	mov	x22, xzr
   13b20:	b	13b44 <scols_init_debug@@SMARTCOLS_2.25+0x4b4>
   13b24:	add	x8, x22, x20
   13b28:	lsr	x21, x8, #1
   13b2c:	mov	w0, w19
   13b30:	mov	x1, x21
   13b34:	bl	13b7c <scols_init_debug@@SMARTCOLS_2.25+0x4ec>
   13b38:	cmp	x0, #0x0
   13b3c:	csel	x20, x21, x20, eq  // eq = none
   13b40:	csel	x22, x22, x21, eq  // eq = none
   13b44:	sub	x8, x20, #0x1
   13b48:	cmp	x22, x8
   13b4c:	b.cc	13b24 <scols_init_debug@@SMARTCOLS_2.25+0x494>  // b.lo, b.ul, b.last
   13b50:	mov	w0, w19
   13b54:	mov	x1, xzr
   13b58:	bl	13b7c <scols_init_debug@@SMARTCOLS_2.25+0x4ec>
   13b5c:	add	x0, x22, #0x1
   13b60:	b	13b68 <scols_init_debug@@SMARTCOLS_2.25+0x4d8>
   13b64:	mov	x0, #0xffffffffffffffff    	// #-1
   13b68:	ldp	x20, x19, [sp, #48]
   13b6c:	ldp	x22, x21, [sp, #32]
   13b70:	ldr	x23, [sp, #16]
   13b74:	ldp	x29, x30, [sp], #64
   13b78:	ret
   13b7c:	stp	x29, x30, [sp, #-32]!
   13b80:	mov	w2, wzr
   13b84:	str	x19, [sp, #16]
   13b88:	mov	x29, sp
   13b8c:	mov	w19, w0
   13b90:	bl	7780 <lseek@plt>
   13b94:	tbnz	x0, #63, 13bb4 <scols_init_debug@@SMARTCOLS_2.25+0x524>
   13b98:	add	x1, x29, #0x1c
   13b9c:	mov	w2, #0x1                   	// #1
   13ba0:	mov	w0, w19
   13ba4:	bl	7fb0 <read@plt>
   13ba8:	cmp	x0, #0x0
   13bac:	cset	w0, gt
   13bb0:	b	13bb8 <scols_init_debug@@SMARTCOLS_2.25+0x528>
   13bb4:	mov	x0, xzr
   13bb8:	ldr	x19, [sp, #16]
   13bbc:	ldp	x29, x30, [sp], #32
   13bc0:	ret
   13bc4:	sub	sp, sp, #0xa0
   13bc8:	stp	x20, x19, [sp, #144]
   13bcc:	mov	x19, x1
   13bd0:	mov	w1, #0x1272                	// #4722
   13bd4:	movk	w1, #0x8008, lsl #16
   13bd8:	mov	x2, x19
   13bdc:	stp	x29, x30, [sp, #128]
   13be0:	add	x29, sp, #0x80
   13be4:	mov	w20, w0
   13be8:	bl	8390 <ioctl@plt>
   13bec:	tbnz	w0, #31, 13bf8 <scols_init_debug@@SMARTCOLS_2.25+0x568>
   13bf0:	mov	w0, wzr
   13bf4:	b	13c3c <scols_init_debug@@SMARTCOLS_2.25+0x5ac>
   13bf8:	mov	x2, sp
   13bfc:	mov	w1, #0x1260                	// #4704
   13c00:	mov	w0, w20
   13c04:	bl	8390 <ioctl@plt>
   13c08:	tbnz	w0, #31, 13c14 <scols_init_debug@@SMARTCOLS_2.25+0x584>
   13c0c:	ldr	x8, [sp]
   13c10:	b	13c30 <scols_init_debug@@SMARTCOLS_2.25+0x5a0>
   13c14:	mov	w1, #0x204                 	// #516
   13c18:	mov	x2, sp
   13c1c:	movk	w1, #0x8020, lsl #16
   13c20:	mov	w0, w20
   13c24:	bl	8390 <ioctl@plt>
   13c28:	tbnz	w0, #31, 13c4c <scols_init_debug@@SMARTCOLS_2.25+0x5bc>
   13c2c:	ldr	w8, [sp]
   13c30:	mov	w0, wzr
   13c34:	lsl	x8, x8, #9
   13c38:	str	x8, [x19]
   13c3c:	ldp	x20, x19, [sp, #144]
   13c40:	ldp	x29, x30, [sp, #128]
   13c44:	add	sp, sp, #0xa0
   13c48:	ret
   13c4c:	mov	x1, sp
   13c50:	mov	w0, w20
   13c54:	bl	26cd8 <scols_init_debug@@SMARTCOLS_2.25+0x13648>
   13c58:	cbnz	w0, 13c80 <scols_init_debug@@SMARTCOLS_2.25+0x5f0>
   13c5c:	ldr	w8, [sp, #16]
   13c60:	and	w8, w8, #0xf000
   13c64:	cmp	w8, #0x8, lsl #12
   13c68:	b.ne	13c80 <scols_init_debug@@SMARTCOLS_2.25+0x5f0>  // b.any
   13c6c:	ldr	x9, [sp, #48]
   13c70:	mov	w0, wzr
   13c74:	mov	w8, wzr
   13c78:	str	x9, [x19]
   13c7c:	b	13c94 <scols_init_debug@@SMARTCOLS_2.25+0x604>
   13c80:	ldr	w8, [sp, #16]
   13c84:	and	w8, w8, #0xf000
   13c88:	cmp	w8, #0x6, lsl #12
   13c8c:	cset	w8, eq  // eq = none
   13c90:	csetm	w0, ne  // ne = any
   13c94:	cbz	w8, 13c3c <scols_init_debug@@SMARTCOLS_2.25+0x5ac>
   13c98:	mov	w0, w20
   13c9c:	bl	13abc <scols_init_debug@@SMARTCOLS_2.25+0x42c>
   13ca0:	mov	x8, x0
   13ca4:	mov	w0, wzr
   13ca8:	b	13c38 <scols_init_debug@@SMARTCOLS_2.25+0x5a8>
   13cac:	stp	x29, x30, [sp, #-32]!
   13cb0:	mov	x29, sp
   13cb4:	str	x19, [sp, #16]
   13cb8:	mov	x19, x1
   13cbc:	add	x1, x29, #0x18
   13cc0:	bl	13bc4 <scols_init_debug@@SMARTCOLS_2.25+0x534>
   13cc4:	cbz	w0, 13cd0 <scols_init_debug@@SMARTCOLS_2.25+0x640>
   13cc8:	mov	w0, #0xffffffff            	// #-1
   13ccc:	b	13cdc <scols_init_debug@@SMARTCOLS_2.25+0x64c>
   13cd0:	ldr	x8, [x29, #24]
   13cd4:	lsr	x8, x8, #9
   13cd8:	str	x8, [x19]
   13cdc:	ldr	x19, [sp, #16]
   13ce0:	ldp	x29, x30, [sp], #32
   13ce4:	ret
   13ce8:	stp	x29, x30, [sp, #-16]!
   13cec:	mov	x2, x1
   13cf0:	mov	w1, #0x1268                	// #4712
   13cf4:	mov	x29, sp
   13cf8:	bl	8390 <ioctl@plt>
   13cfc:	asr	w0, w0, #31
   13d00:	ldp	x29, x30, [sp], #16
   13d04:	ret
   13d08:	sub	sp, sp, #0x20
   13d0c:	str	x1, [sp, #8]
   13d10:	add	x2, sp, #0x8
   13d14:	mov	w1, #0x127b                	// #4731
   13d18:	stp	x29, x30, [sp, #16]
   13d1c:	add	x29, sp, #0x10
   13d20:	bl	8390 <ioctl@plt>
   13d24:	ldp	x29, x30, [sp, #16]
   13d28:	asr	w0, w0, #31
   13d2c:	add	sp, sp, #0x20
   13d30:	ret
   13d34:	sub	sp, sp, #0x20
   13d38:	stp	x29, x30, [sp, #16]
   13d3c:	add	x29, sp, #0x10
   13d40:	sub	x2, x29, #0x4
   13d44:	mov	w1, #0x127a                	// #4730
   13d48:	bl	8390 <ioctl@plt>
   13d4c:	ldur	w8, [x29, #-4]
   13d50:	cmp	w0, #0x0
   13d54:	ldp	x29, x30, [sp, #16]
   13d58:	cset	w9, ge  // ge = tcont
   13d5c:	cmp	w8, #0x0
   13d60:	cset	w8, ne  // ne = any
   13d64:	and	w0, w9, w8
   13d68:	add	sp, sp, #0x20
   13d6c:	ret
   13d70:	stp	x29, x30, [sp, #-48]!
   13d74:	stp	x20, x19, [sp, #32]
   13d78:	ldr	w8, [x0, #16]
   13d7c:	mov	x20, x1
   13d80:	orr	w9, w2, #0x80
   13d84:	str	x21, [sp, #16]
   13d88:	and	w8, w8, #0xf000
   13d8c:	cmp	w8, #0x6, lsl #12
   13d90:	mov	x21, x0
   13d94:	csel	w1, w9, w2, eq  // eq = none
   13d98:	mov	x0, x20
   13d9c:	mov	x29, sp
   13da0:	bl	7940 <open@plt>
   13da4:	mov	w19, w0
   13da8:	tbnz	w0, #31, 13e10 <scols_init_debug@@SMARTCOLS_2.25+0x780>
   13dac:	mov	w0, w19
   13db0:	mov	x1, x21
   13db4:	bl	13e24 <scols_init_debug@@SMARTCOLS_2.25+0x794>
   13db8:	cbz	w0, 13df8 <scols_init_debug@@SMARTCOLS_2.25+0x768>
   13dbc:	ldr	w8, [x21, #16]
   13dc0:	and	w8, w8, #0xf000
   13dc4:	cmp	w8, #0x6, lsl #12
   13dc8:	b.ne	13e10 <scols_init_debug@@SMARTCOLS_2.25+0x780>  // b.any
   13dcc:	mov	w0, w19
   13dd0:	bl	13d34 <scols_init_debug@@SMARTCOLS_2.25+0x6a4>
   13dd4:	cbz	w0, 13e10 <scols_init_debug@@SMARTCOLS_2.25+0x780>
   13dd8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13ddc:	add	x1, x1, #0x2f7
   13de0:	mov	w2, #0x5                   	// #5
   13de4:	mov	x0, xzr
   13de8:	bl	8090 <dcgettext@plt>
   13dec:	mov	x1, x20
   13df0:	bl	7fa0 <warnx@plt>
   13df4:	b	13e10 <scols_init_debug@@SMARTCOLS_2.25+0x780>
   13df8:	mov	w0, w19
   13dfc:	bl	7b90 <close@plt>
   13e00:	bl	8220 <__errno_location@plt>
   13e04:	mov	w8, #0x4d                  	// #77
   13e08:	str	w8, [x0]
   13e0c:	mov	w19, #0xffffffff            	// #-1
   13e10:	mov	w0, w19
   13e14:	ldp	x20, x19, [sp, #32]
   13e18:	ldr	x21, [sp, #16]
   13e1c:	ldp	x29, x30, [sp], #48
   13e20:	ret
   13e24:	sub	sp, sp, #0xa0
   13e28:	str	x19, [sp, #144]
   13e2c:	mov	x19, x1
   13e30:	mov	x1, sp
   13e34:	stp	x29, x30, [sp, #128]
   13e38:	add	x29, sp, #0x80
   13e3c:	bl	26cd8 <scols_init_debug@@SMARTCOLS_2.25+0x13648>
   13e40:	tbnz	w0, #31, 13e68 <scols_init_debug@@SMARTCOLS_2.25+0x7d8>
   13e44:	ldr	x8, [sp]
   13e48:	ldr	x9, [x19]
   13e4c:	cmp	x8, x9
   13e50:	b.ne	13e68 <scols_init_debug@@SMARTCOLS_2.25+0x7d8>  // b.any
   13e54:	ldr	x8, [sp, #8]
   13e58:	ldr	x9, [x19, #8]
   13e5c:	cmp	x8, x9
   13e60:	cset	w0, eq  // eq = none
   13e64:	b	13e6c <scols_init_debug@@SMARTCOLS_2.25+0x7dc>
   13e68:	mov	w0, wzr
   13e6c:	ldr	x19, [sp, #144]
   13e70:	ldp	x29, x30, [sp, #128]
   13e74:	add	sp, sp, #0xa0
   13e78:	ret
   13e7c:	stp	x29, x30, [sp, #-16]!
   13e80:	mov	w1, #0x5331                	// #21297
   13e84:	mov	x2, xzr
   13e88:	mov	x29, sp
   13e8c:	bl	8390 <ioctl@plt>
   13e90:	bic	w0, w0, w0, asr #31
   13e94:	ldp	x29, x30, [sp], #16
   13e98:	ret
   13e9c:	sub	sp, sp, #0x30
   13ea0:	stp	x20, x19, [sp, #32]
   13ea4:	mov	x19, x2
   13ea8:	mov	x20, x1
   13eac:	mov	x2, sp
   13eb0:	mov	w1, #0x301                 	// #769
   13eb4:	stp	x29, x30, [sp, #16]
   13eb8:	add	x29, sp, #0x10
   13ebc:	bl	8390 <ioctl@plt>
   13ec0:	cbz	w0, 13ecc <scols_init_debug@@SMARTCOLS_2.25+0x83c>
   13ec4:	mov	w0, #0xffffffff            	// #-1
   13ec8:	b	13edc <scols_init_debug@@SMARTCOLS_2.25+0x84c>
   13ecc:	ldrb	w8, [sp]
   13ed0:	str	w8, [x20]
   13ed4:	ldrb	w8, [sp, #1]
   13ed8:	str	w8, [x19]
   13edc:	ldp	x20, x19, [sp, #32]
   13ee0:	ldp	x29, x30, [sp, #16]
   13ee4:	add	sp, sp, #0x30
   13ee8:	ret
   13eec:	cmp	w0, #0x7f
   13ef0:	b.hi	13f78 <scols_init_debug@@SMARTCOLS_2.25+0x8e8>  // b.pmore
   13ef4:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13ef8:	mov	w8, w0
   13efc:	add	x9, x9, #0x277
   13f00:	adr	x10, 13f18 <scols_init_debug@@SMARTCOLS_2.25+0x888>
   13f04:	ldrb	w11, [x9, x8]
   13f08:	add	x10, x10, x11, lsl #2
   13f0c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f10:	add	x0, x0, #0x33c
   13f14:	br	x10
   13f18:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f1c:	add	x0, x0, #0x311
   13f20:	ret
   13f24:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f28:	add	x0, x0, #0x316
   13f2c:	ret
   13f30:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f34:	add	x0, x0, #0x31e
   13f38:	ret
   13f3c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f40:	add	x0, x0, #0x328
   13f44:	ret
   13f48:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f4c:	add	x0, x0, #0x32d
   13f50:	ret
   13f54:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f58:	add	x0, x0, #0x331
   13f5c:	ret
   13f60:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f64:	add	x0, x0, #0x339
   13f68:	ret
   13f6c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f70:	add	x0, x0, #0x349
   13f74:	ret
   13f78:	mov	x0, xzr
   13f7c:	ret
   13f80:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f84:	add	x0, x0, #0x34e
   13f88:	ret
   13f8c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f90:	add	x0, x0, #0x353
   13f94:	ret
   13f98:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13f9c:	add	x0, x0, #0x35d
   13fa0:	ret
   13fa4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13fa8:	add	x0, x0, #0x361
   13fac:	ret
   13fb0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13fb4:	add	x0, x0, #0x365
   13fb8:	ret
   13fbc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13fc0:	add	x0, x0, #0x341
   13fc4:	ret
   13fc8:	stp	x29, x30, [sp, #-48]!
   13fcc:	stp	x28, x21, [sp, #16]
   13fd0:	stp	x20, x19, [sp, #32]
   13fd4:	mov	x29, sp
   13fd8:	sub	sp, sp, #0x200
   13fdc:	cbz	x1, 1408c <scols_init_debug@@SMARTCOLS_2.25+0x9fc>
   13fe0:	ldrb	w8, [x1]
   13fe4:	mov	x4, x1
   13fe8:	cbz	w8, 1408c <scols_init_debug@@SMARTCOLS_2.25+0x9fc>
   13fec:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   13ff0:	add	x8, x8, #0xc49
   13ff4:	cmp	x0, #0x0
   13ff8:	csel	x20, x8, x0, eq  // eq = none
   13ffc:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14000:	add	x2, x2, #0x36c
   14004:	add	x0, sp, #0x100
   14008:	mov	w1, #0x100                 	// #256
   1400c:	mov	x3, x20
   14010:	bl	77b0 <snprintf@plt>
   14014:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   14018:	add	x1, x1, #0x32a
   1401c:	add	x0, sp, #0x100
   14020:	bl	7890 <fopen@plt>
   14024:	cbz	x0, 1408c <scols_init_debug@@SMARTCOLS_2.25+0x9fc>
   14028:	mov	x19, x0
   1402c:	add	x0, sp, #0xc
   14030:	mov	w1, #0xf4                  	// #244
   14034:	mov	x2, x19
   14038:	bl	7680 <fgets_unlocked@plt>
   1403c:	cbz	x0, 140a4 <scols_init_debug@@SMARTCOLS_2.25+0xa14>
   14040:	add	x0, sp, #0xc
   14044:	add	x21, sp, #0xc
   14048:	bl	74c0 <strlen@plt>
   1404c:	cmp	x0, #0x2
   14050:	b.cc	140a4 <scols_init_debug@@SMARTCOLS_2.25+0xa14>  // b.lo, b.ul, b.last
   14054:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14058:	add	x8, x0, x21
   1405c:	add	x2, x2, #0x384
   14060:	add	x0, sp, #0x100
   14064:	add	x3, sp, #0xc
   14068:	mov	w1, #0x100                 	// #256
   1406c:	sturb	wzr, [x8, #-1]
   14070:	bl	77b0 <snprintf@plt>
   14074:	ldrb	w8, [x20]
   14078:	cbz	w8, 14094 <scols_init_debug@@SMARTCOLS_2.25+0xa04>
   1407c:	add	x0, sp, #0x100
   14080:	bl	7b50 <strdup@plt>
   14084:	mov	x20, x0
   14088:	b	140a8 <scols_init_debug@@SMARTCOLS_2.25+0xa18>
   1408c:	mov	x20, xzr
   14090:	b	140b0 <scols_init_debug@@SMARTCOLS_2.25+0xa20>
   14094:	add	x0, sp, #0x100
   14098:	mov	w1, wzr
   1409c:	bl	7c60 <access@plt>
   140a0:	cbz	w0, 1407c <scols_init_debug@@SMARTCOLS_2.25+0x9ec>
   140a4:	mov	x20, xzr
   140a8:	mov	x0, x19
   140ac:	bl	7840 <fclose@plt>
   140b0:	mov	x0, x20
   140b4:	add	sp, sp, #0x200
   140b8:	ldp	x20, x19, [sp, #32]
   140bc:	ldp	x28, x21, [sp, #16]
   140c0:	ldp	x29, x30, [sp], #48
   140c4:	ret
   140c8:	stp	x29, x30, [sp, #-16]!
   140cc:	mov	x1, x0
   140d0:	mov	x0, xzr
   140d4:	mov	x29, sp
   140d8:	bl	13fc8 <scols_init_debug@@SMARTCOLS_2.25+0x938>
   140dc:	ldp	x29, x30, [sp], #16
   140e0:	ret
   140e4:	stp	x29, x30, [sp, #-64]!
   140e8:	str	x28, [sp, #16]
   140ec:	stp	x22, x21, [sp, #32]
   140f0:	stp	x20, x19, [sp, #48]
   140f4:	mov	x29, sp
   140f8:	sub	sp, sp, #0x1, lsl #12
   140fc:	mov	x19, x0
   14100:	bl	141f0 <scols_init_debug@@SMARTCOLS_2.25+0xb60>
   14104:	cbz	w0, 14130 <scols_init_debug@@SMARTCOLS_2.25+0xaa0>
   14108:	mov	x0, sp
   1410c:	mov	w1, #0x1000                	// #4096
   14110:	bl	7450 <getcwd@plt>
   14114:	cbz	x0, 14144 <scols_init_debug@@SMARTCOLS_2.25+0xab4>
   14118:	mov	x0, x19
   1411c:	bl	14204 <scols_init_debug@@SMARTCOLS_2.25+0xb74>
   14120:	cbz	x0, 1414c <scols_init_debug@@SMARTCOLS_2.25+0xabc>
   14124:	add	x19, x19, #0x2
   14128:	cbnz	x19, 14168 <scols_init_debug@@SMARTCOLS_2.25+0xad8>
   1412c:	b	141c8 <scols_init_debug@@SMARTCOLS_2.25+0xb38>
   14130:	bl	8220 <__errno_location@plt>
   14134:	mov	w8, #0x16                  	// #22
   14138:	mov	x20, xzr
   1413c:	str	w8, [x0]
   14140:	b	141d4 <scols_init_debug@@SMARTCOLS_2.25+0xb44>
   14144:	mov	x20, xzr
   14148:	b	141d4 <scols_init_debug@@SMARTCOLS_2.25+0xb44>
   1414c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14150:	add	x1, x1, #0xc2b
   14154:	mov	x0, x19
   14158:	bl	7cf0 <strcmp@plt>
   1415c:	cmp	w0, #0x0
   14160:	csel	x19, xzr, x19, eq  // eq = none
   14164:	cbz	x19, 141c8 <scols_init_debug@@SMARTCOLS_2.25+0xb38>
   14168:	ldrb	w8, [x19]
   1416c:	cbz	w8, 141c8 <scols_init_debug@@SMARTCOLS_2.25+0xb38>
   14170:	mov	x0, sp
   14174:	bl	74c0 <strlen@plt>
   14178:	mov	x21, x0
   1417c:	mov	x0, x19
   14180:	bl	74c0 <strlen@plt>
   14184:	add	x8, x21, x0
   14188:	mov	x22, x0
   1418c:	add	x0, x8, #0x2
   14190:	bl	78d0 <malloc@plt>
   14194:	mov	x20, x0
   14198:	cbz	x0, 141d4 <scols_init_debug@@SMARTCOLS_2.25+0xb44>
   1419c:	mov	x1, sp
   141a0:	mov	x0, x20
   141a4:	mov	x2, x21
   141a8:	bl	7400 <memcpy@plt>
   141ac:	add	x0, x20, x21
   141b0:	mov	w8, #0x2f                  	// #47
   141b4:	strb	w8, [x0], #1
   141b8:	add	x2, x22, #0x1
   141bc:	mov	x1, x19
   141c0:	bl	7400 <memcpy@plt>
   141c4:	b	141d4 <scols_init_debug@@SMARTCOLS_2.25+0xb44>
   141c8:	mov	x0, sp
   141cc:	bl	7b50 <strdup@plt>
   141d0:	mov	x20, x0
   141d4:	mov	x0, x20
   141d8:	add	sp, sp, #0x1, lsl #12
   141dc:	ldp	x20, x19, [sp, #48]
   141e0:	ldp	x22, x21, [sp, #32]
   141e4:	ldr	x28, [sp, #16]
   141e8:	ldp	x29, x30, [sp], #64
   141ec:	ret
   141f0:	cbz	x0, 14200 <scols_init_debug@@SMARTCOLS_2.25+0xb70>
   141f4:	ldrb	w8, [x0]
   141f8:	cmp	w8, #0x2f
   141fc:	cset	w0, ne  // ne = any
   14200:	ret
   14204:	cbz	x0, 1423c <scols_init_debug@@SMARTCOLS_2.25+0xbac>
   14208:	stp	x29, x30, [sp, #-32]!
   1420c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14210:	add	x1, x1, #0x393
   14214:	mov	w2, #0x2                   	// #2
   14218:	str	x19, [sp, #16]
   1421c:	mov	x29, sp
   14220:	mov	x19, x0
   14224:	bl	79b0 <strncmp@plt>
   14228:	add	x8, x19, #0x2
   1422c:	ldr	x19, [sp, #16]
   14230:	cmp	w0, #0x0
   14234:	csel	x0, x8, xzr, eq  // eq = none
   14238:	ldp	x29, x30, [sp], #32
   1423c:	ret
   14240:	sub	sp, sp, #0x30
   14244:	stp	x29, x30, [sp, #16]
   14248:	stp	x20, x19, [sp, #32]
   1424c:	add	x29, sp, #0x10
   14250:	cbz	x0, 142a0 <scols_init_debug@@SMARTCOLS_2.25+0xc10>
   14254:	ldrb	w8, [x0]
   14258:	mov	x20, x0
   1425c:	cbz	w8, 142a0 <scols_init_debug@@SMARTCOLS_2.25+0xc10>
   14260:	mov	x0, x20
   14264:	mov	x1, xzr
   14268:	bl	80b0 <realpath@plt>
   1426c:	cbz	x0, 142b8 <scols_init_debug@@SMARTCOLS_2.25+0xc28>
   14270:	add	x1, sp, #0x8
   14274:	mov	x19, x0
   14278:	bl	142c8 <scols_init_debug@@SMARTCOLS_2.25+0xc38>
   1427c:	cbz	w0, 142a4 <scols_init_debug@@SMARTCOLS_2.25+0xc14>
   14280:	ldr	x0, [sp, #8]
   14284:	bl	140c8 <scols_init_debug@@SMARTCOLS_2.25+0xa38>
   14288:	cbz	x0, 142a4 <scols_init_debug@@SMARTCOLS_2.25+0xc14>
   1428c:	mov	x20, x0
   14290:	mov	x0, x19
   14294:	bl	7d90 <free@plt>
   14298:	mov	x19, x20
   1429c:	b	142a4 <scols_init_debug@@SMARTCOLS_2.25+0xc14>
   142a0:	mov	x19, xzr
   142a4:	mov	x0, x19
   142a8:	ldp	x20, x19, [sp, #32]
   142ac:	ldp	x29, x30, [sp, #16]
   142b0:	add	sp, sp, #0x30
   142b4:	ret
   142b8:	mov	x0, x20
   142bc:	bl	7b50 <strdup@plt>
   142c0:	mov	x19, x0
   142c4:	b	142a4 <scols_init_debug@@SMARTCOLS_2.25+0xc14>
   142c8:	sub	sp, sp, #0xb0
   142cc:	stp	x20, x19, [sp, #160]
   142d0:	mov	x19, x1
   142d4:	mov	w1, #0x2f                  	// #47
   142d8:	stp	x29, x30, [sp, #128]
   142dc:	str	x21, [sp, #144]
   142e0:	add	x29, sp, #0x80
   142e4:	mov	x21, x0
   142e8:	bl	7bc0 <strrchr@plt>
   142ec:	str	xzr, [x19]
   142f0:	cbz	x0, 14354 <scols_init_debug@@SMARTCOLS_2.25+0xcc4>
   142f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   142f8:	add	x1, x1, #0x396
   142fc:	mov	w2, #0x4                   	// #4
   14300:	mov	x20, x0
   14304:	bl	79b0 <strncmp@plt>
   14308:	cbnz	w0, 14350 <scols_init_debug@@SMARTCOLS_2.25+0xcc0>
   1430c:	bl	7d20 <__ctype_b_loc@plt>
   14310:	ldr	x8, [x0]
   14314:	ldrsb	x9, [x20, #4]
   14318:	ldrh	w8, [x8, x9, lsl #1]
   1431c:	tbz	w8, #11, 14350 <scols_init_debug@@SMARTCOLS_2.25+0xcc0>
   14320:	mov	x1, sp
   14324:	mov	x0, x21
   14328:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   1432c:	cbnz	w0, 14350 <scols_init_debug@@SMARTCOLS_2.25+0xcc0>
   14330:	ldr	w8, [sp, #16]
   14334:	and	w8, w8, #0xf000
   14338:	cmp	w8, #0x6, lsl #12
   1433c:	b.ne	14350 <scols_init_debug@@SMARTCOLS_2.25+0xcc0>  // b.any
   14340:	add	x8, x20, #0x1
   14344:	mov	w0, #0x1                   	// #1
   14348:	str	x8, [x19]
   1434c:	b	14354 <scols_init_debug@@SMARTCOLS_2.25+0xcc4>
   14350:	mov	w0, wzr
   14354:	ldp	x20, x19, [sp, #160]
   14358:	ldr	x21, [sp, #144]
   1435c:	ldp	x29, x30, [sp, #128]
   14360:	add	sp, sp, #0xb0
   14364:	ret
   14368:	sub	sp, sp, #0x40
   1436c:	stp	x20, x19, [sp, #48]
   14370:	mov	x20, x0
   14374:	stp	x29, x30, [sp, #16]
   14378:	stp	x22, x21, [sp, #32]
   1437c:	add	x29, sp, #0x10
   14380:	cbz	x0, 1439c <scols_init_debug@@SMARTCOLS_2.25+0xd0c>
   14384:	ldrb	w8, [x20]
   14388:	cbz	w8, 14398 <scols_init_debug@@SMARTCOLS_2.25+0xd08>
   1438c:	add	x0, sp, #0x8
   14390:	bl	76c0 <pipe@plt>
   14394:	cbz	w0, 143b4 <scols_init_debug@@SMARTCOLS_2.25+0xd24>
   14398:	mov	x20, xzr
   1439c:	mov	x0, x20
   143a0:	ldp	x20, x19, [sp, #48]
   143a4:	ldp	x22, x21, [sp, #32]
   143a8:	ldp	x29, x30, [sp, #16]
   143ac:	add	sp, sp, #0x40
   143b0:	ret
   143b4:	bl	7760 <fork@plt>
   143b8:	cmn	w0, #0x1
   143bc:	b.eq	1442c <scols_init_debug@@SMARTCOLS_2.25+0xd9c>  // b.none
   143c0:	mov	w19, w0
   143c4:	cbz	w0, 144a0 <scols_init_debug@@SMARTCOLS_2.25+0xe10>
   143c8:	ldr	w0, [sp, #12]
   143cc:	bl	7b90 <close@plt>
   143d0:	ldr	w0, [sp, #8]
   143d4:	mov	w8, #0xffffffff            	// #-1
   143d8:	mov	x1, sp
   143dc:	mov	w2, #0x8                   	// #8
   143e0:	str	w8, [sp, #12]
   143e4:	bl	14614 <scols_init_debug@@SMARTCOLS_2.25+0xf84>
   143e8:	cmp	x0, #0x8
   143ec:	b.ne	14444 <scols_init_debug@@SMARTCOLS_2.25+0xdb4>  // b.any
   143f0:	ldr	x21, [sp]
   143f4:	tbnz	x21, #63, 14450 <scols_init_debug@@SMARTCOLS_2.25+0xdc0>
   143f8:	add	x0, x21, #0x1
   143fc:	bl	78d0 <malloc@plt>
   14400:	mov	x20, x0
   14404:	cbz	x0, 1445c <scols_init_debug@@SMARTCOLS_2.25+0xdcc>
   14408:	ldr	w0, [sp, #8]
   1440c:	mov	x1, x20
   14410:	mov	x2, x21
   14414:	bl	14614 <scols_init_debug@@SMARTCOLS_2.25+0xf84>
   14418:	cmp	x0, x21
   1441c:	b.ne	14464 <scols_init_debug@@SMARTCOLS_2.25+0xdd4>  // b.any
   14420:	mov	w22, wzr
   14424:	strb	wzr, [x20, x21]
   14428:	b	1446c <scols_init_debug@@SMARTCOLS_2.25+0xddc>
   1442c:	ldr	w0, [sp, #8]
   14430:	bl	7b90 <close@plt>
   14434:	ldr	w0, [sp, #12]
   14438:	bl	7b90 <close@plt>
   1443c:	mov	x20, xzr
   14440:	b	1439c <scols_init_debug@@SMARTCOLS_2.25+0xd0c>
   14444:	mov	w22, wzr
   14448:	mov	x20, xzr
   1444c:	b	1446c <scols_init_debug@@SMARTCOLS_2.25+0xddc>
   14450:	mov	x20, xzr
   14454:	neg	w22, w21
   14458:	b	1446c <scols_init_debug@@SMARTCOLS_2.25+0xddc>
   1445c:	mov	w22, #0xc                   	// #12
   14460:	b	1446c <scols_init_debug@@SMARTCOLS_2.25+0xddc>
   14464:	bl	8220 <__errno_location@plt>
   14468:	ldr	w22, [x0]
   1446c:	cbz	w22, 1447c <scols_init_debug@@SMARTCOLS_2.25+0xdec>
   14470:	mov	x0, x20
   14474:	bl	7d90 <free@plt>
   14478:	mov	x20, xzr
   1447c:	ldr	w0, [sp, #8]
   14480:	bl	7b90 <close@plt>
   14484:	mov	w0, w19
   14488:	mov	x1, xzr
   1448c:	mov	w2, wzr
   14490:	bl	82f0 <waitpid@plt>
   14494:	bl	8220 <__errno_location@plt>
   14498:	str	w22, [x0]
   1449c:	b	1439c <scols_init_debug@@SMARTCOLS_2.25+0xd0c>
   144a0:	ldr	w0, [sp, #8]
   144a4:	bl	7b90 <close@plt>
   144a8:	mov	w8, #0xffffffff            	// #-1
   144ac:	str	w8, [sp, #8]
   144b0:	bl	8220 <__errno_location@plt>
   144b4:	mov	x19, x0
   144b8:	str	wzr, [x0]
   144bc:	bl	7dc0 <getgid@plt>
   144c0:	bl	7c50 <setgid@plt>
   144c4:	tbnz	w0, #31, 144d4 <scols_init_debug@@SMARTCOLS_2.25+0xe44>
   144c8:	bl	76b0 <getuid@plt>
   144cc:	bl	7470 <setuid@plt>
   144d0:	tbz	w0, #31, 14530 <scols_init_debug@@SMARTCOLS_2.25+0xea0>
   144d4:	mov	x20, xzr
   144d8:	cbz	x20, 144ec <scols_init_debug@@SMARTCOLS_2.25+0xe5c>
   144dc:	mov	x0, x20
   144e0:	bl	74c0 <strlen@plt>
   144e4:	mov	x19, x0
   144e8:	b	14500 <scols_init_debug@@SMARTCOLS_2.25+0xe70>
   144ec:	ldr	w8, [x19]
   144f0:	mov	w9, #0xffffffea            	// #-22
   144f4:	cmp	w8, #0x0
   144f8:	csneg	w8, w9, w8, eq  // eq = none
   144fc:	sxtw	x19, w8
   14500:	ldr	w0, [sp, #12]
   14504:	mov	x1, sp
   14508:	mov	w2, #0x8                   	// #8
   1450c:	str	x19, [sp]
   14510:	bl	1457c <scols_init_debug@@SMARTCOLS_2.25+0xeec>
   14514:	cbz	x20, 14528 <scols_init_debug@@SMARTCOLS_2.25+0xe98>
   14518:	ldr	w0, [sp, #12]
   1451c:	mov	x1, x20
   14520:	mov	x2, x19
   14524:	bl	1457c <scols_init_debug@@SMARTCOLS_2.25+0xeec>
   14528:	mov	w0, wzr
   1452c:	bl	7510 <exit@plt>
   14530:	mov	x0, x20
   14534:	mov	x1, xzr
   14538:	str	xzr, [sp]
   1453c:	bl	80b0 <realpath@plt>
   14540:	mov	x20, xzr
   14544:	cbz	x0, 144d8 <scols_init_debug@@SMARTCOLS_2.25+0xe48>
   14548:	mov	x1, sp
   1454c:	mov	x21, x0
   14550:	bl	142c8 <scols_init_debug@@SMARTCOLS_2.25+0xc38>
   14554:	cbz	w0, 14564 <scols_init_debug@@SMARTCOLS_2.25+0xed4>
   14558:	ldr	x0, [sp]
   1455c:	bl	140c8 <scols_init_debug@@SMARTCOLS_2.25+0xa38>
   14560:	cbnz	x0, 1456c <scols_init_debug@@SMARTCOLS_2.25+0xedc>
   14564:	mov	x20, x21
   14568:	b	144d8 <scols_init_debug@@SMARTCOLS_2.25+0xe48>
   1456c:	mov	x20, x0
   14570:	mov	x0, x21
   14574:	bl	7d90 <free@plt>
   14578:	b	144d8 <scols_init_debug@@SMARTCOLS_2.25+0xe48>
   1457c:	stp	x29, x30, [sp, #-48]!
   14580:	stp	x22, x21, [sp, #16]
   14584:	stp	x20, x19, [sp, #32]
   14588:	mov	x19, x2
   1458c:	mov	x20, x1
   14590:	mov	w21, w0
   14594:	mov	x29, sp
   14598:	cbz	x19, 14604 <scols_init_debug@@SMARTCOLS_2.25+0xf74>
   1459c:	bl	8220 <__errno_location@plt>
   145a0:	mov	x22, x0
   145a4:	str	wzr, [x0]
   145a8:	mov	w0, w21
   145ac:	mov	x1, x20
   145b0:	mov	x2, x19
   145b4:	bl	7c00 <write@plt>
   145b8:	cmp	x0, #0x1
   145bc:	b.lt	145e8 <scols_init_debug@@SMARTCOLS_2.25+0xf58>  // b.tstop
   145c0:	subs	x19, x19, x0
   145c4:	add	x8, x20, x0
   145c8:	csel	x20, x20, x8, eq  // eq = none
   145cc:	ldr	w8, [x22]
   145d0:	cmp	w8, #0xb
   145d4:	b.ne	145dc <scols_init_debug@@SMARTCOLS_2.25+0xf4c>  // b.any
   145d8:	bl	146d4 <scols_init_debug@@SMARTCOLS_2.25+0x1044>
   145dc:	mov	w8, #0x1                   	// #1
   145e0:	tbnz	w8, #0, 14598 <scols_init_debug@@SMARTCOLS_2.25+0xf08>
   145e4:	b	14604 <scols_init_debug@@SMARTCOLS_2.25+0xf74>
   145e8:	ldr	w8, [x22]
   145ec:	cmp	w8, #0xb
   145f0:	b.eq	145cc <scols_init_debug@@SMARTCOLS_2.25+0xf3c>  // b.none
   145f4:	cmp	w8, #0x4
   145f8:	b.eq	145cc <scols_init_debug@@SMARTCOLS_2.25+0xf3c>  // b.none
   145fc:	mov	w8, wzr
   14600:	tbnz	w8, #0, 14598 <scols_init_debug@@SMARTCOLS_2.25+0xf08>
   14604:	ldp	x20, x19, [sp, #32]
   14608:	ldp	x22, x21, [sp, #16]
   1460c:	ldp	x29, x30, [sp], #48
   14610:	ret
   14614:	stp	x29, x30, [sp, #-64]!
   14618:	stp	x22, x21, [sp, #32]
   1461c:	stp	x20, x19, [sp, #48]
   14620:	mov	x20, x1
   14624:	mov	w21, w0
   14628:	mov	x0, x1
   1462c:	mov	w1, wzr
   14630:	stp	x24, x23, [sp, #16]
   14634:	mov	x29, sp
   14638:	mov	x19, x2
   1463c:	bl	7a10 <memset@plt>
   14640:	cmp	x19, #0x0
   14644:	cset	w23, eq  // eq = none
   14648:	mov	x22, xzr
   1464c:	cbz	x19, 146bc <scols_init_debug@@SMARTCOLS_2.25+0x102c>
   14650:	mov	w24, #0x6                   	// #6
   14654:	mov	w0, w21
   14658:	mov	x1, x20
   1465c:	mov	x2, x19
   14660:	bl	7fb0 <read@plt>
   14664:	cmp	x0, #0x0
   14668:	b.gt	1469c <scols_init_debug@@SMARTCOLS_2.25+0x100c>
   1466c:	tbz	x0, #63, 146b4 <scols_init_debug@@SMARTCOLS_2.25+0x1024>
   14670:	bl	8220 <__errno_location@plt>
   14674:	ldr	w8, [x0]
   14678:	cmp	w8, #0xb
   1467c:	b.eq	14688 <scols_init_debug@@SMARTCOLS_2.25+0xff8>  // b.none
   14680:	cmp	w8, #0x4
   14684:	b.ne	146b4 <scols_init_debug@@SMARTCOLS_2.25+0x1024>  // b.any
   14688:	subs	w24, w24, #0x1
   1468c:	b.eq	146b4 <scols_init_debug@@SMARTCOLS_2.25+0x1024>  // b.none
   14690:	bl	146d4 <scols_init_debug@@SMARTCOLS_2.25+0x1044>
   14694:	tbz	w23, #0, 14654 <scols_init_debug@@SMARTCOLS_2.25+0xfc4>
   14698:	b	146bc <scols_init_debug@@SMARTCOLS_2.25+0x102c>
   1469c:	subs	x19, x19, x0
   146a0:	add	x20, x20, x0
   146a4:	add	x22, x0, x22
   146a8:	cset	w23, eq  // eq = none
   146ac:	cbnz	x19, 14650 <scols_init_debug@@SMARTCOLS_2.25+0xfc0>
   146b0:	b	146bc <scols_init_debug@@SMARTCOLS_2.25+0x102c>
   146b4:	cmp	x22, #0x0
   146b8:	csinv	x22, x22, xzr, ne  // ne = any
   146bc:	mov	x0, x22
   146c0:	ldp	x20, x19, [sp, #48]
   146c4:	ldp	x22, x21, [sp, #32]
   146c8:	ldp	x24, x23, [sp, #16]
   146cc:	ldp	x29, x30, [sp], #64
   146d0:	ret
   146d4:	sub	sp, sp, #0x20
   146d8:	mov	w8, #0xb280                	// #45696
   146dc:	movk	w8, #0xee6, lsl #16
   146e0:	mov	x0, sp
   146e4:	mov	x1, xzr
   146e8:	stp	x29, x30, [sp, #16]
   146ec:	add	x29, sp, #0x10
   146f0:	stp	xzr, x8, [sp]
   146f4:	bl	7e00 <nanosleep@plt>
   146f8:	ldp	x29, x30, [sp, #16]
   146fc:	add	sp, sp, #0x20
   14700:	ret
   14704:	stp	x29, x30, [sp, #-32]!
   14708:	stp	x20, x19, [sp, #16]
   1470c:	mov	x29, sp
   14710:	cbz	x2, 1472c <scols_init_debug@@SMARTCOLS_2.25+0x109c>
   14714:	mov	x19, x2
   14718:	mov	x20, x1
   1471c:	ldrb	w1, [x20], #1
   14720:	bl	14738 <scols_init_debug@@SMARTCOLS_2.25+0x10a8>
   14724:	subs	x19, x19, #0x1
   14728:	b.ne	1471c <scols_init_debug@@SMARTCOLS_2.25+0x108c>  // b.any
   1472c:	ldp	x20, x19, [sp, #16]
   14730:	ldp	x29, x30, [sp], #32
   14734:	ret
   14738:	eor	w8, w0, w1
   1473c:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14740:	and	w8, w8, #0xff
   14744:	add	x9, x9, #0x39c
   14748:	ldr	w8, [x9, w8, uxtw #2]
   1474c:	eor	w0, w8, w0, lsr #8
   14750:	ret
   14754:	stp	x29, x30, [sp, #-64]!
   14758:	str	x23, [sp, #16]
   1475c:	stp	x22, x21, [sp, #32]
   14760:	stp	x20, x19, [sp, #48]
   14764:	mov	x29, sp
   14768:	cbz	x2, 147a0 <scols_init_debug@@SMARTCOLS_2.25+0x1110>
   1476c:	mov	x19, x3
   14770:	mov	x20, x2
   14774:	mov	x21, x1
   14778:	mov	x22, xzr
   1477c:	add	x23, x4, x3
   14780:	ldrb	w8, [x21, x22]
   14784:	cmp	x22, x23
   14788:	ccmp	x22, x19, #0x0, cc  // cc = lo, ul, last
   1478c:	csel	w1, wzr, w8, cs  // cs = hs, nlast
   14790:	bl	14738 <scols_init_debug@@SMARTCOLS_2.25+0x10a8>
   14794:	add	x22, x22, #0x1
   14798:	cmp	x20, x22
   1479c:	b.ne	14780 <scols_init_debug@@SMARTCOLS_2.25+0x10f0>  // b.any
   147a0:	ldp	x20, x19, [sp, #48]
   147a4:	ldp	x22, x21, [sp, #32]
   147a8:	ldr	x23, [sp, #16]
   147ac:	ldp	x29, x30, [sp], #64
   147b0:	ret
   147b4:	cbz	x2, 147dc <scols_init_debug@@SMARTCOLS_2.25+0x114c>
   147b8:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   147bc:	add	x8, x8, #0x79c
   147c0:	ldrb	w9, [x1], #1
   147c4:	and	w10, w0, #0xff
   147c8:	subs	x2, x2, #0x1
   147cc:	eor	w9, w10, w9
   147d0:	ldr	w9, [x8, w9, uxtw #2]
   147d4:	eor	w0, w9, w0, lsr #8
   147d8:	b.ne	147c0 <scols_init_debug@@SMARTCOLS_2.25+0x1130>  // b.any
   147dc:	ret
   147e0:	stp	x29, x30, [sp, #-80]!
   147e4:	str	x25, [sp, #16]
   147e8:	stp	x24, x23, [sp, #32]
   147ec:	stp	x22, x21, [sp, #48]
   147f0:	stp	x20, x19, [sp, #64]
   147f4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   147f8:	ldr	x8, [x8, #4048]
   147fc:	mov	x29, sp
   14800:	ldr	x21, [x8]
   14804:	ldr	x19, [x21]
   14808:	cbz	x19, 14880 <scols_init_debug@@SMARTCOLS_2.25+0x11f0>
   1480c:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14810:	adrp	x23, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   14814:	add	x22, x22, #0xb9c
   14818:	add	x23, x23, #0x6c0
   1481c:	mov	x24, x21
   14820:	b	14830 <scols_init_debug@@SMARTCOLS_2.25+0x11a0>
   14824:	sub	x24, x24, #0x8
   14828:	ldr	x19, [x24, #8]!
   1482c:	cbz	x19, 14880 <scols_init_debug@@SMARTCOLS_2.25+0x11f0>
   14830:	mov	x25, x23
   14834:	mov	x20, x22
   14838:	mov	x0, x20
   1483c:	bl	74c0 <strlen@plt>
   14840:	mov	x2, x0
   14844:	mov	x0, x19
   14848:	mov	x1, x20
   1484c:	bl	79b0 <strncmp@plt>
   14850:	cbz	w0, 14860 <scols_init_debug@@SMARTCOLS_2.25+0x11d0>
   14854:	ldr	x20, [x25], #8
   14858:	cbnz	x20, 14838 <scols_init_debug@@SMARTCOLS_2.25+0x11a8>
   1485c:	b	14828 <scols_init_debug@@SMARTCOLS_2.25+0x1198>
   14860:	ldr	x8, [x24]
   14864:	cbz	x8, 14824 <scols_init_debug@@SMARTCOLS_2.25+0x1194>
   14868:	add	x8, x24, #0x8
   1486c:	ldr	x9, [x8]
   14870:	stur	x9, [x8, #-8]
   14874:	add	x8, x8, #0x8
   14878:	cbnz	x9, 1486c <scols_init_debug@@SMARTCOLS_2.25+0x11dc>
   1487c:	b	14824 <scols_init_debug@@SMARTCOLS_2.25+0x1194>
   14880:	ldr	x19, [x21]
   14884:	cbz	x19, 14908 <scols_init_debug@@SMARTCOLS_2.25+0x1278>
   14888:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1488c:	adrp	x23, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   14890:	add	x22, x22, #0xbea
   14894:	add	x23, x23, #0x728
   14898:	b	148a8 <scols_init_debug@@SMARTCOLS_2.25+0x1218>
   1489c:	sub	x21, x21, #0x8
   148a0:	ldr	x19, [x21, #8]!
   148a4:	cbz	x19, 14908 <scols_init_debug@@SMARTCOLS_2.25+0x1278>
   148a8:	mov	x24, x23
   148ac:	mov	x20, x22
   148b0:	b	148bc <scols_init_debug@@SMARTCOLS_2.25+0x122c>
   148b4:	ldr	x20, [x24], #8
   148b8:	cbz	x20, 148a0 <scols_init_debug@@SMARTCOLS_2.25+0x1210>
   148bc:	mov	x0, x20
   148c0:	bl	74c0 <strlen@plt>
   148c4:	mov	x2, x0
   148c8:	mov	x0, x19
   148cc:	mov	x1, x20
   148d0:	bl	79b0 <strncmp@plt>
   148d4:	cbnz	w0, 148b4 <scols_init_debug@@SMARTCOLS_2.25+0x1224>
   148d8:	mov	w1, #0x2f                  	// #47
   148dc:	mov	x0, x19
   148e0:	bl	7e90 <strchr@plt>
   148e4:	cbz	x0, 148b4 <scols_init_debug@@SMARTCOLS_2.25+0x1224>
   148e8:	ldr	x8, [x21]
   148ec:	cbz	x8, 1489c <scols_init_debug@@SMARTCOLS_2.25+0x120c>
   148f0:	add	x8, x21, #0x8
   148f4:	ldr	x9, [x8]
   148f8:	stur	x9, [x8, #-8]
   148fc:	add	x8, x8, #0x8
   14900:	cbnz	x9, 148f4 <scols_init_debug@@SMARTCOLS_2.25+0x1264>
   14904:	b	1489c <scols_init_debug@@SMARTCOLS_2.25+0x120c>
   14908:	ldp	x20, x19, [sp, #64]
   1490c:	ldp	x22, x21, [sp, #48]
   14910:	ldp	x24, x23, [sp, #32]
   14914:	ldr	x25, [sp, #16]
   14918:	ldp	x29, x30, [sp], #80
   1491c:	ret
   14920:	stp	x29, x30, [sp, #-32]!
   14924:	stp	x20, x19, [sp, #16]
   14928:	mov	x29, sp
   1492c:	mov	x19, x0
   14930:	bl	76b0 <getuid@plt>
   14934:	cbnz	w0, 1497c <scols_init_debug@@SMARTCOLS_2.25+0x12ec>
   14938:	bl	7610 <geteuid@plt>
   1493c:	cbnz	w0, 1497c <scols_init_debug@@SMARTCOLS_2.25+0x12ec>
   14940:	bl	7dc0 <getgid@plt>
   14944:	mov	w20, w0
   14948:	bl	75d0 <getegid@plt>
   1494c:	cmp	w20, w0
   14950:	b.ne	1497c <scols_init_debug@@SMARTCOLS_2.25+0x12ec>  // b.any
   14954:	mov	w0, #0x3                   	// #3
   14958:	mov	w1, wzr
   1495c:	mov	w2, wzr
   14960:	mov	w3, wzr
   14964:	mov	w4, wzr
   14968:	bl	8280 <prctl@plt>
   1496c:	cbz	w0, 1497c <scols_init_debug@@SMARTCOLS_2.25+0x12ec>
   14970:	mov	x0, x19
   14974:	bl	7620 <secure_getenv@plt>
   14978:	b	14980 <scols_init_debug@@SMARTCOLS_2.25+0x12f0>
   1497c:	mov	x0, xzr
   14980:	ldp	x20, x19, [sp, #16]
   14984:	ldp	x29, x30, [sp], #32
   14988:	ret
   1498c:	cbz	x0, 149ac <scols_init_debug@@SMARTCOLS_2.25+0x131c>
   14990:	ldr	x0, [x0]
   14994:	cbz	x0, 149ac <scols_init_debug@@SMARTCOLS_2.25+0x131c>
   14998:	ldr	x8, [x0]
   1499c:	cmp	x8, x1
   149a0:	b.eq	149ac <scols_init_debug@@SMARTCOLS_2.25+0x131c>  // b.none
   149a4:	ldr	x0, [x0, #16]
   149a8:	cbnz	x0, 14998 <scols_init_debug@@SMARTCOLS_2.25+0x1308>
   149ac:	ret
   149b0:	stp	x29, x30, [sp, #-16]!
   149b4:	mov	w0, #0x1                   	// #1
   149b8:	mov	w1, #0x10                  	// #16
   149bc:	mov	x29, sp
   149c0:	bl	7a90 <calloc@plt>
   149c4:	ldp	x29, x30, [sp], #16
   149c8:	ret
   149cc:	stp	x29, x30, [sp, #-48]!
   149d0:	stp	x20, x19, [sp, #32]
   149d4:	ldr	x20, [x0]
   149d8:	mov	x19, x0
   149dc:	str	x21, [sp, #16]
   149e0:	mov	x29, sp
   149e4:	cbz	x20, 14a00 <scols_init_debug@@SMARTCOLS_2.25+0x1370>
   149e8:	ldp	x0, x21, [x20, #8]
   149ec:	bl	7d90 <free@plt>
   149f0:	mov	x0, x20
   149f4:	bl	7d90 <free@plt>
   149f8:	mov	x20, x21
   149fc:	cbnz	x21, 149e8 <scols_init_debug@@SMARTCOLS_2.25+0x1358>
   14a00:	mov	x0, x19
   14a04:	bl	7d90 <free@plt>
   14a08:	ldp	x20, x19, [sp, #32]
   14a0c:	ldr	x21, [sp, #16]
   14a10:	ldp	x29, x30, [sp], #48
   14a14:	ret
   14a18:	stp	x29, x30, [sp, #-32]!
   14a1c:	stp	x20, x19, [sp, #16]
   14a20:	mov	x29, sp
   14a24:	mov	x19, x1
   14a28:	mov	x20, x0
   14a2c:	bl	1498c <scols_init_debug@@SMARTCOLS_2.25+0x12fc>
   14a30:	cbnz	x0, 14a58 <scols_init_debug@@SMARTCOLS_2.25+0x13c8>
   14a34:	mov	w0, w19
   14a38:	bl	7d00 <getpwuid@plt>
   14a3c:	cbz	x0, 14a48 <scols_init_debug@@SMARTCOLS_2.25+0x13b8>
   14a40:	ldr	x1, [x0]
   14a44:	b	14a4c <scols_init_debug@@SMARTCOLS_2.25+0x13bc>
   14a48:	mov	x1, xzr
   14a4c:	mov	x0, x20
   14a50:	mov	x2, x19
   14a54:	bl	14a64 <scols_init_debug@@SMARTCOLS_2.25+0x13d4>
   14a58:	ldp	x20, x19, [sp, #16]
   14a5c:	ldp	x29, x30, [sp], #32
   14a60:	ret
   14a64:	stp	x29, x30, [sp, #-64]!
   14a68:	stp	x28, x23, [sp, #16]
   14a6c:	stp	x22, x21, [sp, #32]
   14a70:	stp	x20, x19, [sp, #48]
   14a74:	mov	x29, sp
   14a78:	sub	sp, sp, #0x410
   14a7c:	mov	x23, x1
   14a80:	mov	x19, x0
   14a84:	mov	w0, #0x1                   	// #1
   14a88:	mov	w1, #0x18                  	// #24
   14a8c:	mov	x22, x2
   14a90:	bl	7a90 <calloc@plt>
   14a94:	cbz	x0, 14b80 <scols_init_debug@@SMARTCOLS_2.25+0x14f0>
   14a98:	mov	x20, x0
   14a9c:	str	x22, [x0]
   14aa0:	cbz	x23, 14ad8 <scols_init_debug@@SMARTCOLS_2.25+0x1448>
   14aa4:	add	x0, sp, #0xc
   14aa8:	mov	w2, #0x100                 	// #256
   14aac:	mov	x1, x23
   14ab0:	bl	7500 <mbstowcs@plt>
   14ab4:	cbz	x0, 14b34 <scols_init_debug@@SMARTCOLS_2.25+0x14a4>
   14ab8:	add	x0, sp, #0xc
   14abc:	mov	w1, #0x100                 	// #256
   14ac0:	str	wzr, [sp, #1036]
   14ac4:	bl	7970 <wcswidth@plt>
   14ac8:	mov	w21, w0
   14acc:	cmp	w21, #0x1
   14ad0:	b.ge	14ae4 <scols_init_debug@@SMARTCOLS_2.25+0x1454>  // b.tcont
   14ad4:	b	14b48 <scols_init_debug@@SMARTCOLS_2.25+0x14b8>
   14ad8:	mov	w21, wzr
   14adc:	cmp	w21, #0x1
   14ae0:	b.lt	14b48 <scols_init_debug@@SMARTCOLS_2.25+0x14b8>  // b.tstop
   14ae4:	mov	x0, x23
   14ae8:	bl	7b50 <strdup@plt>
   14aec:	str	x0, [x20, #8]
   14af0:	cbz	x0, 14b60 <scols_init_debug@@SMARTCOLS_2.25+0x14d0>
   14af4:	ldr	x9, [x19]
   14af8:	cbz	x9, 14b10 <scols_init_debug@@SMARTCOLS_2.25+0x1480>
   14afc:	mov	x8, x9
   14b00:	ldr	x9, [x9, #16]
   14b04:	cbnz	x9, 14af8 <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   14b08:	add	x8, x8, #0x10
   14b0c:	b	14b14 <scols_init_debug@@SMARTCOLS_2.25+0x1484>
   14b10:	mov	x8, x19
   14b14:	cmp	w21, #0x0
   14b18:	str	x20, [x8]
   14b1c:	b.gt	14b70 <scols_init_debug@@SMARTCOLS_2.25+0x14e0>
   14b20:	ldr	x0, [x20, #8]
   14b24:	cbz	x0, 14b6c <scols_init_debug@@SMARTCOLS_2.25+0x14dc>
   14b28:	bl	74c0 <strlen@plt>
   14b2c:	mov	x21, x0
   14b30:	b	14b70 <scols_init_debug@@SMARTCOLS_2.25+0x14e0>
   14b34:	mov	x0, x23
   14b38:	bl	74c0 <strlen@plt>
   14b3c:	mov	x21, x0
   14b40:	cmp	w21, #0x1
   14b44:	b.ge	14ae4 <scols_init_debug@@SMARTCOLS_2.25+0x1454>  // b.tcont
   14b48:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14b4c:	add	x0, x20, #0x8
   14b50:	add	x1, x1, #0xbfe
   14b54:	mov	x2, x22
   14b58:	bl	7740 <asprintf@plt>
   14b5c:	tbz	w0, #31, 14af4 <scols_init_debug@@SMARTCOLS_2.25+0x1464>
   14b60:	mov	x0, x20
   14b64:	bl	7d90 <free@plt>
   14b68:	b	14b80 <scols_init_debug@@SMARTCOLS_2.25+0x14f0>
   14b6c:	mov	w21, wzr
   14b70:	ldr	w8, [x19, #8]
   14b74:	cmp	w8, w21
   14b78:	csel	w8, w21, w8, lt  // lt = tstop
   14b7c:	str	w8, [x19, #8]
   14b80:	add	sp, sp, #0x410
   14b84:	ldp	x20, x19, [sp, #48]
   14b88:	ldp	x22, x21, [sp, #32]
   14b8c:	ldp	x28, x23, [sp, #16]
   14b90:	ldp	x29, x30, [sp], #64
   14b94:	ret
   14b98:	stp	x29, x30, [sp, #-32]!
   14b9c:	stp	x20, x19, [sp, #16]
   14ba0:	mov	x29, sp
   14ba4:	mov	x19, x1
   14ba8:	mov	x20, x0
   14bac:	bl	1498c <scols_init_debug@@SMARTCOLS_2.25+0x12fc>
   14bb0:	cbnz	x0, 14bd8 <scols_init_debug@@SMARTCOLS_2.25+0x1548>
   14bb4:	mov	w0, w19
   14bb8:	bl	82a0 <getgrgid@plt>
   14bbc:	cbz	x0, 14bc8 <scols_init_debug@@SMARTCOLS_2.25+0x1538>
   14bc0:	ldr	x1, [x0]
   14bc4:	b	14bcc <scols_init_debug@@SMARTCOLS_2.25+0x153c>
   14bc8:	mov	x1, xzr
   14bcc:	mov	x0, x20
   14bd0:	mov	x2, x19
   14bd4:	bl	14a64 <scols_init_debug@@SMARTCOLS_2.25+0x13d4>
   14bd8:	ldp	x20, x19, [sp, #16]
   14bdc:	ldp	x29, x30, [sp], #32
   14be0:	ret
   14be4:	stp	x29, x30, [sp, #-16]!
   14be8:	mov	w1, #0xc2                  	// #194
   14bec:	movk	w1, #0x8, lsl #16
   14bf0:	mov	x29, sp
   14bf4:	bl	7c40 <mkostemp@plt>
   14bf8:	ldp	x29, x30, [sp], #16
   14bfc:	ret
   14c00:	stp	x29, x30, [sp, #-48]!
   14c04:	stp	x20, x19, [sp, #32]
   14c08:	mov	x20, x2
   14c0c:	mov	x19, x0
   14c10:	str	x21, [sp, #16]
   14c14:	mov	x29, sp
   14c18:	cbnz	x1, 14c2c <scols_init_debug@@SMARTCOLS_2.25+0x159c>
   14c1c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14c20:	add	x0, x0, #0xc02
   14c24:	bl	8250 <getenv@plt>
   14c28:	mov	x1, x0
   14c2c:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14c30:	add	x8, x8, #0xc09
   14c34:	cmp	x1, #0x0
   14c38:	csel	x2, x8, x1, eq  // eq = none
   14c3c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14c40:	add	x1, x1, #0xc0f
   14c44:	add	x0, x29, #0x18
   14c48:	mov	x3, x20
   14c4c:	bl	7740 <asprintf@plt>
   14c50:	tbnz	w0, #31, 14c98 <scols_init_debug@@SMARTCOLS_2.25+0x1608>
   14c54:	mov	w0, #0x3f                  	// #63
   14c58:	bl	81c0 <umask@plt>
   14c5c:	ldr	x8, [x29, #24]
   14c60:	mov	w21, w0
   14c64:	mov	x0, x8
   14c68:	bl	14be4 <scols_init_debug@@SMARTCOLS_2.25+0x1554>
   14c6c:	mov	w20, w0
   14c70:	mov	w0, w21
   14c74:	bl	81c0 <umask@plt>
   14c78:	cmn	w20, #0x1
   14c7c:	b.ne	14c8c <scols_init_debug@@SMARTCOLS_2.25+0x15fc>  // b.any
   14c80:	ldr	x0, [x29, #24]
   14c84:	bl	7d90 <free@plt>
   14c88:	str	xzr, [x29, #24]
   14c8c:	ldr	x8, [x29, #24]
   14c90:	str	x8, [x19]
   14c94:	b	14c9c <scols_init_debug@@SMARTCOLS_2.25+0x160c>
   14c98:	mov	w20, #0xffffffff            	// #-1
   14c9c:	mov	w0, w20
   14ca0:	ldp	x20, x19, [sp, #32]
   14ca4:	ldr	x21, [sp, #16]
   14ca8:	ldp	x29, x30, [sp], #48
   14cac:	ret
   14cb0:	stp	x29, x30, [sp, #-48]!
   14cb4:	mov	w2, w1
   14cb8:	mov	w1, #0x406                 	// #1030
   14cbc:	str	x21, [sp, #16]
   14cc0:	stp	x20, x19, [sp, #32]
   14cc4:	mov	x29, sp
   14cc8:	mov	w20, w0
   14ccc:	bl	7ef0 <fcntl@plt>
   14cd0:	mov	w19, w0
   14cd4:	tbnz	w0, #31, 14cec <scols_init_debug@@SMARTCOLS_2.25+0x165c>
   14cd8:	mov	w0, w19
   14cdc:	ldp	x20, x19, [sp, #32]
   14ce0:	ldr	x21, [sp, #16]
   14ce4:	ldp	x29, x30, [sp], #48
   14ce8:	ret
   14cec:	mov	w0, w20
   14cf0:	bl	7560 <dup@plt>
   14cf4:	mov	w19, w0
   14cf8:	tbnz	w0, #31, 14cd8 <scols_init_debug@@SMARTCOLS_2.25+0x1648>
   14cfc:	mov	w1, #0x1                   	// #1
   14d00:	mov	w0, w19
   14d04:	bl	7ef0 <fcntl@plt>
   14d08:	tbnz	w0, #31, 14d20 <scols_init_debug@@SMARTCOLS_2.25+0x1690>
   14d0c:	orr	w2, w0, #0x1
   14d10:	mov	w1, #0x2                   	// #2
   14d14:	mov	w0, w19
   14d18:	bl	7ef0 <fcntl@plt>
   14d1c:	tbz	w0, #31, 14cd8 <scols_init_debug@@SMARTCOLS_2.25+0x1648>
   14d20:	bl	8220 <__errno_location@plt>
   14d24:	ldr	w21, [x0]
   14d28:	mov	x20, x0
   14d2c:	mov	w0, w19
   14d30:	bl	7b90 <close@plt>
   14d34:	mov	w19, #0xffffffff            	// #-1
   14d38:	str	w21, [x20]
   14d3c:	b	14cd8 <scols_init_debug@@SMARTCOLS_2.25+0x1648>
   14d40:	stp	x29, x30, [sp, #-16]!
   14d44:	mov	x29, sp
   14d48:	bl	8310 <getdtablesize@plt>
   14d4c:	ldp	x29, x30, [sp], #16
   14d50:	ret
   14d54:	sub	sp, sp, #0x50
   14d58:	stp	x20, x19, [sp, #64]
   14d5c:	mov	x20, x0
   14d60:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14d64:	add	x0, x0, #0xc1c
   14d68:	stp	x29, x30, [sp, #16]
   14d6c:	stp	x24, x23, [sp, #32]
   14d70:	stp	x22, x21, [sp, #48]
   14d74:	add	x29, sp, #0x10
   14d78:	mov	x19, x1
   14d7c:	bl	76d0 <opendir@plt>
   14d80:	cbz	x0, 14e3c <scols_init_debug@@SMARTCOLS_2.25+0x17ac>
   14d84:	mov	x21, x0
   14d88:	bl	14e80 <scols_init_debug@@SMARTCOLS_2.25+0x17f0>
   14d8c:	cbz	x0, 14e1c <scols_init_debug@@SMARTCOLS_2.25+0x178c>
   14d90:	mov	x23, x0
   14d94:	bl	8220 <__errno_location@plt>
   14d98:	mov	x22, x0
   14d9c:	b	14db0 <scols_init_debug@@SMARTCOLS_2.25+0x1720>
   14da0:	mov	x0, x21
   14da4:	bl	14e80 <scols_init_debug@@SMARTCOLS_2.25+0x17f0>
   14da8:	mov	x23, x0
   14dac:	cbz	x0, 14e1c <scols_init_debug@@SMARTCOLS_2.25+0x178c>
   14db0:	add	x24, x23, #0x13
   14db4:	add	x1, sp, #0x8
   14db8:	mov	w2, #0xa                   	// #10
   14dbc:	mov	x0, x24
   14dc0:	str	wzr, [x22]
   14dc4:	bl	7d40 <strtol@plt>
   14dc8:	ldr	w8, [x22]
   14dcc:	cbnz	w8, 14da0 <scols_init_debug@@SMARTCOLS_2.25+0x1710>
   14dd0:	ldr	x8, [sp, #8]
   14dd4:	cmp	x8, x24
   14dd8:	b.eq	14da0 <scols_init_debug@@SMARTCOLS_2.25+0x1710>  // b.none
   14ddc:	cbz	x8, 14da0 <scols_init_debug@@SMARTCOLS_2.25+0x1710>
   14de0:	ldrb	w8, [x8]
   14de4:	cbnz	w8, 14da0 <scols_init_debug@@SMARTCOLS_2.25+0x1710>
   14de8:	mov	x23, x0
   14dec:	mov	x0, x21
   14df0:	bl	7f40 <dirfd@plt>
   14df4:	cmp	w0, w23
   14df8:	b.eq	14da0 <scols_init_debug@@SMARTCOLS_2.25+0x1710>  // b.none
   14dfc:	mov	w0, w23
   14e00:	mov	x1, x20
   14e04:	mov	x2, x19
   14e08:	bl	14f04 <scols_init_debug@@SMARTCOLS_2.25+0x1874>
   14e0c:	cbnz	w0, 14da0 <scols_init_debug@@SMARTCOLS_2.25+0x1710>
   14e10:	mov	w0, w23
   14e14:	bl	7b90 <close@plt>
   14e18:	b	14da0 <scols_init_debug@@SMARTCOLS_2.25+0x1710>
   14e1c:	mov	x0, x21
   14e20:	bl	7b60 <closedir@plt>
   14e24:	ldp	x20, x19, [sp, #64]
   14e28:	ldp	x22, x21, [sp, #48]
   14e2c:	ldp	x24, x23, [sp, #32]
   14e30:	ldp	x29, x30, [sp, #16]
   14e34:	add	sp, sp, #0x50
   14e38:	ret
   14e3c:	bl	14d40 <scols_init_debug@@SMARTCOLS_2.25+0x16b0>
   14e40:	cmp	w0, #0x1
   14e44:	b.lt	14e24 <scols_init_debug@@SMARTCOLS_2.25+0x1794>  // b.tstop
   14e48:	mov	w21, w0
   14e4c:	mov	w22, wzr
   14e50:	b	14e60 <scols_init_debug@@SMARTCOLS_2.25+0x17d0>
   14e54:	add	w22, w22, #0x1
   14e58:	cmp	w21, w22
   14e5c:	b.eq	14e24 <scols_init_debug@@SMARTCOLS_2.25+0x1794>  // b.none
   14e60:	mov	w0, w22
   14e64:	mov	x1, x20
   14e68:	mov	x2, x19
   14e6c:	bl	14f04 <scols_init_debug@@SMARTCOLS_2.25+0x1874>
   14e70:	cbnz	w0, 14e54 <scols_init_debug@@SMARTCOLS_2.25+0x17c4>
   14e74:	mov	w0, w22
   14e78:	bl	7b90 <close@plt>
   14e7c:	b	14e54 <scols_init_debug@@SMARTCOLS_2.25+0x17c4>
   14e80:	stp	x29, x30, [sp, #-64]!
   14e84:	str	x23, [sp, #16]
   14e88:	stp	x22, x21, [sp, #32]
   14e8c:	stp	x20, x19, [sp, #48]
   14e90:	mov	x29, sp
   14e94:	mov	x19, x0
   14e98:	bl	7b10 <readdir@plt>
   14e9c:	mov	x20, x0
   14ea0:	cbz	x0, 14eec <scols_init_debug@@SMARTCOLS_2.25+0x185c>
   14ea4:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14ea8:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   14eac:	add	x21, x21, #0xc2b
   14eb0:	add	x22, x22, #0xc2a
   14eb4:	b	14ec8 <scols_init_debug@@SMARTCOLS_2.25+0x1838>
   14eb8:	mov	x0, x19
   14ebc:	bl	7b10 <readdir@plt>
   14ec0:	mov	x20, x0
   14ec4:	cbz	x0, 14eec <scols_init_debug@@SMARTCOLS_2.25+0x185c>
   14ec8:	add	x23, x20, #0x13
   14ecc:	mov	x0, x23
   14ed0:	mov	x1, x21
   14ed4:	bl	7cf0 <strcmp@plt>
   14ed8:	cbz	w0, 14eb8 <scols_init_debug@@SMARTCOLS_2.25+0x1828>
   14edc:	mov	x0, x23
   14ee0:	mov	x1, x22
   14ee4:	bl	7cf0 <strcmp@plt>
   14ee8:	cbz	w0, 14eb8 <scols_init_debug@@SMARTCOLS_2.25+0x1828>
   14eec:	mov	x0, x20
   14ef0:	ldp	x20, x19, [sp, #48]
   14ef4:	ldp	x22, x21, [sp, #32]
   14ef8:	ldr	x23, [sp, #16]
   14efc:	ldp	x29, x30, [sp], #64
   14f00:	ret
   14f04:	cbz	x2, 14f20 <scols_init_debug@@SMARTCOLS_2.25+0x1890>
   14f08:	ldr	w8, [x1]
   14f0c:	cmp	w8, w0
   14f10:	b.eq	14f28 <scols_init_debug@@SMARTCOLS_2.25+0x1898>  // b.none
   14f14:	subs	x2, x2, #0x1
   14f18:	add	x1, x1, #0x4
   14f1c:	b.ne	14f08 <scols_init_debug@@SMARTCOLS_2.25+0x1878>  // b.any
   14f20:	mov	w0, wzr
   14f24:	ret
   14f28:	mov	w0, #0x1                   	// #1
   14f2c:	ret
   14f30:	stp	x29, x30, [sp, #-80]!
   14f34:	str	x25, [sp, #16]
   14f38:	stp	x24, x23, [sp, #32]
   14f3c:	stp	x22, x21, [sp, #48]
   14f40:	stp	x20, x19, [sp, #64]
   14f44:	mov	x29, sp
   14f48:	cbz	x0, 14ffc <scols_init_debug@@SMARTCOLS_2.25+0x196c>
   14f4c:	ldrb	w8, [x0]
   14f50:	cbz	w8, 14ffc <scols_init_debug@@SMARTCOLS_2.25+0x196c>
   14f54:	mov	w19, w1
   14f58:	bl	7b50 <strdup@plt>
   14f5c:	cbz	x0, 15010 <scols_init_debug@@SMARTCOLS_2.25+0x1980>
   14f60:	mov	x8, x0
   14f64:	ldrb	w9, [x8], #1
   14f68:	mov	x20, x0
   14f6c:	mov	w21, wzr
   14f70:	mov	w25, #0x2f                  	// #47
   14f74:	cmp	w9, #0x2f
   14f78:	csel	x22, x8, x0, eq  // eq = none
   14f7c:	b	14f98 <scols_init_debug@@SMARTCOLS_2.25+0x1908>
   14f80:	mov	w21, wzr
   14f84:	cbz	x23, 14ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1964>
   14f88:	strb	w25, [x23], #1
   14f8c:	mov	w8, #0x1                   	// #1
   14f90:	mov	x22, x23
   14f94:	tbz	w8, #0, 15004 <scols_init_debug@@SMARTCOLS_2.25+0x1974>
   14f98:	ldrb	w8, [x22]
   14f9c:	cbz	w8, 15004 <scols_init_debug@@SMARTCOLS_2.25+0x1974>
   14fa0:	mov	w1, #0x2f                  	// #47
   14fa4:	mov	x0, x22
   14fa8:	bl	7e90 <strchr@plt>
   14fac:	mov	x23, x0
   14fb0:	cbz	x0, 14fb8 <scols_init_debug@@SMARTCOLS_2.25+0x1928>
   14fb4:	strb	wzr, [x23]
   14fb8:	ldrb	w8, [x22]
   14fbc:	cbz	w8, 14f84 <scols_init_debug@@SMARTCOLS_2.25+0x18f4>
   14fc0:	mov	x0, x20
   14fc4:	mov	w1, w19
   14fc8:	bl	8330 <mkdir@plt>
   14fcc:	cbz	w0, 14f80 <scols_init_debug@@SMARTCOLS_2.25+0x18f0>
   14fd0:	mov	w24, w0
   14fd4:	bl	8220 <__errno_location@plt>
   14fd8:	ldr	w8, [x0]
   14fdc:	mov	w21, wzr
   14fe0:	cmp	w8, #0x11
   14fe4:	b.eq	14f84 <scols_init_debug@@SMARTCOLS_2.25+0x18f4>  // b.none
   14fe8:	mov	w8, wzr
   14fec:	mov	w21, w24
   14ff0:	b	14f94 <scols_init_debug@@SMARTCOLS_2.25+0x1904>
   14ff4:	mov	w8, wzr
   14ff8:	b	14f94 <scols_init_debug@@SMARTCOLS_2.25+0x1904>
   14ffc:	mov	w21, #0xffffffea            	// #-22
   15000:	b	15014 <scols_init_debug@@SMARTCOLS_2.25+0x1984>
   15004:	mov	x0, x20
   15008:	bl	7d90 <free@plt>
   1500c:	b	15014 <scols_init_debug@@SMARTCOLS_2.25+0x1984>
   15010:	mov	w21, #0xfffffff4            	// #-12
   15014:	mov	w0, w21
   15018:	ldp	x20, x19, [sp, #64]
   1501c:	ldp	x22, x21, [sp, #48]
   15020:	ldp	x24, x23, [sp, #32]
   15024:	ldr	x25, [sp, #16]
   15028:	ldp	x29, x30, [sp], #80
   1502c:	ret
   15030:	stp	x29, x30, [sp, #-16]!
   15034:	mov	x29, sp
   15038:	cbz	x0, 15044 <scols_init_debug@@SMARTCOLS_2.25+0x19b4>
   1503c:	mov	w1, #0x2f                  	// #47
   15040:	bl	7bc0 <strrchr@plt>
   15044:	cbz	x0, 1504c <scols_init_debug@@SMARTCOLS_2.25+0x19bc>
   15048:	strb	wzr, [x0], #1
   1504c:	ldp	x29, x30, [sp], #16
   15050:	ret
   15054:	sub	sp, sp, #0xb0
   15058:	stp	x29, x30, [sp, #128]
   1505c:	stp	x22, x21, [sp, #144]
   15060:	stp	x20, x19, [sp, #160]
   15064:	add	x29, sp, #0x80
   15068:	mov	w22, w3
   1506c:	mov	x21, x2
   15070:	mov	x19, x1
   15074:	mov	x20, x0
   15078:	bl	1513c <scols_init_debug@@SMARTCOLS_2.25+0x1aac>
   1507c:	cbz	w0, 150b4 <scols_init_debug@@SMARTCOLS_2.25+0x1a24>
   15080:	mov	w0, wzr
   15084:	mov	w8, #0x9                   	// #9
   15088:	str	w8, [x19]
   1508c:	cbz	x21, 150ac <scols_init_debug@@SMARTCOLS_2.25+0x1a1c>
   15090:	cbz	w22, 150ac <scols_init_debug@@SMARTCOLS_2.25+0x1a1c>
   15094:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   15098:	sxtw	x2, w22
   1509c:	add	x1, x1, #0xc2d
   150a0:	mov	x0, x21
   150a4:	bl	15294 <scols_init_debug@@SMARTCOLS_2.25+0x1c04>
   150a8:	mov	w0, wzr
   150ac:	cbnz	w0, 15128 <scols_init_debug@@SMARTCOLS_2.25+0x1a98>
   150b0:	b	150cc <scols_init_debug@@SMARTCOLS_2.25+0x1a3c>
   150b4:	mov	x0, x20
   150b8:	mov	x1, x19
   150bc:	mov	x2, x21
   150c0:	mov	w3, w22
   150c4:	bl	152bc <scols_init_debug@@SMARTCOLS_2.25+0x1c2c>
   150c8:	cbnz	w0, 15128 <scols_init_debug@@SMARTCOLS_2.25+0x1a98>
   150cc:	mov	x1, sp
   150d0:	mov	x0, x20
   150d4:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   150d8:	cbnz	w0, 15124 <scols_init_debug@@SMARTCOLS_2.25+0x1a94>
   150dc:	ldr	w8, [sp, #16]
   150e0:	and	w8, w8, #0xf000
   150e4:	cmp	w8, #0x6, lsl #12
   150e8:	b.ne	15124 <scols_init_debug@@SMARTCOLS_2.25+0x1a94>  // b.any
   150ec:	mov	w1, #0x80                  	// #128
   150f0:	movk	w1, #0x8, lsl #16
   150f4:	mov	x0, x20
   150f8:	bl	7940 <open@plt>
   150fc:	tbnz	w0, #31, 15108 <scols_init_debug@@SMARTCOLS_2.25+0x1a78>
   15100:	bl	7b90 <close@plt>
   15104:	b	15124 <scols_init_debug@@SMARTCOLS_2.25+0x1a94>
   15108:	bl	8220 <__errno_location@plt>
   1510c:	ldr	w8, [x0]
   15110:	cmp	w8, #0x10
   15114:	b.ne	15124 <scols_init_debug@@SMARTCOLS_2.25+0x1a94>  // b.any
   15118:	ldr	w8, [x19]
   1511c:	orr	w8, w8, #0x10
   15120:	str	w8, [x19]
   15124:	mov	w0, wzr
   15128:	ldp	x20, x19, [sp, #160]
   1512c:	ldp	x22, x21, [sp, #144]
   15130:	ldp	x29, x30, [sp, #128]
   15134:	add	sp, sp, #0xb0
   15138:	ret
   1513c:	stp	x29, x30, [sp, #-48]!
   15140:	stp	x28, x21, [sp, #16]
   15144:	stp	x20, x19, [sp, #32]
   15148:	mov	x29, sp
   1514c:	sub	sp, sp, #0x480
   15150:	mov	x1, sp
   15154:	mov	x19, x0
   15158:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   1515c:	cbnz	w0, 15178 <scols_init_debug@@SMARTCOLS_2.25+0x1ae8>
   15160:	ldr	w8, [sp, #16]
   15164:	and	w8, w8, #0xf000
   15168:	cmp	w8, #0x6, lsl #12
   1516c:	b.ne	15178 <scols_init_debug@@SMARTCOLS_2.25+0x1ae8>  // b.any
   15170:	ldr	x21, [sp, #32]
   15174:	b	1517c <scols_init_debug@@SMARTCOLS_2.25+0x1aec>
   15178:	mov	x21, xzr
   1517c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   15180:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   15184:	add	x0, x0, #0xc34
   15188:	add	x1, x1, #0x32a
   1518c:	bl	7890 <fopen@plt>
   15190:	cbz	x0, 151e4 <scols_init_debug@@SMARTCOLS_2.25+0x1b54>
   15194:	mov	x20, x0
   15198:	add	x0, sp, #0x80
   1519c:	mov	w1, #0x400                 	// #1024
   151a0:	mov	x2, x20
   151a4:	bl	7680 <fgets_unlocked@plt>
   151a8:	cbz	x0, 15270 <scols_init_debug@@SMARTCOLS_2.25+0x1be0>
   151ac:	ldrb	w8, [sp, #128]
   151b0:	cbz	w8, 151ec <scols_init_debug@@SMARTCOLS_2.25+0x1b5c>
   151b4:	ldr	x8, [sp, #128]
   151b8:	ldrb	w9, [sp, #136]
   151bc:	mov	x10, #0x6946                	// #26950
   151c0:	movk	x10, #0x656c, lsl #16
   151c4:	movk	x10, #0x616e, lsl #32
   151c8:	movk	x10, #0x656d, lsl #48
   151cc:	mov	w11, #0x9                   	// #9
   151d0:	eor	x8, x8, x10
   151d4:	eor	x9, x9, x11
   151d8:	orr	x8, x8, x9
   151dc:	cbnz	x8, 15200 <scols_init_debug@@SMARTCOLS_2.25+0x1b70>
   151e0:	b	151ec <scols_init_debug@@SMARTCOLS_2.25+0x1b5c>
   151e4:	mov	w19, wzr
   151e8:	b	1527c <scols_init_debug@@SMARTCOLS_2.25+0x1bec>
   151ec:	add	x0, sp, #0x80
   151f0:	mov	w1, #0x400                 	// #1024
   151f4:	mov	x2, x20
   151f8:	bl	7680 <fgets_unlocked@plt>
   151fc:	cbz	x0, 15270 <scols_init_debug@@SMARTCOLS_2.25+0x1be0>
   15200:	add	x0, sp, #0x80
   15204:	mov	w1, #0x20                  	// #32
   15208:	bl	7e90 <strchr@plt>
   1520c:	cbz	x0, 15214 <scols_init_debug@@SMARTCOLS_2.25+0x1b84>
   15210:	strb	wzr, [x0]
   15214:	add	x0, sp, #0x80
   15218:	mov	w1, #0x9                   	// #9
   1521c:	bl	7e90 <strchr@plt>
   15220:	cbz	x0, 15228 <scols_init_debug@@SMARTCOLS_2.25+0x1b98>
   15224:	strb	wzr, [x0]
   15228:	add	x0, sp, #0x80
   1522c:	mov	x1, x19
   15230:	bl	7cf0 <strcmp@plt>
   15234:	cbz	w0, 15268 <scols_init_debug@@SMARTCOLS_2.25+0x1bd8>
   15238:	cbz	x21, 151ec <scols_init_debug@@SMARTCOLS_2.25+0x1b5c>
   1523c:	add	x0, sp, #0x80
   15240:	mov	x1, sp
   15244:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   15248:	cbnz	w0, 151ec <scols_init_debug@@SMARTCOLS_2.25+0x1b5c>
   1524c:	ldr	w8, [sp, #16]
   15250:	and	w8, w8, #0xf000
   15254:	cmp	w8, #0x6, lsl #12
   15258:	b.ne	151ec <scols_init_debug@@SMARTCOLS_2.25+0x1b5c>  // b.any
   1525c:	ldr	x8, [sp, #32]
   15260:	cmp	x21, x8
   15264:	b.ne	151ec <scols_init_debug@@SMARTCOLS_2.25+0x1b5c>  // b.any
   15268:	mov	w19, #0x1                   	// #1
   1526c:	b	15274 <scols_init_debug@@SMARTCOLS_2.25+0x1be4>
   15270:	mov	w19, wzr
   15274:	mov	x0, x20
   15278:	bl	7840 <fclose@plt>
   1527c:	mov	w0, w19
   15280:	add	sp, sp, #0x480
   15284:	ldp	x20, x19, [sp, #32]
   15288:	ldp	x28, x21, [sp, #16]
   1528c:	ldp	x29, x30, [sp], #48
   15290:	ret
   15294:	stp	x29, x30, [sp, #-32]!
   15298:	str	x19, [sp, #16]
   1529c:	sub	x19, x2, #0x1
   152a0:	mov	x2, x19
   152a4:	mov	x29, sp
   152a8:	bl	8160 <strncpy@plt>
   152ac:	strb	wzr, [x0, x19]
   152b0:	ldr	x19, [sp, #16]
   152b4:	ldp	x29, x30, [sp], #32
   152b8:	ret
   152bc:	stp	x29, x30, [sp, #-64]!
   152c0:	stp	x22, x21, [sp, #32]
   152c4:	stp	x20, x19, [sp, #48]
   152c8:	mov	w19, w3
   152cc:	mov	x21, x2
   152d0:	mov	x20, x1
   152d4:	mov	x22, x0
   152d8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   152dc:	add	x0, x0, #0xc4a
   152e0:	mov	x1, x22
   152e4:	mov	x2, x20
   152e8:	mov	x3, x21
   152ec:	mov	w4, w19
   152f0:	str	x23, [sp, #16]
   152f4:	mov	x29, sp
   152f8:	bl	153a4 <scols_init_debug@@SMARTCOLS_2.25+0x1d14>
   152fc:	mov	w23, w0
   15300:	cbz	w0, 1533c <scols_init_debug@@SMARTCOLS_2.25+0x1cac>
   15304:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   15308:	add	x0, x0, #0xc4a
   1530c:	mov	w1, #0x4                   	// #4
   15310:	bl	7c60 <access@plt>
   15314:	cbz	w0, 1534c <scols_init_debug@@SMARTCOLS_2.25+0x1cbc>
   15318:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1531c:	add	x0, x0, #0xc57
   15320:	mov	x1, x22
   15324:	mov	x2, x20
   15328:	mov	x3, x21
   1532c:	mov	w4, w19
   15330:	bl	153a4 <scols_init_debug@@SMARTCOLS_2.25+0x1d14>
   15334:	mov	w23, w0
   15338:	b	15350 <scols_init_debug@@SMARTCOLS_2.25+0x1cc0>
   1533c:	ldr	w8, [x20]
   15340:	cbz	w8, 15304 <scols_init_debug@@SMARTCOLS_2.25+0x1c74>
   15344:	mov	w23, wzr
   15348:	b	15350 <scols_init_debug@@SMARTCOLS_2.25+0x1cc0>
   1534c:	str	wzr, [x20]
   15350:	mov	w0, w23
   15354:	ldp	x20, x19, [sp, #48]
   15358:	ldp	x22, x21, [sp, #32]
   1535c:	ldr	x23, [sp, #16]
   15360:	ldp	x29, x30, [sp], #64
   15364:	ret
   15368:	sub	sp, sp, #0x20
   1536c:	stp	x29, x30, [sp, #16]
   15370:	add	x29, sp, #0x10
   15374:	sub	x1, x29, #0x4
   15378:	mov	x2, xzr
   1537c:	mov	w3, wzr
   15380:	stur	wzr, [x29, #-4]
   15384:	bl	15054 <scols_init_debug@@SMARTCOLS_2.25+0x19c4>
   15388:	ldur	w8, [x29, #-4]
   1538c:	ldp	x29, x30, [sp, #16]
   15390:	cmp	w0, #0x0
   15394:	and	w8, w8, #0x1
   15398:	csel	w0, w8, wzr, eq  // eq = none
   1539c:	add	sp, sp, #0x20
   153a0:	ret
   153a4:	sub	sp, sp, #0xe0
   153a8:	stp	x24, x23, [sp, #176]
   153ac:	mov	x23, x1
   153b0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   153b4:	add	x1, x1, #0x62d
   153b8:	stp	x29, x30, [sp, #128]
   153bc:	stp	x28, x27, [sp, #144]
   153c0:	stp	x26, x25, [sp, #160]
   153c4:	stp	x22, x21, [sp, #192]
   153c8:	stp	x20, x19, [sp, #208]
   153cc:	add	x29, sp, #0x80
   153d0:	mov	w22, w4
   153d4:	mov	x21, x3
   153d8:	mov	x20, x2
   153dc:	str	wzr, [x2]
   153e0:	bl	7ab0 <setmntent@plt>
   153e4:	cbz	x0, 1540c <scols_init_debug@@SMARTCOLS_2.25+0x1d7c>
   153e8:	mov	x19, x0
   153ec:	mov	x1, sp
   153f0:	mov	x0, x23
   153f4:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   153f8:	cbz	w0, 15418 <scols_init_debug@@SMARTCOLS_2.25+0x1d88>
   153fc:	mov	x27, xzr
   15400:	mov	x26, xzr
   15404:	mov	x28, xzr
   15408:	b	15440 <scols_init_debug@@SMARTCOLS_2.25+0x1db0>
   1540c:	bl	8220 <__errno_location@plt>
   15410:	ldr	w20, [x0]
   15414:	b	15634 <scols_init_debug@@SMARTCOLS_2.25+0x1fa4>
   15418:	ldr	w8, [sp, #16]
   1541c:	and	w8, w8, #0xf000
   15420:	cmp	w8, #0x6, lsl #12
   15424:	b.ne	15438 <scols_init_debug@@SMARTCOLS_2.25+0x1da8>  // b.any
   15428:	ldr	x26, [sp, #32]
   1542c:	mov	x27, xzr
   15430:	mov	x28, xzr
   15434:	b	15440 <scols_init_debug@@SMARTCOLS_2.25+0x1db0>
   15438:	ldp	x27, x28, [sp]
   1543c:	mov	x26, xzr
   15440:	mov	x0, x19
   15444:	bl	8120 <getmntent@plt>
   15448:	cbz	x0, 15578 <scols_init_debug@@SMARTCOLS_2.25+0x1ee8>
   1544c:	mov	x24, x0
   15450:	b	15464 <scols_init_debug@@SMARTCOLS_2.25+0x1dd4>
   15454:	mov	x0, x19
   15458:	bl	8120 <getmntent@plt>
   1545c:	mov	x24, x0
   15460:	cbz	x0, 15578 <scols_init_debug@@SMARTCOLS_2.25+0x1ee8>
   15464:	ldr	x25, [x24]
   15468:	ldrb	w8, [x25]
   1546c:	cmp	w8, #0x2f
   15470:	b.ne	15454 <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>  // b.any
   15474:	mov	x0, x23
   15478:	mov	x1, x25
   1547c:	bl	7cf0 <strcmp@plt>
   15480:	cbz	w0, 15504 <scols_init_debug@@SMARTCOLS_2.25+0x1e74>
   15484:	mov	x1, sp
   15488:	mov	x0, x25
   1548c:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   15490:	cbnz	w0, 15454 <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>
   15494:	ldr	w8, [sp, #16]
   15498:	and	w8, w8, #0xf000
   1549c:	cmp	w8, #0x6, lsl #12
   154a0:	b.ne	154e8 <scols_init_debug@@SMARTCOLS_2.25+0x1e58>  // b.any
   154a4:	cbz	x26, 154b4 <scols_init_debug@@SMARTCOLS_2.25+0x1e24>
   154a8:	ldr	x8, [sp, #32]
   154ac:	cmp	x26, x8
   154b0:	b.eq	15504 <scols_init_debug@@SMARTCOLS_2.25+0x1e74>  // b.none
   154b4:	cbz	x27, 15454 <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>
   154b8:	ldr	x0, [sp, #32]
   154bc:	bl	7c90 <gnu_dev_major@plt>
   154c0:	cmp	w0, #0x7
   154c4:	b.ne	15454 <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>  // b.any
   154c8:	ldr	x0, [x24]
   154cc:	mov	x1, x23
   154d0:	mov	x2, xzr
   154d4:	mov	x3, xzr
   154d8:	mov	w4, wzr
   154dc:	bl	20b0c <scols_init_debug@@SMARTCOLS_2.25+0xd47c>
   154e0:	cbz	w0, 15454 <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>
   154e4:	b	15504 <scols_init_debug@@SMARTCOLS_2.25+0x1e74>
   154e8:	cbz	x27, 15454 <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>
   154ec:	ldr	x8, [sp]
   154f0:	cmp	x27, x8
   154f4:	b.ne	15454 <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>  // b.any
   154f8:	ldr	x8, [sp, #8]
   154fc:	cmp	x28, x8
   15500:	b.ne	15454 <scols_init_debug@@SMARTCOLS_2.25+0x1dc4>  // b.any
   15504:	ldr	x0, [x24, #8]
   15508:	mov	x1, sp
   1550c:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   15510:	tbnz	w0, #31, 155ec <scols_init_debug@@SMARTCOLS_2.25+0x1f5c>
   15514:	cbz	x26, 15524 <scols_init_debug@@SMARTCOLS_2.25+0x1e94>
   15518:	ldr	x8, [sp]
   1551c:	cmp	x8, x26
   15520:	b.ne	15628 <scols_init_debug@@SMARTCOLS_2.25+0x1f98>  // b.any
   15524:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   15528:	mov	w8, #0x1                   	// #1
   1552c:	add	x1, x1, #0xc61
   15530:	mov	x0, x24
   15534:	str	w8, [x20]
   15538:	bl	7e40 <hasmntopt@plt>
   1553c:	cbz	x0, 1554c <scols_init_debug@@SMARTCOLS_2.25+0x1ebc>
   15540:	ldr	w8, [x20]
   15544:	orr	w8, w8, #0x4
   15548:	str	w8, [x20]
   1554c:	cbz	x21, 15560 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>
   15550:	ldr	x1, [x24, #8]
   15554:	sxtw	x2, w22
   15558:	mov	x0, x21
   1555c:	bl	15294 <scols_init_debug@@SMARTCOLS_2.25+0x1c04>
   15560:	ldr	x0, [x24, #8]
   15564:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   15568:	add	x1, x1, #0x394
   1556c:	bl	7cf0 <strcmp@plt>
   15570:	cbnz	w0, 15628 <scols_init_debug@@SMARTCOLS_2.25+0x1f98>
   15574:	b	155bc <scols_init_debug@@SMARTCOLS_2.25+0x1f2c>
   15578:	cbz	x26, 15628 <scols_init_debug@@SMARTCOLS_2.25+0x1f98>
   1557c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   15580:	add	x0, x0, #0x394
   15584:	mov	x1, sp
   15588:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   1558c:	cbnz	w0, 15628 <scols_init_debug@@SMARTCOLS_2.25+0x1f98>
   15590:	ldr	x8, [sp]
   15594:	cmp	x8, x26
   15598:	b.ne	15628 <scols_init_debug@@SMARTCOLS_2.25+0x1f98>  // b.any
   1559c:	mov	w8, #0x1                   	// #1
   155a0:	str	w8, [x20]
   155a4:	cbz	x21, 155bc <scols_init_debug@@SMARTCOLS_2.25+0x1f2c>
   155a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   155ac:	sxtw	x2, w22
   155b0:	add	x1, x1, #0x394
   155b4:	mov	x0, x21
   155b8:	bl	15294 <scols_init_debug@@SMARTCOLS_2.25+0x1c04>
   155bc:	ldr	w8, [x20]
   155c0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   155c4:	mov	w1, #0x42                  	// #66
   155c8:	add	x0, x0, #0xc64
   155cc:	orr	w8, w8, #0x2
   155d0:	movk	w1, #0x8, lsl #16
   155d4:	mov	w2, #0x180                 	// #384
   155d8:	str	w8, [x20]
   155dc:	bl	7940 <open@plt>
   155e0:	tbnz	w0, #31, 15600 <scols_init_debug@@SMARTCOLS_2.25+0x1f70>
   155e4:	bl	7b90 <close@plt>
   155e8:	b	1561c <scols_init_debug@@SMARTCOLS_2.25+0x1f8c>
   155ec:	bl	8220 <__errno_location@plt>
   155f0:	ldr	w8, [x0]
   155f4:	cmp	w8, #0x2
   155f8:	csel	w20, wzr, w8, eq  // eq = none
   155fc:	b	1562c <scols_init_debug@@SMARTCOLS_2.25+0x1f9c>
   15600:	bl	8220 <__errno_location@plt>
   15604:	ldr	w8, [x0]
   15608:	cmp	w8, #0x1e
   1560c:	b.ne	1561c <scols_init_debug@@SMARTCOLS_2.25+0x1f8c>  // b.any
   15610:	ldr	w8, [x20]
   15614:	orr	w8, w8, #0x4
   15618:	str	w8, [x20]
   1561c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   15620:	add	x0, x0, #0xc64
   15624:	bl	8300 <unlink@plt>
   15628:	mov	w20, wzr
   1562c:	mov	x0, x19
   15630:	bl	7ad0 <endmntent@plt>
   15634:	mov	w0, w20
   15638:	ldp	x20, x19, [sp, #208]
   1563c:	ldp	x22, x21, [sp, #192]
   15640:	ldp	x24, x23, [sp, #176]
   15644:	ldp	x26, x25, [sp, #160]
   15648:	ldp	x28, x27, [sp, #144]
   1564c:	ldp	x29, x30, [sp, #128]
   15650:	add	sp, sp, #0xe0
   15654:	ret
   15658:	sub	sp, sp, #0x20
   1565c:	stp	x29, x30, [sp, #16]
   15660:	add	x29, sp, #0x10
   15664:	stp	x0, xzr, [sp]
   15668:	cbz	x0, 15694 <scols_init_debug@@SMARTCOLS_2.25+0x2004>
   1566c:	adrp	x1, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   15670:	adrp	x4, 15000 <scols_init_debug@@SMARTCOLS_2.25+0x1970>
   15674:	add	x1, x1, #0x740
   15678:	add	x4, x4, #0x6a0
   1567c:	mov	x0, sp
   15680:	mov	w2, #0x15                  	// #21
   15684:	mov	w3, #0x10                  	// #16
   15688:	bl	7af0 <bsearch@plt>
   1568c:	cbz	x0, 15694 <scols_init_debug@@SMARTCOLS_2.25+0x2004>
   15690:	ldr	x0, [x0, #8]
   15694:	ldp	x29, x30, [sp, #16]
   15698:	add	sp, sp, #0x20
   1569c:	ret
   156a0:	stp	x29, x30, [sp, #-16]!
   156a4:	ldr	x0, [x0]
   156a8:	ldr	x1, [x1]
   156ac:	mov	x29, sp
   156b0:	bl	7cf0 <strcmp@plt>
   156b4:	ldp	x29, x30, [sp], #16
   156b8:	ret
   156bc:	stp	x29, x30, [sp, #-64]!
   156c0:	stp	x24, x23, [sp, #16]
   156c4:	stp	x22, x21, [sp, #32]
   156c8:	stp	x20, x19, [sp, #48]
   156cc:	mov	x29, sp
   156d0:	cbz	x0, 15774 <scols_init_debug@@SMARTCOLS_2.25+0x20e4>
   156d4:	mov	x20, x0
   156d8:	bl	74c0 <strlen@plt>
   156dc:	mov	w8, #0x1                   	// #1
   156e0:	bfi	x8, x0, #2, #62
   156e4:	mov	x0, x8
   156e8:	bl	78d0 <malloc@plt>
   156ec:	mov	x19, x0
   156f0:	cbz	x0, 15780 <scols_init_debug@@SMARTCOLS_2.25+0x20f0>
   156f4:	ldrb	w22, [x20]
   156f8:	mov	x24, x19
   156fc:	cbz	w22, 1577c <scols_init_debug@@SMARTCOLS_2.25+0x20ec>
   15700:	add	x21, x20, #0x1
   15704:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   15708:	add	x20, x20, #0xd74
   1570c:	mov	w23, #0x5c                  	// #92
   15710:	mov	x24, x19
   15714:	b	1572c <scols_init_debug@@SMARTCOLS_2.25+0x209c>
   15718:	add	x8, x24, #0x1
   1571c:	strb	w22, [x24]
   15720:	ldrb	w22, [x21], #1
   15724:	mov	x24, x8
   15728:	cbz	w22, 1577c <scols_init_debug@@SMARTCOLS_2.25+0x20ec>
   1572c:	sxtb	w1, w22
   15730:	mov	w2, #0x5                   	// #5
   15734:	mov	x0, x20
   15738:	bl	7fc0 <memchr@plt>
   1573c:	cbz	x0, 15718 <scols_init_debug@@SMARTCOLS_2.25+0x2088>
   15740:	and	w8, w22, #0xff
   15744:	mov	w9, #0x30                  	// #48
   15748:	mov	w10, #0x30                  	// #48
   1574c:	mov	w11, #0x30                  	// #48
   15750:	bfxil	w9, w22, #6, #2
   15754:	bfxil	w10, w8, #3, #3
   15758:	bfxil	w11, w22, #0, #3
   1575c:	strb	w23, [x24]
   15760:	strb	w9, [x24, #1]
   15764:	strb	w10, [x24, #2]
   15768:	add	x8, x24, #0x4
   1576c:	strb	w11, [x24, #3]
   15770:	b	15720 <scols_init_debug@@SMARTCOLS_2.25+0x2090>
   15774:	mov	x19, xzr
   15778:	b	15780 <scols_init_debug@@SMARTCOLS_2.25+0x20f0>
   1577c:	strb	wzr, [x24]
   15780:	mov	x0, x19
   15784:	ldp	x20, x19, [sp, #48]
   15788:	ldp	x22, x21, [sp, #32]
   1578c:	ldp	x24, x23, [sp, #16]
   15790:	ldp	x29, x30, [sp], #64
   15794:	ret
   15798:	cbz	x0, 15840 <scols_init_debug@@SMARTCOLS_2.25+0x21b0>
   1579c:	subs	x8, x2, #0x1
   157a0:	b.eq	1583c <scols_init_debug@@SMARTCOLS_2.25+0x21ac>  // b.none
   157a4:	ldrb	w10, [x0]
   157a8:	cbz	w10, 1583c <scols_init_debug@@SMARTCOLS_2.25+0x21ac>
   157ac:	mov	x9, xzr
   157b0:	and	w11, w10, #0xff
   157b4:	cmp	w11, #0x5c
   157b8:	b.ne	15814 <scols_init_debug@@SMARTCOLS_2.25+0x2184>  // b.any
   157bc:	add	x11, x9, #0x3
   157c0:	cmp	x11, x8
   157c4:	b.cs	15814 <scols_init_debug@@SMARTCOLS_2.25+0x2184>  // b.hs, b.nlast
   157c8:	ldrb	w11, [x0, #1]
   157cc:	and	w12, w11, #0xf8
   157d0:	cmp	w12, #0x30
   157d4:	b.ne	15814 <scols_init_debug@@SMARTCOLS_2.25+0x2184>  // b.any
   157d8:	ldrb	w12, [x0, #2]
   157dc:	and	w13, w12, #0xf8
   157e0:	cmp	w13, #0x30
   157e4:	b.ne	15814 <scols_init_debug@@SMARTCOLS_2.25+0x2184>  // b.any
   157e8:	ldrb	w13, [x0, #3]
   157ec:	and	w14, w13, #0xf8
   157f0:	cmp	w14, #0x30
   157f4:	b.ne	15814 <scols_init_debug@@SMARTCOLS_2.25+0x2184>  // b.any
   157f8:	lsl	w10, w11, #6
   157fc:	bfi	w10, w12, #3, #3
   15800:	bfxil	w10, w13, #0, #3
   15804:	add	x11, x0, #0x4
   15808:	strb	w10, [x1]
   1580c:	mov	w10, #0x4                   	// #4
   15810:	b	15820 <scols_init_debug@@SMARTCOLS_2.25+0x2190>
   15814:	add	x11, x0, #0x1
   15818:	strb	w10, [x1]
   1581c:	mov	w10, #0x1                   	// #1
   15820:	add	x9, x9, x10
   15824:	cmp	x9, x8
   15828:	add	x1, x1, #0x1
   1582c:	b.cs	1583c <scols_init_debug@@SMARTCOLS_2.25+0x21ac>  // b.hs, b.nlast
   15830:	ldrb	w10, [x0, x10]
   15834:	mov	x0, x11
   15838:	cbnz	w10, 157b0 <scols_init_debug@@SMARTCOLS_2.25+0x2120>
   1583c:	strb	wzr, [x1]
   15840:	ret
   15844:	cbz	x0, 15974 <scols_init_debug@@SMARTCOLS_2.25+0x22e4>
   15848:	stp	x29, x30, [sp, #-96]!
   1584c:	stp	x22, x21, [sp, #64]
   15850:	stp	x20, x19, [sp, #80]
   15854:	mov	x19, x1
   15858:	subs	x21, x2, #0x1
   1585c:	mov	x22, x1
   15860:	str	x27, [sp, #16]
   15864:	stp	x26, x25, [sp, #32]
   15868:	stp	x24, x23, [sp, #48]
   1586c:	mov	x29, sp
   15870:	b.eq	15950 <scols_init_debug@@SMARTCOLS_2.25+0x22c0>  // b.none
   15874:	ldrb	w24, [x0]
   15878:	mov	x20, x0
   1587c:	mov	x22, x19
   15880:	cbz	w24, 15950 <scols_init_debug@@SMARTCOLS_2.25+0x22c0>
   15884:	mov	x23, xzr
   15888:	mov	x22, x19
   1588c:	add	x8, x23, #0x3
   15890:	cmp	x8, x21
   15894:	b.cs	158d0 <scols_init_debug@@SMARTCOLS_2.25+0x2240>  // b.hs, b.nlast
   15898:	and	w8, w24, #0xff
   1589c:	cmp	w8, #0x5c
   158a0:	b.ne	158d0 <scols_init_debug@@SMARTCOLS_2.25+0x2240>  // b.any
   158a4:	ldrb	w8, [x20, #1]
   158a8:	cmp	w8, #0x78
   158ac:	b.ne	158d0 <scols_init_debug@@SMARTCOLS_2.25+0x2240>  // b.any
   158b0:	bl	7d20 <__ctype_b_loc@plt>
   158b4:	ldr	x9, [x0]
   158b8:	ldrsb	x27, [x20, #2]
   158bc:	ldrh	w8, [x9, x27, lsl #1]
   158c0:	tbz	w8, #12, 158d0 <scols_init_debug@@SMARTCOLS_2.25+0x2240>
   158c4:	ldrsb	x25, [x20, #3]
   158c8:	ldrh	w26, [x9, x25, lsl #1]
   158cc:	tbnz	w26, #12, 158fc <scols_init_debug@@SMARTCOLS_2.25+0x226c>
   158d0:	add	x8, x20, #0x1
   158d4:	mov	w9, #0x1                   	// #1
   158d8:	strb	w24, [x22]
   158dc:	add	x23, x23, x9
   158e0:	cmp	x23, x21
   158e4:	add	x22, x22, #0x1
   158e8:	b.cs	15950 <scols_init_debug@@SMARTCOLS_2.25+0x22c0>  // b.hs, b.nlast
   158ec:	ldrb	w24, [x20, x9]
   158f0:	mov	x20, x8
   158f4:	cbnz	w24, 1588c <scols_init_debug@@SMARTCOLS_2.25+0x21fc>
   158f8:	b	15950 <scols_init_debug@@SMARTCOLS_2.25+0x22c0>
   158fc:	tbnz	w8, #11, 15920 <scols_init_debug@@SMARTCOLS_2.25+0x2290>
   15900:	bl	77a0 <__ctype_tolower_loc@plt>
   15904:	ldr	x8, [x0]
   15908:	ldr	w8, [x8, x27, lsl #2]
   1590c:	sub	w8, w8, #0x57
   15910:	lsl	w24, w8, #4
   15914:	tbz	w26, #11, 1592c <scols_init_debug@@SMARTCOLS_2.25+0x229c>
   15918:	sub	w8, w25, #0x30
   1591c:	b	1593c <scols_init_debug@@SMARTCOLS_2.25+0x22ac>
   15920:	sub	w8, w27, #0x30
   15924:	lsl	w24, w8, #4
   15928:	tbnz	w26, #11, 15918 <scols_init_debug@@SMARTCOLS_2.25+0x2288>
   1592c:	bl	77a0 <__ctype_tolower_loc@plt>
   15930:	ldr	x8, [x0]
   15934:	ldr	w8, [x8, x25, lsl #2]
   15938:	sub	w8, w8, #0x57
   1593c:	orr	w9, w8, w24
   15940:	add	x8, x20, #0x4
   15944:	strb	w9, [x22]
   15948:	mov	w9, #0x4                   	// #4
   1594c:	b	158dc <scols_init_debug@@SMARTCOLS_2.25+0x224c>
   15950:	strb	wzr, [x22]
   15954:	sub	x8, x22, x19
   15958:	ldp	x20, x19, [sp, #80]
   1595c:	ldp	x22, x21, [sp, #64]
   15960:	ldp	x24, x23, [sp, #48]
   15964:	ldp	x26, x25, [sp, #32]
   15968:	ldr	x27, [sp, #16]
   1596c:	add	x0, x8, #0x1
   15970:	ldp	x29, x30, [sp], #96
   15974:	ret
   15978:	stp	x29, x30, [sp, #-48]!
   1597c:	str	x21, [sp, #16]
   15980:	stp	x20, x19, [sp, #32]
   15984:	mov	x29, sp
   15988:	cbz	x0, 159d4 <scols_init_debug@@SMARTCOLS_2.25+0x2344>
   1598c:	mov	x20, x1
   15990:	mov	x19, x0
   15994:	bl	159ec <scols_init_debug@@SMARTCOLS_2.25+0x235c>
   15998:	cbz	x20, 159a0 <scols_init_debug@@SMARTCOLS_2.25+0x2310>
   1599c:	str	x0, [x20]
   159a0:	cmp	x0, x19
   159a4:	b.eq	159d4 <scols_init_debug@@SMARTCOLS_2.25+0x2344>  // b.none
   159a8:	sub	x8, x0, x19
   159ac:	add	x21, x8, #0x1
   159b0:	mov	x0, x21
   159b4:	bl	78d0 <malloc@plt>
   159b8:	mov	x20, x0
   159bc:	cbz	x0, 159d8 <scols_init_debug@@SMARTCOLS_2.25+0x2348>
   159c0:	mov	x0, x19
   159c4:	mov	x1, x20
   159c8:	mov	x2, x21
   159cc:	bl	15798 <scols_init_debug@@SMARTCOLS_2.25+0x2108>
   159d0:	b	159d8 <scols_init_debug@@SMARTCOLS_2.25+0x2348>
   159d4:	mov	x20, xzr
   159d8:	mov	x0, x20
   159dc:	ldp	x20, x19, [sp, #32]
   159e0:	ldr	x21, [sp, #16]
   159e4:	ldp	x29, x30, [sp], #48
   159e8:	ret
   159ec:	cbz	x0, 15a1c <scols_init_debug@@SMARTCOLS_2.25+0x238c>
   159f0:	mov	x9, #0x201                 	// #513
   159f4:	mov	w8, #0x1                   	// #1
   159f8:	movk	x9, #0x1, lsl #32
   159fc:	b	15a04 <scols_init_debug@@SMARTCOLS_2.25+0x2374>
   15a00:	add	x0, x0, #0x1
   15a04:	ldrb	w10, [x0]
   15a08:	cmp	w10, #0x20
   15a0c:	b.hi	15a00 <scols_init_debug@@SMARTCOLS_2.25+0x2370>  // b.pmore
   15a10:	lsl	x10, x8, x10
   15a14:	tst	x10, x9
   15a18:	b.eq	15a00 <scols_init_debug@@SMARTCOLS_2.25+0x2370>  // b.none
   15a1c:	ret
   15a20:	stp	x29, x30, [sp, #-64]!
   15a24:	orr	x8, x0, x1
   15a28:	cmp	x8, #0x0
   15a2c:	stp	x20, x19, [sp, #48]
   15a30:	mov	x19, x0
   15a34:	cset	w0, eq  // eq = none
   15a38:	stp	x24, x23, [sp, #16]
   15a3c:	stp	x22, x21, [sp, #32]
   15a40:	mov	x29, sp
   15a44:	cbz	x1, 15b10 <scols_init_debug@@SMARTCOLS_2.25+0x2480>
   15a48:	tbnz	w0, #0, 15b10 <scols_init_debug@@SMARTCOLS_2.25+0x2480>
   15a4c:	adrp	x20, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   15a50:	add	x20, x20, #0x94a
   15a54:	mov	x21, x1
   15a58:	mov	w2, #0x2                   	// #2
   15a5c:	mov	x0, x1
   15a60:	mov	x1, x20
   15a64:	bl	79b0 <strncmp@plt>
   15a68:	cmp	w0, #0x0
   15a6c:	add	x8, x21, #0x2
   15a70:	mov	x0, x19
   15a74:	cset	w23, eq  // eq = none
   15a78:	csel	x21, x8, x21, eq  // eq = none
   15a7c:	bl	74c0 <strlen@plt>
   15a80:	mov	x8, #0x200000000           	// #8589934592
   15a84:	add	x8, x8, x0, lsl #32
   15a88:	sxtw	x22, w0
   15a8c:	asr	x24, x8, #32
   15a90:	b	15aa8 <scols_init_debug@@SMARTCOLS_2.25+0x2418>
   15a94:	mov	w1, #0x2c                  	// #44
   15a98:	mov	x0, x21
   15a9c:	bl	7e90 <strchr@plt>
   15aa0:	add	x21, x0, #0x1
   15aa4:	cbz	x0, 15b0c <scols_init_debug@@SMARTCOLS_2.25+0x247c>
   15aa8:	mov	w2, #0x2                   	// #2
   15aac:	mov	x0, x21
   15ab0:	mov	x1, x20
   15ab4:	bl	79b0 <strncmp@plt>
   15ab8:	cbnz	w0, 15ae0 <scols_init_debug@@SMARTCOLS_2.25+0x2450>
   15abc:	add	x0, x21, #0x2
   15ac0:	mov	x1, x19
   15ac4:	mov	x2, x22
   15ac8:	bl	7de0 <strncasecmp@plt>
   15acc:	cbnz	w0, 15ae0 <scols_init_debug@@SMARTCOLS_2.25+0x2450>
   15ad0:	ldrb	w8, [x21, x24]
   15ad4:	cbz	w8, 15b10 <scols_init_debug@@SMARTCOLS_2.25+0x2480>
   15ad8:	cmp	w8, #0x2c
   15adc:	b.eq	15b10 <scols_init_debug@@SMARTCOLS_2.25+0x2480>  // b.none
   15ae0:	mov	x0, x21
   15ae4:	mov	x1, x19
   15ae8:	mov	x2, x22
   15aec:	bl	7de0 <strncasecmp@plt>
   15af0:	cbnz	w0, 15a94 <scols_init_debug@@SMARTCOLS_2.25+0x2404>
   15af4:	ldrb	w8, [x21, x22]
   15af8:	cmp	w8, #0x2c
   15afc:	b.eq	15b04 <scols_init_debug@@SMARTCOLS_2.25+0x2474>  // b.none
   15b00:	cbnz	w8, 15a94 <scols_init_debug@@SMARTCOLS_2.25+0x2404>
   15b04:	eor	w0, w23, #0x1
   15b08:	b	15b10 <scols_init_debug@@SMARTCOLS_2.25+0x2480>
   15b0c:	mov	w0, w23
   15b10:	ldp	x20, x19, [sp, #48]
   15b14:	ldp	x22, x21, [sp, #32]
   15b18:	ldp	x24, x23, [sp, #16]
   15b1c:	ldp	x29, x30, [sp], #64
   15b20:	ret
   15b24:	sub	sp, sp, #0x60
   15b28:	stp	x29, x30, [sp, #16]
   15b2c:	stp	x20, x19, [sp, #80]
   15b30:	add	x29, sp, #0x10
   15b34:	mov	x19, x2
   15b38:	mov	x20, x0
   15b3c:	str	x25, [sp, #32]
   15b40:	stp	x24, x23, [sp, #48]
   15b44:	stp	x22, x21, [sp, #64]
   15b48:	str	xzr, [x29, #24]
   15b4c:	cbz	x0, 15c88 <scols_init_debug@@SMARTCOLS_2.25+0x25f8>
   15b50:	mov	x24, x20
   15b54:	cbz	x1, 15b6c <scols_init_debug@@SMARTCOLS_2.25+0x24dc>
   15b58:	ldrb	w8, [x20]
   15b5c:	mov	x24, x20
   15b60:	cbz	w8, 15b6c <scols_init_debug@@SMARTCOLS_2.25+0x24dc>
   15b64:	add	x8, x1, x20
   15b68:	sub	x24, x8, #0x1
   15b6c:	cbz	x20, 15c90 <scols_init_debug@@SMARTCOLS_2.25+0x2600>
   15b70:	cmp	x24, x20
   15b74:	mov	x21, xzr
   15b78:	b.cc	15cc0 <scols_init_debug@@SMARTCOLS_2.25+0x2630>  // b.lo, b.ul, b.last
   15b7c:	ldrb	w22, [x20]
   15b80:	mov	x25, x21
   15b84:	cbz	w22, 15c98 <scols_init_debug@@SMARTCOLS_2.25+0x2608>
   15b88:	mov	x21, xzr
   15b8c:	mov	x25, xzr
   15b90:	cmp	x20, x24
   15b94:	b.cs	15bb0 <scols_init_debug@@SMARTCOLS_2.25+0x2520>  // b.hs, b.nlast
   15b98:	and	w8, w22, #0xff
   15b9c:	cmp	w8, #0x5c
   15ba0:	b.ne	15bb0 <scols_init_debug@@SMARTCOLS_2.25+0x2520>  // b.any
   15ba4:	ldrb	w8, [x20, #1]
   15ba8:	cmp	w8, #0x78
   15bac:	b.eq	15c10 <scols_init_debug@@SMARTCOLS_2.25+0x2580>  // b.none
   15bb0:	bl	7d20 <__ctype_b_loc@plt>
   15bb4:	ldr	x8, [x0]
   15bb8:	and	x9, x22, #0xff
   15bbc:	ldrh	w8, [x8, x9, lsl #1]
   15bc0:	tbnz	w8, #1, 15c10 <scols_init_debug@@SMARTCOLS_2.25+0x2580>
   15bc4:	mov	x23, x0
   15bc8:	bl	7db0 <__ctype_get_mb_cur_max@plt>
   15bcc:	mov	x2, x0
   15bd0:	sub	x0, x29, #0x4
   15bd4:	add	x3, x29, #0x18
   15bd8:	mov	x1, x20
   15bdc:	bl	73f0 <mbrtowc@plt>
   15be0:	cbz	x0, 15c20 <scols_init_debug@@SMARTCOLS_2.25+0x2590>
   15be4:	mov	x22, x0
   15be8:	cmn	x0, #0x2
   15bec:	b.cc	15c2c <scols_init_debug@@SMARTCOLS_2.25+0x259c>  // b.lo, b.ul, b.last
   15bf0:	ldr	x8, [x23]
   15bf4:	ldrb	w9, [x20]
   15bf8:	ldrh	w8, [x8, x9, lsl #1]
   15bfc:	tbnz	w8, #14, 15c4c <scols_init_debug@@SMARTCOLS_2.25+0x25bc>
   15c00:	add	x21, x21, #0x4
   15c04:	add	x25, x25, #0x4
   15c08:	mov	w22, #0x1                   	// #1
   15c0c:	b	15c68 <scols_init_debug@@SMARTCOLS_2.25+0x25d8>
   15c10:	add	x21, x21, #0x4
   15c14:	add	x25, x25, #0x4
   15c18:	add	x20, x20, #0x1
   15c1c:	b	15c74 <scols_init_debug@@SMARTCOLS_2.25+0x25e4>
   15c20:	mov	w8, wzr
   15c24:	cbnz	w8, 15c74 <scols_init_debug@@SMARTCOLS_2.25+0x25e4>
   15c28:	b	15c98 <scols_init_debug@@SMARTCOLS_2.25+0x2608>
   15c2c:	ldur	w0, [x29, #-4]
   15c30:	bl	81a0 <iswprint@plt>
   15c34:	cbz	w0, 15c5c <scols_init_debug@@SMARTCOLS_2.25+0x25cc>
   15c38:	ldur	w0, [x29, #-4]
   15c3c:	bl	7900 <wcwidth@plt>
   15c40:	add	x21, x21, w0, sxtw
   15c44:	add	x25, x22, x25
   15c48:	b	15c68 <scols_init_debug@@SMARTCOLS_2.25+0x25d8>
   15c4c:	add	x21, x21, #0x1
   15c50:	add	x25, x25, #0x1
   15c54:	mov	w22, #0x1                   	// #1
   15c58:	b	15c68 <scols_init_debug@@SMARTCOLS_2.25+0x25d8>
   15c5c:	lsl	x8, x22, #2
   15c60:	add	x21, x8, x21
   15c64:	add	x25, x8, x25
   15c68:	add	x20, x20, x22
   15c6c:	mov	w8, #0x1                   	// #1
   15c70:	cbz	w8, 15c98 <scols_init_debug@@SMARTCOLS_2.25+0x2608>
   15c74:	cmp	x20, x24
   15c78:	b.hi	15c98 <scols_init_debug@@SMARTCOLS_2.25+0x2608>  // b.pmore
   15c7c:	ldrb	w22, [x20]
   15c80:	cbnz	w22, 15b90 <scols_init_debug@@SMARTCOLS_2.25+0x2500>
   15c84:	b	15c98 <scols_init_debug@@SMARTCOLS_2.25+0x2608>
   15c88:	mov	x24, xzr
   15c8c:	cbnz	x20, 15b70 <scols_init_debug@@SMARTCOLS_2.25+0x24e0>
   15c90:	mov	x21, xzr
   15c94:	mov	x25, xzr
   15c98:	cbz	x19, 15ca0 <scols_init_debug@@SMARTCOLS_2.25+0x2610>
   15c9c:	str	x25, [x19]
   15ca0:	mov	x0, x21
   15ca4:	ldp	x20, x19, [sp, #80]
   15ca8:	ldp	x22, x21, [sp, #64]
   15cac:	ldp	x24, x23, [sp, #48]
   15cb0:	ldr	x25, [sp, #32]
   15cb4:	ldp	x29, x30, [sp, #16]
   15cb8:	add	sp, sp, #0x60
   15cbc:	ret
   15cc0:	mov	x25, x21
   15cc4:	cbnz	x19, 15c9c <scols_init_debug@@SMARTCOLS_2.25+0x260c>
   15cc8:	b	15ca0 <scols_init_debug@@SMARTCOLS_2.25+0x2610>
   15ccc:	stp	x29, x30, [sp, #-32]!
   15cd0:	str	x19, [sp, #16]
   15cd4:	mov	x29, sp
   15cd8:	cbz	x0, 15d08 <scols_init_debug@@SMARTCOLS_2.25+0x2678>
   15cdc:	ldrb	w8, [x0]
   15ce0:	mov	x19, x0
   15ce4:	cbz	w8, 15d04 <scols_init_debug@@SMARTCOLS_2.25+0x2674>
   15ce8:	mov	x0, x19
   15cec:	bl	74c0 <strlen@plt>
   15cf0:	mov	x1, x0
   15cf4:	mov	x0, x19
   15cf8:	mov	x2, xzr
   15cfc:	bl	15b24 <scols_init_debug@@SMARTCOLS_2.25+0x2494>
   15d00:	b	15d08 <scols_init_debug@@SMARTCOLS_2.25+0x2678>
   15d04:	mov	x0, xzr
   15d08:	ldr	x19, [sp, #16]
   15d0c:	ldp	x29, x30, [sp], #32
   15d10:	ret
   15d14:	sub	sp, sp, #0x60
   15d18:	stp	x22, x21, [sp, #64]
   15d1c:	stp	x20, x19, [sp, #80]
   15d20:	mov	x20, x3
   15d24:	mov	x19, x2
   15d28:	mov	x21, x1
   15d2c:	mov	x22, x0
   15d30:	stp	x29, x30, [sp, #16]
   15d34:	stp	x26, x25, [sp, #32]
   15d38:	stp	x24, x23, [sp, #48]
   15d3c:	add	x29, sp, #0x10
   15d40:	cbz	x0, 15d54 <scols_init_debug@@SMARTCOLS_2.25+0x26c4>
   15d44:	ldrb	w8, [x22]
   15d48:	cmp	w8, #0x0
   15d4c:	cset	w8, ne  // ne = any
   15d50:	b	15d58 <scols_init_debug@@SMARTCOLS_2.25+0x26c8>
   15d54:	mov	w8, wzr
   15d58:	mov	x0, xzr
   15d5c:	str	xzr, [sp, #8]
   15d60:	cbz	x19, 15f0c <scols_init_debug@@SMARTCOLS_2.25+0x287c>
   15d64:	cbz	w8, 15f0c <scols_init_debug@@SMARTCOLS_2.25+0x287c>
   15d68:	mov	x23, x19
   15d6c:	str	xzr, [x21]
   15d70:	cbz	x22, 15f04 <scols_init_debug@@SMARTCOLS_2.25+0x2874>
   15d74:	ldrb	w25, [x22]
   15d78:	mov	x23, x19
   15d7c:	cbz	w25, 15f04 <scols_init_debug@@SMARTCOLS_2.25+0x2874>
   15d80:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   15d84:	add	x24, x24, #0x619
   15d88:	mov	x23, x19
   15d8c:	b	15dbc <scols_init_debug@@SMARTCOLS_2.25+0x272c>
   15d90:	and	w2, w25, #0xff
   15d94:	mov	x0, x23
   15d98:	mov	x1, x24
   15d9c:	bl	76a0 <sprintf@plt>
   15da0:	ldr	x8, [x21]
   15da4:	add	x23, x23, #0x4
   15da8:	add	x22, x22, #0x1
   15dac:	add	x8, x8, #0x4
   15db0:	str	x8, [x21]
   15db4:	ldrb	w25, [x22]
   15db8:	cbz	w25, 15f04 <scols_init_debug@@SMARTCOLS_2.25+0x2874>
   15dbc:	cbz	x20, 15ddc <scols_init_debug@@SMARTCOLS_2.25+0x274c>
   15dc0:	sxtb	w1, w25
   15dc4:	mov	x0, x20
   15dc8:	bl	7e90 <strchr@plt>
   15dcc:	cbz	x0, 15ddc <scols_init_debug@@SMARTCOLS_2.25+0x274c>
   15dd0:	add	x22, x22, #0x1
   15dd4:	strb	w25, [x23], #1
   15dd8:	b	15db4 <scols_init_debug@@SMARTCOLS_2.25+0x2724>
   15ddc:	and	w8, w25, #0xff
   15de0:	cmp	w8, #0x5c
   15de4:	b.ne	15df4 <scols_init_debug@@SMARTCOLS_2.25+0x2764>  // b.any
   15de8:	ldrb	w8, [x22, #1]
   15dec:	cmp	w8, #0x78
   15df0:	b.eq	15d90 <scols_init_debug@@SMARTCOLS_2.25+0x2700>  // b.none
   15df4:	bl	7d20 <__ctype_b_loc@plt>
   15df8:	ldr	x8, [x0]
   15dfc:	and	x9, x25, #0xff
   15e00:	ldrh	w8, [x8, x9, lsl #1]
   15e04:	tbnz	w8, #1, 15d90 <scols_init_debug@@SMARTCOLS_2.25+0x2700>
   15e08:	mov	x26, x0
   15e0c:	bl	7db0 <__ctype_get_mb_cur_max@plt>
   15e10:	mov	x2, x0
   15e14:	add	x0, sp, #0x4
   15e18:	add	x3, sp, #0x8
   15e1c:	mov	x1, x22
   15e20:	bl	73f0 <mbrtowc@plt>
   15e24:	cbz	x0, 15e68 <scols_init_debug@@SMARTCOLS_2.25+0x27d8>
   15e28:	mov	x25, x0
   15e2c:	cmn	x0, #0x2
   15e30:	b.cc	15e74 <scols_init_debug@@SMARTCOLS_2.25+0x27e4>  // b.lo, b.ul, b.last
   15e34:	ldr	x8, [x26]
   15e38:	ldrb	w2, [x22]
   15e3c:	ldrh	w8, [x8, x2, lsl #1]
   15e40:	tbnz	w8, #14, 15eac <scols_init_debug@@SMARTCOLS_2.25+0x281c>
   15e44:	mov	x0, x23
   15e48:	mov	x1, x24
   15e4c:	bl	76a0 <sprintf@plt>
   15e50:	ldr	x8, [x21]
   15e54:	add	x23, x23, #0x4
   15e58:	mov	w25, #0x1                   	// #1
   15e5c:	add	x8, x8, #0x4
   15e60:	str	x8, [x21]
   15e64:	b	15ef8 <scols_init_debug@@SMARTCOLS_2.25+0x2868>
   15e68:	mov	w8, wzr
   15e6c:	tbnz	w8, #0, 15db4 <scols_init_debug@@SMARTCOLS_2.25+0x2724>
   15e70:	b	15f04 <scols_init_debug@@SMARTCOLS_2.25+0x2874>
   15e74:	ldr	w0, [sp, #4]
   15e78:	bl	81a0 <iswprint@plt>
   15e7c:	cbz	w0, 15ec8 <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   15e80:	mov	x0, x23
   15e84:	mov	x1, x22
   15e88:	mov	x2, x25
   15e8c:	bl	7400 <memcpy@plt>
   15e90:	ldr	w0, [sp, #4]
   15e94:	add	x23, x23, x25
   15e98:	bl	7900 <wcwidth@plt>
   15e9c:	ldr	x8, [x21]
   15ea0:	add	x8, x8, w0, sxtw
   15ea4:	str	x8, [x21]
   15ea8:	b	15ef8 <scols_init_debug@@SMARTCOLS_2.25+0x2868>
   15eac:	ldr	x8, [x21]
   15eb0:	mov	w25, #0x1                   	// #1
   15eb4:	add	x8, x8, #0x1
   15eb8:	str	x8, [x21]
   15ebc:	ldrb	w8, [x22]
   15ec0:	strb	w8, [x23], #1
   15ec4:	b	15ef8 <scols_init_debug@@SMARTCOLS_2.25+0x2868>
   15ec8:	mov	x26, xzr
   15ecc:	ldrb	w2, [x22, x26]
   15ed0:	mov	x0, x23
   15ed4:	mov	x1, x24
   15ed8:	bl	76a0 <sprintf@plt>
   15edc:	ldr	x8, [x21]
   15ee0:	add	x26, x26, #0x1
   15ee4:	add	x23, x23, #0x4
   15ee8:	cmp	x25, x26
   15eec:	add	x8, x8, #0x4
   15ef0:	str	x8, [x21]
   15ef4:	b.ne	15ecc <scols_init_debug@@SMARTCOLS_2.25+0x283c>  // b.any
   15ef8:	add	x22, x22, x25
   15efc:	mov	w8, #0x1                   	// #1
   15f00:	tbnz	w8, #0, 15db4 <scols_init_debug@@SMARTCOLS_2.25+0x2724>
   15f04:	mov	x0, x19
   15f08:	strb	wzr, [x23]
   15f0c:	ldp	x20, x19, [sp, #80]
   15f10:	ldp	x22, x21, [sp, #64]
   15f14:	ldp	x24, x23, [sp, #48]
   15f18:	ldp	x26, x25, [sp, #32]
   15f1c:	ldp	x29, x30, [sp, #16]
   15f20:	add	sp, sp, #0x60
   15f24:	ret
   15f28:	sub	sp, sp, #0x50
   15f2c:	stp	x22, x21, [sp, #48]
   15f30:	stp	x20, x19, [sp, #64]
   15f34:	mov	x19, x2
   15f38:	mov	x20, x1
   15f3c:	mov	x21, x0
   15f40:	stp	x29, x30, [sp, #16]
   15f44:	stp	x24, x23, [sp, #32]
   15f48:	add	x29, sp, #0x10
   15f4c:	cbz	x0, 15f60 <scols_init_debug@@SMARTCOLS_2.25+0x28d0>
   15f50:	ldrb	w8, [x21]
   15f54:	cmp	w8, #0x0
   15f58:	cset	w8, ne  // ne = any
   15f5c:	b	15f64 <scols_init_debug@@SMARTCOLS_2.25+0x28d4>
   15f60:	mov	w8, wzr
   15f64:	mov	x0, xzr
   15f68:	str	xzr, [sp, #8]
   15f6c:	cbz	x19, 16088 <scols_init_debug@@SMARTCOLS_2.25+0x29f8>
   15f70:	cbz	w8, 16088 <scols_init_debug@@SMARTCOLS_2.25+0x29f8>
   15f74:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   15f78:	add	x23, x23, #0x619
   15f7c:	mov	x22, x19
   15f80:	str	xzr, [x20]
   15f84:	b	15f90 <scols_init_debug@@SMARTCOLS_2.25+0x2900>
   15f88:	mov	w8, wzr
   15f8c:	tbz	w8, #0, 16080 <scols_init_debug@@SMARTCOLS_2.25+0x29f0>
   15f90:	cbz	x21, 16080 <scols_init_debug@@SMARTCOLS_2.25+0x29f0>
   15f94:	ldrb	w8, [x21]
   15f98:	cbz	w8, 16080 <scols_init_debug@@SMARTCOLS_2.25+0x29f0>
   15f9c:	bl	7db0 <__ctype_get_mb_cur_max@plt>
   15fa0:	mov	x2, x0
   15fa4:	add	x0, sp, #0x4
   15fa8:	add	x3, sp, #0x8
   15fac:	mov	x1, x21
   15fb0:	bl	73f0 <mbrtowc@plt>
   15fb4:	cbz	x0, 15f88 <scols_init_debug@@SMARTCOLS_2.25+0x28f8>
   15fb8:	mov	x24, x0
   15fbc:	cmn	x0, #0x2
   15fc0:	b.cc	15ffc <scols_init_debug@@SMARTCOLS_2.25+0x296c>  // b.lo, b.ul, b.last
   15fc4:	bl	7d20 <__ctype_b_loc@plt>
   15fc8:	ldr	x8, [x0]
   15fcc:	ldrb	w2, [x21]
   15fd0:	ldrh	w8, [x8, x2, lsl #1]
   15fd4:	tbnz	w8, #14, 1605c <scols_init_debug@@SMARTCOLS_2.25+0x29cc>
   15fd8:	mov	x0, x22
   15fdc:	mov	x1, x23
   15fe0:	bl	76a0 <sprintf@plt>
   15fe4:	ldr	x8, [x20]
   15fe8:	add	x22, x22, #0x4
   15fec:	mov	w24, #0x1                   	// #1
   15ff0:	add	x8, x8, #0x4
   15ff4:	str	x8, [x20]
   15ff8:	b	16074 <scols_init_debug@@SMARTCOLS_2.25+0x29e4>
   15ffc:	ldrb	w2, [x21]
   16000:	cmp	w2, #0x5c
   16004:	b.ne	16030 <scols_init_debug@@SMARTCOLS_2.25+0x29a0>  // b.any
   16008:	ldrb	w8, [x21, #1]
   1600c:	cmp	w8, #0x78
   16010:	b.ne	16030 <scols_init_debug@@SMARTCOLS_2.25+0x29a0>  // b.any
   16014:	mov	x0, x22
   16018:	mov	x1, x23
   1601c:	bl	76a0 <sprintf@plt>
   16020:	ldr	x8, [x20]
   16024:	add	x22, x22, #0x4
   16028:	add	x8, x8, #0x4
   1602c:	b	16054 <scols_init_debug@@SMARTCOLS_2.25+0x29c4>
   16030:	mov	x0, x22
   16034:	mov	x1, x21
   16038:	mov	x2, x24
   1603c:	bl	7400 <memcpy@plt>
   16040:	ldr	w0, [sp, #4]
   16044:	add	x22, x22, x24
   16048:	bl	7900 <wcwidth@plt>
   1604c:	ldr	x8, [x20]
   16050:	add	x8, x8, w0, sxtw
   16054:	str	x8, [x20]
   16058:	b	16074 <scols_init_debug@@SMARTCOLS_2.25+0x29e4>
   1605c:	ldr	x8, [x20]
   16060:	mov	w24, #0x1                   	// #1
   16064:	add	x8, x8, #0x1
   16068:	str	x8, [x20]
   1606c:	ldrb	w8, [x21]
   16070:	strb	w8, [x22], #1
   16074:	add	x21, x21, x24
   16078:	mov	w8, #0x1                   	// #1
   1607c:	tbnz	w8, #0, 15f90 <scols_init_debug@@SMARTCOLS_2.25+0x2900>
   16080:	mov	x0, x19
   16084:	strb	wzr, [x22]
   16088:	ldp	x20, x19, [sp, #64]
   1608c:	ldp	x22, x21, [sp, #48]
   16090:	ldp	x24, x23, [sp, #32]
   16094:	ldp	x29, x30, [sp, #16]
   16098:	add	sp, sp, #0x50
   1609c:	ret
   160a0:	mov	w8, #0x1                   	// #1
   160a4:	bfi	x8, x0, #2, #62
   160a8:	mov	x0, x8
   160ac:	ret
   160b0:	stp	x29, x30, [sp, #-48]!
   160b4:	stp	x20, x19, [sp, #32]
   160b8:	mov	x19, x1
   160bc:	mov	x20, x0
   160c0:	str	x21, [sp, #16]
   160c4:	mov	x29, sp
   160c8:	cbz	x0, 160d4 <scols_init_debug@@SMARTCOLS_2.25+0x2a44>
   160cc:	mov	x0, x20
   160d0:	bl	74c0 <strlen@plt>
   160d4:	cbz	x0, 16108 <scols_init_debug@@SMARTCOLS_2.25+0x2a78>
   160d8:	bl	160a0 <scols_init_debug@@SMARTCOLS_2.25+0x2a10>
   160dc:	bl	78d0 <malloc@plt>
   160e0:	mov	x21, x0
   160e4:	cbz	x0, 16110 <scols_init_debug@@SMARTCOLS_2.25+0x2a80>
   160e8:	mov	x0, x20
   160ec:	mov	x1, x19
   160f0:	mov	x2, x21
   160f4:	mov	x3, xzr
   160f8:	bl	15d14 <scols_init_debug@@SMARTCOLS_2.25+0x2684>
   160fc:	mov	x19, x0
   16100:	cbnz	x19, 16120 <scols_init_debug@@SMARTCOLS_2.25+0x2a90>
   16104:	b	16118 <scols_init_debug@@SMARTCOLS_2.25+0x2a88>
   16108:	mov	x19, xzr
   1610c:	b	16120 <scols_init_debug@@SMARTCOLS_2.25+0x2a90>
   16110:	mov	x19, xzr
   16114:	cbnz	x19, 16120 <scols_init_debug@@SMARTCOLS_2.25+0x2a90>
   16118:	mov	x0, x21
   1611c:	bl	7d90 <free@plt>
   16120:	mov	x0, x19
   16124:	ldp	x20, x19, [sp, #32]
   16128:	ldr	x21, [sp, #16]
   1612c:	ldp	x29, x30, [sp], #48
   16130:	ret
   16134:	stp	x29, x30, [sp, #-48]!
   16138:	stp	x20, x19, [sp, #32]
   1613c:	mov	x19, x1
   16140:	mov	x20, x0
   16144:	str	x21, [sp, #16]
   16148:	mov	x29, sp
   1614c:	cbz	x0, 16158 <scols_init_debug@@SMARTCOLS_2.25+0x2ac8>
   16150:	mov	x0, x20
   16154:	bl	74c0 <strlen@plt>
   16158:	cbz	x0, 16188 <scols_init_debug@@SMARTCOLS_2.25+0x2af8>
   1615c:	bl	160a0 <scols_init_debug@@SMARTCOLS_2.25+0x2a10>
   16160:	bl	78d0 <malloc@plt>
   16164:	mov	x21, x0
   16168:	cbz	x0, 16190 <scols_init_debug@@SMARTCOLS_2.25+0x2b00>
   1616c:	mov	x0, x20
   16170:	mov	x1, x19
   16174:	mov	x2, x21
   16178:	bl	15f28 <scols_init_debug@@SMARTCOLS_2.25+0x2898>
   1617c:	mov	x19, x0
   16180:	cbnz	x19, 161a0 <scols_init_debug@@SMARTCOLS_2.25+0x2b10>
   16184:	b	16198 <scols_init_debug@@SMARTCOLS_2.25+0x2b08>
   16188:	mov	x19, xzr
   1618c:	b	161a0 <scols_init_debug@@SMARTCOLS_2.25+0x2b10>
   16190:	mov	x19, xzr
   16194:	cbnz	x19, 161a0 <scols_init_debug@@SMARTCOLS_2.25+0x2b10>
   16198:	mov	x0, x21
   1619c:	bl	7d90 <free@plt>
   161a0:	mov	x0, x19
   161a4:	ldp	x20, x19, [sp, #32]
   161a8:	ldr	x21, [sp, #16]
   161ac:	ldp	x29, x30, [sp], #48
   161b0:	ret
   161b4:	stp	x29, x30, [sp, #-64]!
   161b8:	str	x23, [sp, #16]
   161bc:	stp	x22, x21, [sp, #32]
   161c0:	stp	x20, x19, [sp, #48]
   161c4:	mov	x29, sp
   161c8:	mov	x21, x1
   161cc:	mov	x19, x0
   161d0:	bl	74c0 <strlen@plt>
   161d4:	mov	x20, x0
   161d8:	mov	x0, xzr
   161dc:	mov	x1, x19
   161e0:	mov	x2, xzr
   161e4:	bl	7500 <mbstowcs@plt>
   161e8:	cmn	x0, #0x1
   161ec:	b.eq	16248 <scols_init_debug@@SMARTCOLS_2.25+0x2bb8>  // b.none
   161f0:	lsl	x8, x0, #2
   161f4:	mov	x23, x0
   161f8:	add	x1, x8, #0x4
   161fc:	mov	w0, #0x1                   	// #1
   16200:	bl	7a90 <calloc@plt>
   16204:	mov	x22, x0
   16208:	cbz	x0, 1624c <scols_init_debug@@SMARTCOLS_2.25+0x2bbc>
   1620c:	mov	x0, x22
   16210:	mov	x1, x19
   16214:	mov	x2, x23
   16218:	bl	7500 <mbstowcs@plt>
   1621c:	cbz	x0, 1624c <scols_init_debug@@SMARTCOLS_2.25+0x2bbc>
   16220:	ldr	x1, [x21]
   16224:	mov	x0, x22
   16228:	bl	16274 <scols_init_debug@@SMARTCOLS_2.25+0x2be4>
   1622c:	str	x0, [x21]
   16230:	mov	x0, x19
   16234:	mov	x1, x22
   16238:	mov	x2, x20
   1623c:	bl	7ff0 <wcstombs@plt>
   16240:	mov	x20, x0
   16244:	b	1624c <scols_init_debug@@SMARTCOLS_2.25+0x2bbc>
   16248:	mov	x22, xzr
   1624c:	mov	x0, x22
   16250:	bl	7d90 <free@plt>
   16254:	tbnz	x20, #63, 1625c <scols_init_debug@@SMARTCOLS_2.25+0x2bcc>
   16258:	strb	wzr, [x19, x20]
   1625c:	mov	x0, x20
   16260:	ldp	x20, x19, [sp, #48]
   16264:	ldp	x22, x21, [sp, #32]
   16268:	ldr	x23, [sp, #16]
   1626c:	ldp	x29, x30, [sp], #64
   16270:	ret
   16274:	stp	x29, x30, [sp, #-48]!
   16278:	stp	x22, x21, [sp, #16]
   1627c:	stp	x20, x19, [sp, #32]
   16280:	mov	x19, x0
   16284:	ldr	w0, [x0]
   16288:	mov	x29, sp
   1628c:	cbz	w0, 162cc <scols_init_debug@@SMARTCOLS_2.25+0x2c3c>
   16290:	mov	x20, x1
   16294:	mov	x22, xzr
   16298:	mov	w21, #0xfffd                	// #65533
   1629c:	bl	7900 <wcwidth@plt>
   162a0:	cmn	w0, #0x1
   162a4:	b.ne	162b0 <scols_init_debug@@SMARTCOLS_2.25+0x2c20>  // b.any
   162a8:	mov	w0, #0x1                   	// #1
   162ac:	str	w21, [x19]
   162b0:	add	x8, x22, w0, sxtw
   162b4:	cmp	x8, x20
   162b8:	b.hi	162d4 <scols_init_debug@@SMARTCOLS_2.25+0x2c44>  // b.pmore
   162bc:	ldr	w0, [x19, #4]!
   162c0:	mov	x22, x8
   162c4:	cbnz	w0, 1629c <scols_init_debug@@SMARTCOLS_2.25+0x2c0c>
   162c8:	b	162d8 <scols_init_debug@@SMARTCOLS_2.25+0x2c48>
   162cc:	mov	x8, xzr
   162d0:	b	162d8 <scols_init_debug@@SMARTCOLS_2.25+0x2c48>
   162d4:	mov	x8, x22
   162d8:	str	wzr, [x19]
   162dc:	ldp	x20, x19, [sp, #32]
   162e0:	ldp	x22, x21, [sp, #16]
   162e4:	mov	x0, x8
   162e8:	ldp	x29, x30, [sp], #48
   162ec:	ret
   162f0:	stp	x29, x30, [sp, #-16]!
   162f4:	mov	w6, #0x20                  	// #32
   162f8:	mov	x29, sp
   162fc:	bl	16308 <scols_init_debug@@SMARTCOLS_2.25+0x2c78>
   16300:	ldp	x29, x30, [sp], #16
   16304:	ret
   16308:	sub	sp, sp, #0x80
   1630c:	stp	x29, x30, [sp, #32]
   16310:	add	x29, sp, #0x20
   16314:	stp	x28, x27, [sp, #48]
   16318:	stp	x26, x25, [sp, #64]
   1631c:	stp	x24, x23, [sp, #80]
   16320:	stp	x22, x21, [sp, #96]
   16324:	stp	x20, x19, [sp, #112]
   16328:	stur	w6, [x29, #-4]
   1632c:	mov	w27, w5
   16330:	mov	w26, w4
   16334:	mov	x25, x3
   16338:	mov	x22, x2
   1633c:	str	x1, [sp, #16]
   16340:	mov	x23, x0
   16344:	bl	74c0 <strlen@plt>
   16348:	mov	x19, x0
   1634c:	bl	7db0 <__ctype_get_mb_cur_max@plt>
   16350:	cmp	x0, #0x2
   16354:	str	w26, [sp, #12]
   16358:	b.cc	163cc <scols_init_debug@@SMARTCOLS_2.25+0x2d3c>  // b.lo, b.ul, b.last
   1635c:	mov	x0, xzr
   16360:	mov	x1, x23
   16364:	mov	x2, xzr
   16368:	bl	7500 <mbstowcs@plt>
   1636c:	cmn	x0, #0x1
   16370:	b.eq	16434 <scols_init_debug@@SMARTCOLS_2.25+0x2da4>  // b.none
   16374:	add	x21, x0, #0x1
   16378:	mov	x24, x0
   1637c:	lsl	x0, x21, #2
   16380:	bl	78d0 <malloc@plt>
   16384:	mov	x20, x0
   16388:	cbz	x0, 16438 <scols_init_debug@@SMARTCOLS_2.25+0x2da8>
   1638c:	mov	x0, x20
   16390:	mov	x1, x23
   16394:	mov	x2, x21
   16398:	bl	7500 <mbstowcs@plt>
   1639c:	cbz	x0, 16570 <scols_init_debug@@SMARTCOLS_2.25+0x2ee0>
   163a0:	mov	x0, x20
   163a4:	str	wzr, [x20, x24, lsl #2]
   163a8:	bl	16584 <scols_init_debug@@SMARTCOLS_2.25+0x2ef4>
   163ac:	mov	w24, w0
   163b0:	mov	x0, x20
   163b4:	mov	x1, x21
   163b8:	bl	165e4 <scols_init_debug@@SMARTCOLS_2.25+0x2f54>
   163bc:	mov	w9, wzr
   163c0:	sxtw	x26, w0
   163c4:	mov	w8, #0x1                   	// #1
   163c8:	b	1644c <scols_init_debug@@SMARTCOLS_2.25+0x2dbc>
   163cc:	mov	x20, xzr
   163d0:	mov	w24, wzr
   163d4:	mov	w8, wzr
   163d8:	mov	x26, x19
   163dc:	cbz	w8, 16480 <scols_init_debug@@SMARTCOLS_2.25+0x2df0>
   163e0:	tbz	w24, #0, 16468 <scols_init_debug@@SMARTCOLS_2.25+0x2dd8>
   163e4:	mov	x0, xzr
   163e8:	mov	x1, x20
   163ec:	mov	x2, xzr
   163f0:	bl	7ff0 <wcstombs@plt>
   163f4:	add	x21, x0, #0x1
   163f8:	mov	x0, x21
   163fc:	bl	78d0 <malloc@plt>
   16400:	mov	x28, x0
   16404:	cbz	x0, 16534 <scols_init_debug@@SMARTCOLS_2.25+0x2ea4>
   16408:	ldr	x1, [x25]
   1640c:	mov	x0, x20
   16410:	bl	16274 <scols_init_debug@@SMARTCOLS_2.25+0x2be4>
   16414:	mov	x26, x0
   16418:	mov	x0, x28
   1641c:	mov	x1, x20
   16420:	mov	x2, x21
   16424:	bl	7ff0 <wcstombs@plt>
   16428:	mov	x19, x0
   1642c:	mov	x23, x28
   16430:	b	16484 <scols_init_debug@@SMARTCOLS_2.25+0x2df4>
   16434:	mov	x20, xzr
   16438:	and	w9, w27, #0x1
   1643c:	mov	w24, wzr
   16440:	mov	w8, wzr
   16444:	eor	w9, w9, #0x3
   16448:	mov	x26, x19
   1644c:	cmp	w9, #0x3
   16450:	mov	x28, xzr
   16454:	b.eq	16538 <scols_init_debug@@SMARTCOLS_2.25+0x2ea8>  // b.none
   16458:	cmp	w9, #0x2
   1645c:	b.eq	16484 <scols_init_debug@@SMARTCOLS_2.25+0x2df4>  // b.none
   16460:	cbz	w9, 163dc <scols_init_debug@@SMARTCOLS_2.25+0x2d4c>
   16464:	b	1654c <scols_init_debug@@SMARTCOLS_2.25+0x2ebc>
   16468:	ldr	x8, [x25]
   1646c:	cmp	x26, x8
   16470:	b.ls	16480 <scols_init_debug@@SMARTCOLS_2.25+0x2df0>  // b.plast
   16474:	mov	x0, x19
   16478:	tbnz	w24, #0, 163e4 <scols_init_debug@@SMARTCOLS_2.25+0x2d54>
   1647c:	b	163f4 <scols_init_debug@@SMARTCOLS_2.25+0x2d64>
   16480:	mov	x28, xzr
   16484:	ldr	x8, [x25]
   16488:	cmp	x26, x8
   1648c:	csel	x9, x8, x26, hi  // hi = pmore
   16490:	csel	x27, x8, x19, hi  // hi = pmore
   16494:	cmp	x8, x26
   16498:	sub	x8, x8, x9
   1649c:	csel	x19, x8, xzr, hi  // hi = pmore
   164a0:	add	x21, x19, x27
   164a4:	str	x9, [x25]
   164a8:	cbz	x22, 1653c <scols_init_debug@@SMARTCOLS_2.25+0x2eac>
   164ac:	ldr	w8, [sp, #12]
   164b0:	cbz	w8, 164e0 <scols_init_debug@@SMARTCOLS_2.25+0x2e50>
   164b4:	cmp	w8, #0x1
   164b8:	b.eq	164d4 <scols_init_debug@@SMARTCOLS_2.25+0x2e44>  // b.none
   164bc:	cmp	w8, #0x2
   164c0:	b.ne	16580 <scols_init_debug@@SMARTCOLS_2.25+0x2ef0>  // b.any
   164c4:	and	x8, x19, #0x1
   164c8:	lsr	x19, x19, #1
   164cc:	add	x2, x19, x8
   164d0:	b	164e4 <scols_init_debug@@SMARTCOLS_2.25+0x2e54>
   164d4:	mov	x2, x19
   164d8:	mov	x19, xzr
   164dc:	b	164e4 <scols_init_debug@@SMARTCOLS_2.25+0x2e54>
   164e0:	mov	x2, xzr
   164e4:	ldr	x0, [sp, #16]
   164e8:	ldur	w26, [x29, #-4]
   164ec:	add	x8, x0, x22
   164f0:	sub	x22, x8, #0x1
   164f4:	mov	x1, x22
   164f8:	mov	w3, w26
   164fc:	bl	16660 <scols_init_debug@@SMARTCOLS_2.25+0x2fd0>
   16500:	sub	x8, x22, x0
   16504:	cmp	x27, x8
   16508:	csel	x25, x27, x8, cc  // cc = lo, ul, last
   1650c:	mov	x1, x23
   16510:	mov	x2, x25
   16514:	mov	x24, x0
   16518:	bl	7400 <memcpy@plt>
   1651c:	add	x0, x24, x25
   16520:	mov	x1, x22
   16524:	mov	x2, x19
   16528:	mov	w3, w26
   1652c:	bl	16660 <scols_init_debug@@SMARTCOLS_2.25+0x2fd0>
   16530:	b	1653c <scols_init_debug@@SMARTCOLS_2.25+0x2eac>
   16534:	tbnz	w27, #0, 16484 <scols_init_debug@@SMARTCOLS_2.25+0x2df4>
   16538:	mov	x21, #0xffffffffffffffff    	// #-1
   1653c:	mov	x0, x20
   16540:	bl	7d90 <free@plt>
   16544:	mov	x0, x28
   16548:	bl	7d90 <free@plt>
   1654c:	mov	x0, x21
   16550:	ldp	x20, x19, [sp, #112]
   16554:	ldp	x22, x21, [sp, #96]
   16558:	ldp	x24, x23, [sp, #80]
   1655c:	ldp	x26, x25, [sp, #64]
   16560:	ldp	x28, x27, [sp, #48]
   16564:	ldp	x29, x30, [sp, #32]
   16568:	add	sp, sp, #0x80
   1656c:	ret
   16570:	mov	w24, wzr
   16574:	mov	w8, wzr
   16578:	mov	w9, wzr
   1657c:	b	16448 <scols_init_debug@@SMARTCOLS_2.25+0x2db8>
   16580:	bl	7c30 <abort@plt>
   16584:	stp	x29, x30, [sp, #-48]!
   16588:	stp	x20, x19, [sp, #32]
   1658c:	mov	x8, x0
   16590:	ldr	w0, [x0]
   16594:	str	x21, [sp, #16]
   16598:	mov	x29, sp
   1659c:	cbz	w0, 165cc <scols_init_debug@@SMARTCOLS_2.25+0x2f3c>
   165a0:	mov	w19, wzr
   165a4:	add	x20, x8, #0x4
   165a8:	mov	w21, #0xfffd                	// #65533
   165ac:	b	165b8 <scols_init_debug@@SMARTCOLS_2.25+0x2f28>
   165b0:	ldr	w0, [x20], #4
   165b4:	cbz	w0, 165d0 <scols_init_debug@@SMARTCOLS_2.25+0x2f40>
   165b8:	bl	81a0 <iswprint@plt>
   165bc:	cbnz	w0, 165b0 <scols_init_debug@@SMARTCOLS_2.25+0x2f20>
   165c0:	mov	w19, #0x1                   	// #1
   165c4:	stur	w21, [x20, #-4]
   165c8:	b	165b0 <scols_init_debug@@SMARTCOLS_2.25+0x2f20>
   165cc:	mov	w19, wzr
   165d0:	and	w0, w19, #0x1
   165d4:	ldp	x20, x19, [sp, #32]
   165d8:	ldr	x21, [sp, #16]
   165dc:	ldp	x29, x30, [sp], #48
   165e0:	ret
   165e4:	stp	x29, x30, [sp, #-48]!
   165e8:	stp	x22, x21, [sp, #16]
   165ec:	stp	x20, x19, [sp, #32]
   165f0:	mov	x19, x1
   165f4:	mov	x20, x0
   165f8:	mov	w21, wzr
   165fc:	mov	w22, #0x7fffffff            	// #2147483647
   16600:	mov	x29, sp
   16604:	cbz	x19, 1664c <scols_init_debug@@SMARTCOLS_2.25+0x2fbc>
   16608:	ldr	w0, [x20]
   1660c:	cbz	w0, 1664c <scols_init_debug@@SMARTCOLS_2.25+0x2fbc>
   16610:	bl	7900 <wcwidth@plt>
   16614:	sub	w9, w22, w0
   16618:	mov	w8, w0
   1661c:	mov	w0, #0xffffffff            	// #-1
   16620:	cmp	w21, w9
   16624:	ccmp	w8, w0, #0x4, le
   16628:	csel	w10, wzr, w8, eq  // eq = none
   1662c:	cmn	w8, #0x1
   16630:	b.eq	16650 <scols_init_debug@@SMARTCOLS_2.25+0x2fc0>  // b.none
   16634:	sub	x19, x19, #0x1
   16638:	cmp	w21, w9
   1663c:	add	w21, w10, w21
   16640:	add	x20, x20, #0x4
   16644:	b.le	16604 <scols_init_debug@@SMARTCOLS_2.25+0x2f74>
   16648:	b	16650 <scols_init_debug@@SMARTCOLS_2.25+0x2fc0>
   1664c:	mov	w0, w21
   16650:	ldp	x20, x19, [sp, #32]
   16654:	ldp	x22, x21, [sp, #16]
   16658:	ldp	x29, x30, [sp], #48
   1665c:	ret
   16660:	stp	x29, x30, [sp, #-48]!
   16664:	stp	x20, x19, [sp, #32]
   16668:	mov	x19, x0
   1666c:	str	x21, [sp, #16]
   16670:	mov	x29, sp
   16674:	cbz	x2, 166bc <scols_init_debug@@SMARTCOLS_2.25+0x302c>
   16678:	mov	x20, x1
   1667c:	cmp	x19, x1
   16680:	b.cs	166bc <scols_init_debug@@SMARTCOLS_2.25+0x302c>  // b.hs, b.nlast
   16684:	mvn	x8, x19
   16688:	add	x8, x20, x8
   1668c:	sub	x21, x2, #0x1
   16690:	cmp	x21, x8
   16694:	csel	x8, x8, x21, hi  // hi = pmore
   16698:	add	x2, x8, #0x1
   1669c:	mov	x0, x19
   166a0:	mov	w1, w3
   166a4:	bl	7a10 <memset@plt>
   166a8:	subs	x21, x21, #0x1
   166ac:	add	x19, x19, #0x1
   166b0:	b.cc	166bc <scols_init_debug@@SMARTCOLS_2.25+0x302c>  // b.lo, b.ul, b.last
   166b4:	cmp	x19, x20
   166b8:	b.cc	166a8 <scols_init_debug@@SMARTCOLS_2.25+0x3018>  // b.lo, b.ul, b.last
   166bc:	strb	wzr, [x19]
   166c0:	mov	x0, x19
   166c4:	ldp	x20, x19, [sp, #32]
   166c8:	ldr	x21, [sp, #16]
   166cc:	ldp	x29, x30, [sp], #48
   166d0:	ret
   166d4:	stp	x29, x30, [sp, #-48]!
   166d8:	stp	x22, x21, [sp, #16]
   166dc:	stp	x20, x19, [sp, #32]
   166e0:	mov	x22, x1
   166e4:	mov	x19, x0
   166e8:	mov	w0, #0x1                   	// #1
   166ec:	mov	w1, #0x38                  	// #56
   166f0:	mov	x29, sp
   166f4:	mov	x21, x2
   166f8:	bl	7a90 <calloc@plt>
   166fc:	mov	x20, x0
   16700:	cbz	x0, 16724 <scols_init_debug@@SMARTCOLS_2.25+0x3094>
   16704:	mov	x0, x19
   16708:	stp	x19, x22, [x20]
   1670c:	str	x21, [x20, #16]
   16710:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
   16714:	str	x0, [x20, #24]
   16718:	mov	x0, x19
   1671c:	bl	74c0 <strlen@plt>
   16720:	str	x0, [x20, #32]
   16724:	mov	x0, x20
   16728:	ldp	x20, x19, [sp, #32]
   1672c:	ldp	x22, x21, [sp, #16]
   16730:	ldp	x29, x30, [sp], #48
   16734:	ret
   16738:	stp	x29, x30, [sp, #-32]!
   1673c:	str	x19, [sp, #16]
   16740:	mov	x29, sp
   16744:	cbz	x0, 16750 <scols_init_debug@@SMARTCOLS_2.25+0x30c0>
   16748:	ldr	x19, [x0]
   1674c:	b	16754 <scols_init_debug@@SMARTCOLS_2.25+0x30c4>
   16750:	mov	x19, xzr
   16754:	bl	7d90 <free@plt>
   16758:	mov	x0, x19
   1675c:	ldr	x19, [sp, #16]
   16760:	ldp	x29, x30, [sp], #32
   16764:	ret
   16768:	stp	x29, x30, [sp, #-32]!
   1676c:	cmp	w1, #0x3
   16770:	str	x19, [sp, #16]
   16774:	mov	x29, sp
   16778:	b.hi	167d0 <scols_init_debug@@SMARTCOLS_2.25+0x3140>  // b.pmore
   1677c:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   16780:	mov	w8, w1
   16784:	add	x9, x9, #0xd79
   16788:	adr	x10, 1679c <scols_init_debug@@SMARTCOLS_2.25+0x310c>
   1678c:	ldrb	w11, [x9, x8]
   16790:	add	x10, x10, x11, lsl #2
   16794:	mov	x19, x0
   16798:	br	x10
   1679c:	ldr	x8, [x19, #40]
   167a0:	cbz	x8, 1683c <scols_init_debug@@SMARTCOLS_2.25+0x31ac>
   167a4:	ldr	x0, [x19]
   167a8:	add	x2, x29, #0x18
   167ac:	add	x1, x0, x8
   167b0:	bl	1684c <scols_init_debug@@SMARTCOLS_2.25+0x31bc>
   167b4:	cbz	x0, 16818 <scols_init_debug@@SMARTCOLS_2.25+0x3188>
   167b8:	ldp	x8, x9, [x19, #40]
   167bc:	sub	x8, x8, x0
   167c0:	str	x8, [x19, #40]
   167c4:	ldr	x8, [x29, #24]
   167c8:	sub	x8, x9, x8
   167cc:	b	16814 <scols_init_debug@@SMARTCOLS_2.25+0x3184>
   167d0:	mov	w0, #0xffffffea            	// #-22
   167d4:	b	16840 <scols_init_debug@@SMARTCOLS_2.25+0x31b0>
   167d8:	ldr	x8, [x19, #48]
   167dc:	ldr	x9, [x19, #24]
   167e0:	cmp	x8, x9
   167e4:	b.cs	1683c <scols_init_debug@@SMARTCOLS_2.25+0x31ac>  // b.hs, b.nlast
   167e8:	ldr	x8, [x19]
   167ec:	ldr	x9, [x19, #40]
   167f0:	add	x1, x29, #0x18
   167f4:	add	x0, x8, x9
   167f8:	bl	1690c <scols_init_debug@@SMARTCOLS_2.25+0x327c>
   167fc:	cbz	x0, 16818 <scols_init_debug@@SMARTCOLS_2.25+0x3188>
   16800:	ldp	x8, x9, [x19, #40]
   16804:	add	x8, x8, x0
   16808:	str	x8, [x19, #40]
   1680c:	ldr	x8, [x29, #24]
   16810:	add	x8, x9, x8
   16814:	str	x8, [x19, #48]
   16818:	mov	w0, wzr
   1681c:	b	16840 <scols_init_debug@@SMARTCOLS_2.25+0x31b0>
   16820:	ldp	x9, x8, [x19, #24]
   16824:	mov	w0, wzr
   16828:	stp	x8, x9, [x19, #40]
   1682c:	b	16840 <scols_init_debug@@SMARTCOLS_2.25+0x31b0>
   16830:	mov	w0, wzr
   16834:	stp	xzr, xzr, [x19, #40]
   16838:	b	16840 <scols_init_debug@@SMARTCOLS_2.25+0x31b0>
   1683c:	mov	w0, #0x1                   	// #1
   16840:	ldr	x19, [sp, #16]
   16844:	ldp	x29, x30, [sp], #32
   16848:	ret
   1684c:	sub	sp, sp, #0x40
   16850:	stp	x29, x30, [sp, #16]
   16854:	stp	x22, x21, [sp, #32]
   16858:	add	x29, sp, #0x10
   1685c:	mov	x21, xzr
   16860:	cmp	x0, x1
   16864:	stp	x20, x19, [sp, #48]
   16868:	stur	wzr, [x29, #-4]
   1686c:	b.eq	168f4 <scols_init_debug@@SMARTCOLS_2.25+0x3264>  // b.none
   16870:	cbz	x0, 168f4 <scols_init_debug@@SMARTCOLS_2.25+0x3264>
   16874:	mov	x20, x1
   16878:	cbz	x1, 168f4 <scols_init_debug@@SMARTCOLS_2.25+0x3264>
   1687c:	ldrb	w8, [x0]
   16880:	cbz	w8, 168f0 <scols_init_debug@@SMARTCOLS_2.25+0x3260>
   16884:	mov	x19, x2
   16888:	cmp	x0, x20
   1688c:	b.cs	168e4 <scols_init_debug@@SMARTCOLS_2.25+0x3254>  // b.hs, b.nlast
   16890:	mov	x22, x0
   16894:	bl	7db0 <__ctype_get_mb_cur_max@plt>
   16898:	mov	x2, x0
   1689c:	sub	x0, x29, #0x4
   168a0:	mov	x1, x22
   168a4:	mov	x3, xzr
   168a8:	bl	73f0 <mbrtowc@plt>
   168ac:	cmn	x0, #0x3
   168b0:	csinc	x8, x0, xzr, ls  // ls = plast
   168b4:	mov	x21, x0
   168b8:	add	x0, x22, x8
   168bc:	cmp	x0, x20
   168c0:	b.cc	16890 <scols_init_debug@@SMARTCOLS_2.25+0x3200>  // b.lo, b.ul, b.last
   168c4:	mov	x0, x22
   168c8:	cmp	x0, x20
   168cc:	b.eq	168f0 <scols_init_debug@@SMARTCOLS_2.25+0x3260>  // b.none
   168d0:	ldur	w0, [x29, #-4]
   168d4:	bl	7900 <wcwidth@plt>
   168d8:	sxtw	x8, w0
   168dc:	str	x8, [x19]
   168e0:	b	168f4 <scols_init_debug@@SMARTCOLS_2.25+0x3264>
   168e4:	mov	x21, xzr
   168e8:	cmp	x0, x20
   168ec:	b.ne	168d0 <scols_init_debug@@SMARTCOLS_2.25+0x3240>  // b.any
   168f0:	mov	x21, xzr
   168f4:	mov	x0, x21
   168f8:	ldp	x20, x19, [sp, #48]
   168fc:	ldp	x22, x21, [sp, #32]
   16900:	ldp	x29, x30, [sp, #16]
   16904:	add	sp, sp, #0x40
   16908:	ret
   1690c:	sub	sp, sp, #0x30
   16910:	stp	x20, x19, [sp, #32]
   16914:	mov	x20, x0
   16918:	stp	x29, x30, [sp, #16]
   1691c:	add	x29, sp, #0x10
   16920:	cbz	x0, 16968 <scols_init_debug@@SMARTCOLS_2.25+0x32d8>
   16924:	ldrb	w8, [x20]
   16928:	cbz	w8, 16964 <scols_init_debug@@SMARTCOLS_2.25+0x32d4>
   1692c:	mov	x19, x1
   16930:	bl	7db0 <__ctype_get_mb_cur_max@plt>
   16934:	mov	x2, x0
   16938:	sub	x0, x29, #0x4
   1693c:	mov	x1, x20
   16940:	mov	x3, xzr
   16944:	bl	73f0 <mbrtowc@plt>
   16948:	ldur	w8, [x29, #-4]
   1694c:	mov	x20, x0
   16950:	mov	w0, w8
   16954:	bl	7900 <wcwidth@plt>
   16958:	sxtw	x8, w0
   1695c:	str	x8, [x19]
   16960:	b	16968 <scols_init_debug@@SMARTCOLS_2.25+0x32d8>
   16964:	mov	x20, xzr
   16968:	mov	x0, x20
   1696c:	ldp	x20, x19, [sp, #32]
   16970:	ldp	x29, x30, [sp, #16]
   16974:	add	sp, sp, #0x30
   16978:	ret
   1697c:	stp	x29, x30, [sp, #-32]!
   16980:	str	x19, [sp, #16]
   16984:	ldp	x9, x8, [x0, #32]
   16988:	mov	x19, x0
   1698c:	mov	x29, sp
   16990:	cmp	x8, x9
   16994:	b.cc	169ac <scols_init_debug@@SMARTCOLS_2.25+0x331c>  // b.lo, b.ul, b.last
   16998:	mov	x0, x19
   1699c:	mov	w1, wzr
   169a0:	bl	16768 <scols_init_debug@@SMARTCOLS_2.25+0x30d8>
   169a4:	cmp	w0, #0x1
   169a8:	b.eq	169b4 <scols_init_debug@@SMARTCOLS_2.25+0x3324>  // b.none
   169ac:	mov	x0, x19
   169b0:	bl	169c0 <scols_init_debug@@SMARTCOLS_2.25+0x3330>
   169b4:	ldr	x19, [sp, #16]
   169b8:	ldp	x29, x30, [sp], #32
   169bc:	ret
   169c0:	stp	x29, x30, [sp, #-32]!
   169c4:	ldr	x8, [x0, #24]
   169c8:	str	x19, [sp, #16]
   169cc:	mov	x29, sp
   169d0:	cbz	x8, 16a24 <scols_init_debug@@SMARTCOLS_2.25+0x3394>
   169d4:	ldp	x9, x8, [x0, #32]
   169d8:	mov	x19, x0
   169dc:	cmp	x8, x9
   169e0:	b.cs	16a24 <scols_init_debug@@SMARTCOLS_2.25+0x3394>  // b.hs, b.nlast
   169e4:	ldr	x9, [x19]
   169e8:	add	x1, x29, #0x18
   169ec:	add	x0, x9, x8
   169f0:	bl	16bc0 <scols_init_debug@@SMARTCOLS_2.25+0x3530>
   169f4:	cmn	x0, #0x1
   169f8:	b.eq	16a24 <scols_init_debug@@SMARTCOLS_2.25+0x3394>  // b.none
   169fc:	ldr	x9, [x19, #32]
   16a00:	ldr	x8, [x19]
   16a04:	sub	x9, x9, x0
   16a08:	mov	x0, x8
   16a0c:	str	x9, [x19, #32]
   16a10:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
   16a14:	mov	x8, x0
   16a18:	mov	w0, wzr
   16a1c:	str	x8, [x19, #24]
   16a20:	b	16a28 <scols_init_debug@@SMARTCOLS_2.25+0x3398>
   16a24:	mov	w0, #0x1                   	// #1
   16a28:	ldr	x19, [sp, #16]
   16a2c:	ldp	x29, x30, [sp], #32
   16a30:	ret
   16a34:	stp	x29, x30, [sp, #-32]!
   16a38:	mov	w1, wzr
   16a3c:	str	x19, [sp, #16]
   16a40:	mov	x29, sp
   16a44:	mov	x19, x0
   16a48:	bl	16768 <scols_init_debug@@SMARTCOLS_2.25+0x30d8>
   16a4c:	cbz	w0, 16a58 <scols_init_debug@@SMARTCOLS_2.25+0x33c8>
   16a50:	mov	w0, #0x1                   	// #1
   16a54:	b	16a60 <scols_init_debug@@SMARTCOLS_2.25+0x33d0>
   16a58:	mov	x0, x19
   16a5c:	bl	169c0 <scols_init_debug@@SMARTCOLS_2.25+0x3330>
   16a60:	ldr	x19, [sp, #16]
   16a64:	ldp	x29, x30, [sp], #32
   16a68:	ret
   16a6c:	stp	x29, x30, [sp, #-48]!
   16a70:	stp	x20, x19, [sp, #32]
   16a74:	str	x21, [sp, #16]
   16a78:	ldr	x21, [x0, #32]
   16a7c:	mov	x29, sp
   16a80:	mov	x19, x0
   16a84:	mov	w20, w1
   16a88:	bl	7db0 <__ctype_get_mb_cur_max@plt>
   16a8c:	ldr	x8, [x19, #8]
   16a90:	add	x9, x0, x21
   16a94:	cmp	x9, x8
   16a98:	b.hi	16afc <scols_init_debug@@SMARTCOLS_2.25+0x346c>  // b.pmore
   16a9c:	ldr	x8, [x19]
   16aa0:	ldr	x9, [x19, #40]
   16aa4:	add	x2, x29, #0x18
   16aa8:	mov	w1, w20
   16aac:	add	x0, x8, x9
   16ab0:	bl	16b10 <scols_init_debug@@SMARTCOLS_2.25+0x3480>
   16ab4:	cmn	x0, #0x1
   16ab8:	b.eq	16afc <scols_init_debug@@SMARTCOLS_2.25+0x346c>  // b.none
   16abc:	ldp	x8, x9, [x19, #40]
   16ac0:	ldr	x10, [x19, #32]
   16ac4:	add	x8, x8, x0
   16ac8:	str	x8, [x19, #40]
   16acc:	ldr	x11, [x29, #24]
   16ad0:	ldr	x8, [x19]
   16ad4:	add	x10, x10, x0
   16ad8:	str	x10, [x19, #32]
   16adc:	add	x9, x9, x11
   16ae0:	mov	x0, x8
   16ae4:	str	x9, [x19, #48]
   16ae8:	bl	15ccc <scols_init_debug@@SMARTCOLS_2.25+0x263c>
   16aec:	mov	x8, x0
   16af0:	mov	w0, wzr
   16af4:	str	x8, [x19, #24]
   16af8:	b	16b00 <scols_init_debug@@SMARTCOLS_2.25+0x3470>
   16afc:	mov	w0, #0x1                   	// #1
   16b00:	ldp	x20, x19, [sp, #32]
   16b04:	ldr	x21, [sp, #16]
   16b08:	ldp	x29, x30, [sp], #48
   16b0c:	ret
   16b10:	stp	x29, x30, [sp, #-64]!
   16b14:	str	x23, [sp, #16]
   16b18:	stp	x22, x21, [sp, #32]
   16b1c:	stp	x20, x19, [sp, #48]
   16b20:	mov	x29, sp
   16b24:	mov	x21, x2
   16b28:	mov	w23, w1
   16b2c:	mov	x19, x0
   16b30:	bl	7db0 <__ctype_get_mb_cur_max@plt>
   16b34:	add	x9, x0, #0xf
   16b38:	mov	x8, sp
   16b3c:	and	x9, x9, #0xfffffffffffffff0
   16b40:	sub	x20, x8, x9
   16b44:	mov	sp, x20
   16b48:	mov	x0, x20
   16b4c:	mov	w1, w23
   16b50:	bl	7d50 <wctomb@plt>
   16b54:	cmn	w0, #0x1
   16b58:	sxtw	x22, w0
   16b5c:	b.eq	16ba4 <scols_init_debug@@SMARTCOLS_2.25+0x3514>  // b.none
   16b60:	mov	w0, w23
   16b64:	bl	7900 <wcwidth@plt>
   16b68:	sxtw	x8, w0
   16b6c:	mov	x0, x19
   16b70:	str	x8, [x21]
   16b74:	bl	74c0 <strlen@plt>
   16b78:	mov	x21, x0
   16b7c:	add	x0, x19, x22
   16b80:	mov	x1, x19
   16b84:	mov	x2, x21
   16b88:	bl	7420 <memmove@plt>
   16b8c:	mov	x0, x19
   16b90:	mov	x1, x20
   16b94:	mov	x2, x22
   16b98:	bl	7400 <memcpy@plt>
   16b9c:	add	x8, x21, x22
   16ba0:	strb	wzr, [x19, x8]
   16ba4:	mov	x0, x22
   16ba8:	mov	sp, x29
   16bac:	ldp	x20, x19, [sp, #48]
   16bb0:	ldp	x22, x21, [sp, #32]
   16bb4:	ldr	x23, [sp, #16]
   16bb8:	ldp	x29, x30, [sp], #64
   16bbc:	ret
   16bc0:	stp	x29, x30, [sp, #-48]!
   16bc4:	str	x21, [sp, #16]
   16bc8:	stp	x20, x19, [sp, #32]
   16bcc:	mov	x29, sp
   16bd0:	mov	x19, x0
   16bd4:	bl	1690c <scols_init_debug@@SMARTCOLS_2.25+0x327c>
   16bd8:	mov	x20, x0
   16bdc:	mov	x0, x19
   16be0:	bl	74c0 <strlen@plt>
   16be4:	sub	x21, x0, x20
   16be8:	add	x1, x19, x20
   16bec:	mov	x0, x19
   16bf0:	mov	x2, x21
   16bf4:	bl	7420 <memmove@plt>
   16bf8:	strb	wzr, [x19, x21]
   16bfc:	mov	x0, x20
   16c00:	ldp	x20, x19, [sp, #32]
   16c04:	ldr	x21, [sp, #16]
   16c08:	ldp	x29, x30, [sp], #48
   16c0c:	ret
   16c10:	mov	x8, #0x2301                	// #8961
   16c14:	mov	x9, #0xdcfe                	// #56574
   16c18:	movk	x8, #0x6745, lsl #16
   16c1c:	movk	x9, #0x98ba, lsl #16
   16c20:	movk	x8, #0xab89, lsl #32
   16c24:	movk	x9, #0x5476, lsl #32
   16c28:	movk	x8, #0xefcd, lsl #48
   16c2c:	movk	x9, #0x1032, lsl #48
   16c30:	stp	x8, x9, [x0]
   16c34:	str	xzr, [x0, #16]
   16c38:	ret
   16c3c:	stp	x29, x30, [sp, #-64]!
   16c40:	stp	x22, x21, [sp, #32]
   16c44:	stp	x20, x19, [sp, #48]
   16c48:	ldr	w8, [x0, #16]
   16c4c:	mov	w20, w2
   16c50:	mov	x19, x1
   16c54:	mov	x21, x0
   16c58:	adds	w9, w8, w2, lsl #3
   16c5c:	str	x23, [sp, #16]
   16c60:	mov	x29, sp
   16c64:	str	w9, [x0, #16]
   16c68:	b.cc	16c78 <scols_init_debug@@SMARTCOLS_2.25+0x35e8>  // b.lo, b.ul, b.last
   16c6c:	ldr	w9, [x21, #20]
   16c70:	add	w9, w9, #0x1
   16c74:	str	w9, [x21, #20]
   16c78:	ldr	w9, [x21, #20]
   16c7c:	ubfx	x8, x8, #3, #6
   16c80:	add	w9, w9, w20, lsr #29
   16c84:	str	w9, [x21, #20]
   16c88:	cbz	w8, 16ce8 <scols_init_debug@@SMARTCOLS_2.25+0x3658>
   16c8c:	mov	w10, #0x40                  	// #64
   16c90:	add	x9, x21, x8
   16c94:	sub	w22, w10, w8
   16c98:	cmp	w22, w20
   16c9c:	add	x0, x9, #0x18
   16ca0:	b.ls	16cbc <scols_init_debug@@SMARTCOLS_2.25+0x362c>  // b.plast
   16ca4:	mov	w2, w20
   16ca8:	mov	x1, x19
   16cac:	bl	7400 <memcpy@plt>
   16cb0:	mov	w8, wzr
   16cb4:	cbnz	w8, 16ce8 <scols_init_debug@@SMARTCOLS_2.25+0x3658>
   16cb8:	b	16d34 <scols_init_debug@@SMARTCOLS_2.25+0x36a4>
   16cbc:	mov	x1, x19
   16cc0:	mov	x2, x22
   16cc4:	add	x23, x21, #0x18
   16cc8:	bl	7400 <memcpy@plt>
   16ccc:	mov	x0, x21
   16cd0:	mov	x1, x23
   16cd4:	bl	16d48 <scols_init_debug@@SMARTCOLS_2.25+0x36b8>
   16cd8:	add	x19, x19, x22
   16cdc:	sub	w20, w20, w22
   16ce0:	mov	w8, #0x1                   	// #1
   16ce4:	cbz	w8, 16d34 <scols_init_debug@@SMARTCOLS_2.25+0x36a4>
   16ce8:	cmp	w20, #0x40
   16cec:	add	x22, x21, #0x18
   16cf0:	b.cc	16d24 <scols_init_debug@@SMARTCOLS_2.25+0x3694>  // b.lo, b.ul, b.last
   16cf4:	mov	w23, w20
   16cf8:	ldp	q1, q0, [x19, #32]
   16cfc:	ldp	q3, q2, [x19], #64
   16d00:	mov	x0, x21
   16d04:	mov	x1, x22
   16d08:	stp	q1, q0, [x22, #32]
   16d0c:	stp	q3, q2, [x22]
   16d10:	bl	16d48 <scols_init_debug@@SMARTCOLS_2.25+0x36b8>
   16d14:	sub	w23, w23, #0x40
   16d18:	cmp	w23, #0x3f
   16d1c:	b.hi	16cf8 <scols_init_debug@@SMARTCOLS_2.25+0x3668>  // b.pmore
   16d20:	and	w20, w20, #0x3f
   16d24:	mov	w2, w20
   16d28:	mov	x0, x22
   16d2c:	mov	x1, x19
   16d30:	bl	7400 <memcpy@plt>
   16d34:	ldp	x20, x19, [sp, #48]
   16d38:	ldp	x22, x21, [sp, #32]
   16d3c:	ldr	x23, [sp, #16]
   16d40:	ldp	x29, x30, [sp], #64
   16d44:	ret
   16d48:	str	x27, [sp, #-80]!
   16d4c:	stp	x26, x25, [sp, #16]
   16d50:	stp	x24, x23, [sp, #32]
   16d54:	stp	x22, x21, [sp, #48]
   16d58:	stp	x20, x19, [sp, #64]
   16d5c:	ldp	w11, w8, [x0]
   16d60:	ldp	w9, w10, [x0, #8]
   16d64:	ldp	w4, w13, [x1]
   16d68:	mov	w2, #0xa478                	// #42104
   16d6c:	movk	w2, #0xd76a, lsl #16
   16d70:	bic	w25, w10, w8
   16d74:	and	w26, w9, w8
   16d78:	orr	w25, w26, w25
   16d7c:	add	w26, w11, w4
   16d80:	add	w25, w26, w25
   16d84:	add	w2, w25, w2
   16d88:	ror	w2, w2, #25
   16d8c:	add	w2, w2, w8
   16d90:	bic	w25, w9, w2
   16d94:	and	w26, w8, w2
   16d98:	mov	w5, #0xb756                	// #46934
   16d9c:	orr	w25, w26, w25
   16da0:	add	w26, w10, w13
   16da4:	movk	w5, #0xe8c7, lsl #16
   16da8:	add	w25, w26, w25
   16dac:	ldp	w12, w17, [x1, #8]
   16db0:	add	w5, w25, w5
   16db4:	ror	w5, w5, #20
   16db8:	add	w5, w5, w2
   16dbc:	bic	w25, w8, w5
   16dc0:	and	w26, w2, w5
   16dc4:	mov	w6, #0x70db                	// #28891
   16dc8:	orr	w25, w26, w25
   16dcc:	add	w26, w9, w12
   16dd0:	movk	w6, #0x2420, lsl #16
   16dd4:	add	w25, w26, w25
   16dd8:	add	w6, w25, w6
   16ddc:	ror	w6, w6, #15
   16de0:	add	w6, w6, w5
   16de4:	bic	w25, w2, w6
   16de8:	and	w26, w5, w6
   16dec:	mov	w19, #0xceee                	// #52974
   16df0:	orr	w25, w26, w25
   16df4:	add	w26, w8, w17
   16df8:	movk	w19, #0xc1bd, lsl #16
   16dfc:	add	w25, w26, w25
   16e00:	ldp	w14, w3, [x1, #16]
   16e04:	add	w19, w25, w19
   16e08:	ror	w19, w19, #10
   16e0c:	add	w19, w19, w6
   16e10:	bic	w25, w5, w19
   16e14:	and	w26, w6, w19
   16e18:	mov	w20, #0xfaf                 	// #4015
   16e1c:	orr	w25, w26, w25
   16e20:	add	w2, w14, w2
   16e24:	movk	w20, #0xf57c, lsl #16
   16e28:	add	w2, w2, w25
   16e2c:	add	w2, w2, w20
   16e30:	ror	w2, w2, #25
   16e34:	add	w20, w2, w19
   16e38:	bic	w2, w6, w20
   16e3c:	and	w25, w19, w20
   16e40:	mov	w21, #0xc62a                	// #50730
   16e44:	orr	w2, w25, w2
   16e48:	add	w5, w3, w5
   16e4c:	movk	w21, #0x4787, lsl #16
   16e50:	add	w2, w5, w2
   16e54:	ldp	w15, w7, [x1, #24]
   16e58:	add	w2, w2, w21
   16e5c:	ror	w2, w2, #20
   16e60:	add	w5, w2, w20
   16e64:	bic	w2, w19, w5
   16e68:	and	w21, w20, w5
   16e6c:	mov	w22, #0x4613                	// #17939
   16e70:	add	w6, w15, w6
   16e74:	orr	w2, w21, w2
   16e78:	movk	w22, #0xa830, lsl #16
   16e7c:	add	w2, w6, w2
   16e80:	add	w2, w2, w22
   16e84:	ror	w2, w2, #15
   16e88:	add	w21, w2, w5
   16e8c:	bic	w2, w20, w21
   16e90:	and	w6, w5, w21
   16e94:	mov	w23, #0x9501                	// #38145
   16e98:	orr	w22, w6, w2
   16e9c:	add	w19, w7, w19
   16ea0:	movk	w23, #0xfd46, lsl #16
   16ea4:	add	w19, w19, w22
   16ea8:	ldp	w18, w16, [x1, #32]
   16eac:	add	w19, w19, w23
   16eb0:	ror	w19, w19, #10
   16eb4:	add	w22, w19, w21
   16eb8:	bic	w19, w5, w22
   16ebc:	and	w23, w21, w22
   16ec0:	mov	w24, #0x98d8                	// #39128
   16ec4:	orr	w19, w23, w19
   16ec8:	add	w20, w18, w20
   16ecc:	movk	w24, #0x6980, lsl #16
   16ed0:	add	w19, w20, w19
   16ed4:	add	w19, w19, w24
   16ed8:	ror	w19, w19, #25
   16edc:	add	w20, w19, w22
   16ee0:	bic	w19, w21, w20
   16ee4:	and	w24, w22, w20
   16ee8:	mov	w26, #0xf7af                	// #63407
   16eec:	orr	w19, w24, w19
   16ef0:	add	w5, w16, w5
   16ef4:	movk	w26, #0x8b44, lsl #16
   16ef8:	add	w5, w5, w19
   16efc:	ldp	w6, w2, [x1, #40]
   16f00:	add	w5, w5, w26
   16f04:	ror	w5, w5, #20
   16f08:	add	w26, w5, w20
   16f0c:	bic	w5, w22, w26
   16f10:	and	w19, w20, w26
   16f14:	add	w21, w6, w21
   16f18:	orr	w5, w19, w5
   16f1c:	mov	w25, #0xffff5bb1            	// #-42063
   16f20:	add	w5, w21, w5
   16f24:	add	w5, w5, w25
   16f28:	ror	w5, w5, #15
   16f2c:	add	w21, w5, w26
   16f30:	bic	w5, w20, w21
   16f34:	and	w19, w26, w21
   16f38:	mov	w23, #0xd7be                	// #55230
   16f3c:	orr	w25, w19, w5
   16f40:	add	w22, w2, w22
   16f44:	movk	w23, #0x895c, lsl #16
   16f48:	add	w22, w22, w25
   16f4c:	ldp	w19, w5, [x1, #48]
   16f50:	add	w22, w22, w23
   16f54:	ror	w22, w22, #10
   16f58:	add	w22, w22, w21
   16f5c:	bic	w23, w26, w22
   16f60:	and	w25, w21, w22
   16f64:	mov	w24, #0x1122                	// #4386
   16f68:	orr	w23, w25, w23
   16f6c:	add	w20, w19, w20
   16f70:	movk	w24, #0x6b90, lsl #16
   16f74:	add	w20, w20, w23
   16f78:	add	w20, w20, w24
   16f7c:	ror	w20, w20, #25
   16f80:	add	w23, w20, w22
   16f84:	bic	w20, w21, w23
   16f88:	and	w24, w22, w23
   16f8c:	mov	w25, #0x7193                	// #29075
   16f90:	add	w26, w5, w26
   16f94:	orr	w20, w24, w20
   16f98:	movk	w25, #0xfd98, lsl #16
   16f9c:	add	w20, w26, w20
   16fa0:	add	w20, w20, w25
   16fa4:	ror	w20, w20, #20
   16fa8:	add	w24, w20, w23
   16fac:	ldp	w20, w1, [x1, #56]
   16fb0:	bic	w25, w22, w24
   16fb4:	and	w26, w23, w24
   16fb8:	orr	w25, w26, w25
   16fbc:	mov	w26, #0x438e                	// #17294
   16fc0:	add	w21, w20, w21
   16fc4:	movk	w26, #0xa679, lsl #16
   16fc8:	add	w21, w21, w25
   16fcc:	add	w21, w21, w26
   16fd0:	ror	w21, w21, #15
   16fd4:	add	w21, w21, w24
   16fd8:	bic	w25, w23, w21
   16fdc:	and	w26, w24, w21
   16fe0:	orr	w25, w26, w25
   16fe4:	mov	w26, #0x821                 	// #2081
   16fe8:	add	w22, w1, w22
   16fec:	movk	w26, #0x49b4, lsl #16
   16ff0:	add	w22, w22, w25
   16ff4:	add	w22, w22, w26
   16ff8:	ror	w22, w22, #10
   16ffc:	add	w22, w22, w21
   17000:	bic	w25, w21, w24
   17004:	and	w26, w22, w24
   17008:	orr	w25, w26, w25
   1700c:	mov	w26, #0x2562                	// #9570
   17010:	add	w23, w13, w23
   17014:	movk	w26, #0xf61e, lsl #16
   17018:	add	w23, w23, w25
   1701c:	add	w23, w23, w26
   17020:	ror	w23, w23, #27
   17024:	add	w23, w23, w22
   17028:	bic	w25, w22, w21
   1702c:	and	w26, w23, w21
   17030:	orr	w25, w26, w25
   17034:	mov	w26, #0xb340                	// #45888
   17038:	add	w24, w15, w24
   1703c:	movk	w26, #0xc040, lsl #16
   17040:	add	w24, w24, w25
   17044:	add	w24, w24, w26
   17048:	ror	w24, w24, #23
   1704c:	add	w24, w24, w23
   17050:	bic	w25, w23, w22
   17054:	and	w26, w24, w22
   17058:	orr	w25, w26, w25
   1705c:	mov	w26, #0x5a51                	// #23121
   17060:	add	w21, w2, w21
   17064:	movk	w26, #0x265e, lsl #16
   17068:	add	w21, w21, w25
   1706c:	add	w21, w21, w26
   17070:	ror	w21, w21, #18
   17074:	add	w21, w21, w24
   17078:	bic	w25, w24, w23
   1707c:	and	w26, w21, w23
   17080:	orr	w25, w26, w25
   17084:	mov	w26, #0xc7aa                	// #51114
   17088:	add	w22, w4, w22
   1708c:	movk	w26, #0xe9b6, lsl #16
   17090:	add	w22, w22, w25
   17094:	add	w22, w22, w26
   17098:	ror	w22, w22, #12
   1709c:	add	w22, w22, w21
   170a0:	bic	w25, w21, w24
   170a4:	and	w26, w22, w24
   170a8:	orr	w25, w26, w25
   170ac:	mov	w26, #0x105d                	// #4189
   170b0:	add	w23, w3, w23
   170b4:	movk	w26, #0xd62f, lsl #16
   170b8:	add	w23, w23, w25
   170bc:	add	w23, w23, w26
   170c0:	ror	w23, w23, #27
   170c4:	add	w23, w23, w22
   170c8:	bic	w25, w22, w21
   170cc:	and	w26, w23, w21
   170d0:	orr	w25, w26, w25
   170d4:	mov	w26, #0x1453                	// #5203
   170d8:	add	w24, w6, w24
   170dc:	movk	w26, #0x244, lsl #16
   170e0:	add	w24, w24, w25
   170e4:	add	w24, w24, w26
   170e8:	ror	w24, w24, #23
   170ec:	add	w24, w24, w23
   170f0:	bic	w25, w23, w22
   170f4:	and	w26, w24, w22
   170f8:	orr	w25, w26, w25
   170fc:	mov	w26, #0xe681                	// #59009
   17100:	add	w21, w1, w21
   17104:	movk	w26, #0xd8a1, lsl #16
   17108:	add	w21, w21, w25
   1710c:	add	w21, w21, w26
   17110:	ror	w21, w21, #18
   17114:	add	w21, w21, w24
   17118:	bic	w25, w24, w23
   1711c:	and	w26, w21, w23
   17120:	orr	w25, w26, w25
   17124:	mov	w26, #0xfbc8                	// #64456
   17128:	add	w22, w14, w22
   1712c:	movk	w26, #0xe7d3, lsl #16
   17130:	add	w22, w22, w25
   17134:	add	w22, w22, w26
   17138:	ror	w22, w22, #12
   1713c:	add	w22, w22, w21
   17140:	bic	w25, w21, w24
   17144:	and	w26, w22, w24
   17148:	orr	w25, w26, w25
   1714c:	mov	w26, #0xcde6                	// #52710
   17150:	add	w23, w16, w23
   17154:	movk	w26, #0x21e1, lsl #16
   17158:	add	w23, w23, w25
   1715c:	add	w23, w23, w26
   17160:	ror	w23, w23, #27
   17164:	add	w23, w23, w22
   17168:	bic	w25, w22, w21
   1716c:	and	w26, w23, w21
   17170:	orr	w25, w26, w25
   17174:	mov	w26, #0x7d6                 	// #2006
   17178:	add	w24, w20, w24
   1717c:	movk	w26, #0xc337, lsl #16
   17180:	add	w24, w24, w25
   17184:	add	w24, w24, w26
   17188:	ror	w24, w24, #23
   1718c:	add	w24, w24, w23
   17190:	bic	w25, w23, w22
   17194:	and	w26, w24, w22
   17198:	orr	w25, w26, w25
   1719c:	mov	w26, #0xd87                 	// #3463
   171a0:	add	w21, w17, w21
   171a4:	movk	w26, #0xf4d5, lsl #16
   171a8:	add	w21, w21, w25
   171ac:	add	w21, w21, w26
   171b0:	ror	w21, w21, #18
   171b4:	add	w21, w21, w24
   171b8:	bic	w25, w24, w23
   171bc:	and	w26, w21, w23
   171c0:	orr	w25, w26, w25
   171c4:	mov	w26, #0x14ed                	// #5357
   171c8:	add	w22, w18, w22
   171cc:	movk	w26, #0x455a, lsl #16
   171d0:	add	w22, w22, w25
   171d4:	add	w22, w22, w26
   171d8:	ror	w22, w22, #12
   171dc:	add	w22, w22, w21
   171e0:	bic	w25, w21, w24
   171e4:	and	w26, w22, w24
   171e8:	orr	w25, w26, w25
   171ec:	mov	w26, #0xe905                	// #59653
   171f0:	add	w23, w5, w23
   171f4:	movk	w26, #0xa9e3, lsl #16
   171f8:	add	w23, w23, w25
   171fc:	add	w23, w23, w26
   17200:	ror	w23, w23, #27
   17204:	add	w23, w23, w22
   17208:	bic	w25, w22, w21
   1720c:	and	w26, w23, w21
   17210:	orr	w25, w26, w25
   17214:	mov	w26, #0xa3f8                	// #41976
   17218:	add	w24, w12, w24
   1721c:	movk	w26, #0xfcef, lsl #16
   17220:	add	w24, w24, w25
   17224:	add	w24, w24, w26
   17228:	ror	w24, w24, #23
   1722c:	add	w24, w24, w23
   17230:	bic	w25, w23, w22
   17234:	and	w26, w24, w22
   17238:	orr	w25, w26, w25
   1723c:	mov	w26, #0x2d9                 	// #729
   17240:	add	w21, w7, w21
   17244:	movk	w26, #0x676f, lsl #16
   17248:	add	w21, w21, w25
   1724c:	add	w21, w21, w26
   17250:	ror	w21, w21, #18
   17254:	add	w21, w21, w24
   17258:	eor	w25, w21, w24
   1725c:	and	w26, w25, w23
   17260:	add	w22, w19, w22
   17264:	eor	w26, w26, w24
   17268:	add	w22, w22, w26
   1726c:	mov	w26, #0x4c8a                	// #19594
   17270:	movk	w26, #0x8d2a, lsl #16
   17274:	add	w22, w22, w26
   17278:	ror	w22, w22, #12
   1727c:	add	w22, w22, w21
   17280:	mov	w26, #0x3942                	// #14658
   17284:	add	w23, w3, w23
   17288:	eor	w25, w25, w22
   1728c:	movk	w26, #0xfffa, lsl #16
   17290:	add	w23, w23, w25
   17294:	add	w23, w23, w26
   17298:	ror	w23, w23, #28
   1729c:	eor	w26, w22, w21
   172a0:	add	w23, w23, w22
   172a4:	mov	w25, #0xf681                	// #63105
   172a8:	add	w24, w18, w24
   172ac:	eor	w26, w26, w23
   172b0:	movk	w25, #0x8771, lsl #16
   172b4:	add	w24, w24, w26
   172b8:	add	w24, w24, w25
   172bc:	ror	w24, w24, #21
   172c0:	eor	w25, w23, w22
   172c4:	add	w24, w24, w23
   172c8:	mov	w26, #0x6122                	// #24866
   172cc:	add	w21, w2, w21
   172d0:	eor	w25, w25, w24
   172d4:	movk	w26, #0x6d9d, lsl #16
   172d8:	add	w21, w21, w25
   172dc:	add	w21, w21, w26
   172e0:	ror	w21, w21, #16
   172e4:	eor	w26, w24, w23
   172e8:	add	w21, w21, w24
   172ec:	mov	w25, #0x380c                	// #14348
   172f0:	add	w22, w20, w22
   172f4:	eor	w26, w26, w21
   172f8:	movk	w25, #0xfde5, lsl #16
   172fc:	add	w22, w22, w26
   17300:	add	w22, w22, w25
   17304:	ror	w22, w22, #9
   17308:	eor	w25, w21, w24
   1730c:	add	w22, w22, w21
   17310:	mov	w26, #0xea44                	// #59972
   17314:	add	w23, w13, w23
   17318:	eor	w25, w25, w22
   1731c:	movk	w26, #0xa4be, lsl #16
   17320:	add	w23, w23, w25
   17324:	add	w23, w23, w26
   17328:	ror	w23, w23, #28
   1732c:	eor	w26, w22, w21
   17330:	add	w23, w23, w22
   17334:	mov	w25, #0xcfa9                	// #53161
   17338:	add	w24, w14, w24
   1733c:	eor	w26, w26, w23
   17340:	movk	w25, #0x4bde, lsl #16
   17344:	add	w24, w24, w26
   17348:	add	w24, w24, w25
   1734c:	ror	w24, w24, #21
   17350:	eor	w25, w23, w22
   17354:	add	w24, w24, w23
   17358:	mov	w26, #0x4b60                	// #19296
   1735c:	add	w21, w7, w21
   17360:	eor	w25, w25, w24
   17364:	movk	w26, #0xf6bb, lsl #16
   17368:	add	w21, w21, w25
   1736c:	add	w21, w21, w26
   17370:	ror	w21, w21, #16
   17374:	eor	w26, w24, w23
   17378:	add	w21, w21, w24
   1737c:	mov	w25, #0xbc70                	// #48240
   17380:	add	w22, w6, w22
   17384:	eor	w26, w26, w21
   17388:	movk	w25, #0xbebf, lsl #16
   1738c:	add	w22, w22, w26
   17390:	add	w22, w22, w25
   17394:	ror	w22, w22, #9
   17398:	eor	w25, w21, w24
   1739c:	add	w22, w22, w21
   173a0:	mov	w26, #0x7ec6                	// #32454
   173a4:	add	w23, w5, w23
   173a8:	eor	w25, w25, w22
   173ac:	movk	w26, #0x289b, lsl #16
   173b0:	add	w23, w23, w25
   173b4:	add	w23, w23, w26
   173b8:	ror	w23, w23, #28
   173bc:	eor	w26, w22, w21
   173c0:	add	w23, w23, w22
   173c4:	mov	w25, #0x27fa                	// #10234
   173c8:	add	w24, w4, w24
   173cc:	eor	w26, w26, w23
   173d0:	movk	w25, #0xeaa1, lsl #16
   173d4:	add	w24, w24, w26
   173d8:	add	w24, w24, w25
   173dc:	ror	w24, w24, #21
   173e0:	eor	w25, w23, w22
   173e4:	add	w24, w24, w23
   173e8:	mov	w26, #0x3085                	// #12421
   173ec:	add	w21, w17, w21
   173f0:	eor	w25, w25, w24
   173f4:	movk	w26, #0xd4ef, lsl #16
   173f8:	add	w21, w21, w25
   173fc:	add	w21, w21, w26
   17400:	ror	w21, w21, #16
   17404:	eor	w26, w24, w23
   17408:	add	w21, w21, w24
   1740c:	mov	w25, #0x1d05                	// #7429
   17410:	add	w22, w15, w22
   17414:	eor	w26, w26, w21
   17418:	movk	w25, #0x488, lsl #16
   1741c:	add	w22, w22, w26
   17420:	add	w22, w22, w25
   17424:	ror	w22, w22, #9
   17428:	eor	w25, w21, w24
   1742c:	add	w22, w22, w21
   17430:	mov	w26, #0xd039                	// #53305
   17434:	add	w23, w16, w23
   17438:	eor	w25, w25, w22
   1743c:	movk	w26, #0xd9d4, lsl #16
   17440:	add	w23, w23, w25
   17444:	add	w23, w23, w26
   17448:	ror	w23, w23, #28
   1744c:	eor	w26, w22, w21
   17450:	add	w23, w23, w22
   17454:	mov	w25, #0x99e5                	// #39397
   17458:	add	w24, w19, w24
   1745c:	eor	w26, w26, w23
   17460:	movk	w25, #0xe6db, lsl #16
   17464:	add	w24, w24, w26
   17468:	add	w24, w24, w25
   1746c:	ror	w24, w24, #21
   17470:	eor	w25, w23, w22
   17474:	add	w24, w24, w23
   17478:	mov	w26, #0x7cf8                	// #31992
   1747c:	add	w21, w1, w21
   17480:	eor	w25, w25, w24
   17484:	movk	w26, #0x1fa2, lsl #16
   17488:	add	w21, w21, w25
   1748c:	add	w21, w21, w26
   17490:	ror	w21, w21, #16
   17494:	add	w4, w4, w23
   17498:	eor	w23, w24, w23
   1749c:	add	w21, w21, w24
   174a0:	mov	w25, #0x5665                	// #22117
   174a4:	add	w22, w12, w22
   174a8:	eor	w23, w23, w21
   174ac:	movk	w25, #0xc4ac, lsl #16
   174b0:	add	w22, w22, w23
   174b4:	add	w22, w22, w25
   174b8:	ror	w22, w22, #9
   174bc:	add	w22, w22, w21
   174c0:	add	w7, w7, w24
   174c4:	orn	w24, w22, w24
   174c8:	mov	w26, #0x2244                	// #8772
   174cc:	eor	w24, w24, w21
   174d0:	movk	w26, #0xf429, lsl #16
   174d4:	add	w4, w4, w24
   174d8:	add	w4, w4, w26
   174dc:	ror	w4, w4, #26
   174e0:	add	w27, w4, w22
   174e4:	orn	w4, w27, w21
   174e8:	mov	w23, #0xff97                	// #65431
   174ec:	eor	w4, w4, w22
   174f0:	movk	w23, #0x432a, lsl #16
   174f4:	add	w4, w7, w4
   174f8:	add	w20, w20, w21
   174fc:	add	w21, w4, w23
   17500:	add	w23, w3, w22
   17504:	ror	w3, w21, #22
   17508:	add	w21, w3, w27
   1750c:	orn	w3, w21, w22
   17510:	mov	w25, #0x23a7                	// #9127
   17514:	eor	w3, w3, w27
   17518:	movk	w25, #0xab94, lsl #16
   1751c:	add	w20, w20, w3
   17520:	add	w20, w20, w25
   17524:	ror	w20, w20, #17
   17528:	add	w20, w20, w21
   1752c:	orn	w25, w20, w27
   17530:	mov	w24, #0xa039                	// #41017
   17534:	eor	w25, w25, w21
   17538:	movk	w24, #0xfc93, lsl #16
   1753c:	add	w23, w23, w25
   17540:	add	w23, w23, w24
   17544:	ror	w23, w23, #11
   17548:	add	w23, w23, w20
   1754c:	add	w17, w17, w21
   17550:	orn	w21, w23, w21
   17554:	mov	w26, #0x59c3                	// #22979
   17558:	add	w19, w19, w27
   1755c:	eor	w21, w21, w20
   17560:	movk	w26, #0x655b, lsl #16
   17564:	add	w19, w19, w21
   17568:	add	w19, w19, w26
   1756c:	ror	w19, w19, #26
   17570:	add	w19, w19, w23
   17574:	add	w6, w6, w20
   17578:	orn	w20, w19, w20
   1757c:	mov	w7, #0xcc92                	// #52370
   17580:	eor	w20, w20, w23
   17584:	movk	w7, #0x8f0c, lsl #16
   17588:	add	w17, w17, w20
   1758c:	add	w17, w17, w7
   17590:	ror	w17, w17, #22
   17594:	add	w17, w17, w19
   17598:	add	w13, w13, w23
   1759c:	orn	w23, w17, w23
   175a0:	mov	w4, #0xf47d                	// #62589
   175a4:	eor	w23, w23, w19
   175a8:	movk	w4, #0xffef, lsl #16
   175ac:	add	w6, w6, w23
   175b0:	add	w4, w6, w4
   175b4:	ror	w4, w4, #17
   175b8:	add	w4, w4, w17
   175bc:	orn	w6, w4, w19
   175c0:	mov	w3, #0x5dd1                	// #24017
   175c4:	eor	w6, w6, w17
   175c8:	movk	w3, #0x8584, lsl #16
   175cc:	add	w13, w13, w6
   175d0:	add	w13, w13, w3
   175d4:	ror	w13, w13, #11
   175d8:	add	w13, w13, w4
   175dc:	add	w1, w1, w17
   175e0:	orn	w17, w13, w17
   175e4:	mov	w22, #0x7e4f                	// #32335
   175e8:	add	w18, w18, w19
   175ec:	eor	w17, w17, w4
   175f0:	movk	w22, #0x6fa8, lsl #16
   175f4:	add	w17, w18, w17
   175f8:	add	w17, w17, w22
   175fc:	ror	w17, w17, #26
   17600:	add	w17, w17, w13
   17604:	orn	w18, w17, w4
   17608:	mov	w25, #0xe6e0                	// #59104
   1760c:	eor	w18, w18, w13
   17610:	movk	w25, #0xfe2c, lsl #16
   17614:	add	w18, w1, w18
   17618:	add	w18, w18, w25
   1761c:	ror	w18, w18, #22
   17620:	add	w18, w18, w17
   17624:	add	w3, w5, w13
   17628:	orn	w13, w18, w13
   1762c:	mov	w24, #0x4314                	// #17172
   17630:	add	w15, w15, w4
   17634:	eor	w13, w13, w17
   17638:	movk	w24, #0xa301, lsl #16
   1763c:	add	w13, w15, w13
   17640:	add	w13, w13, w24
   17644:	ror	w13, w13, #17
   17648:	add	w13, w13, w18
   1764c:	orn	w15, w13, w17
   17650:	mov	w21, #0x11a1                	// #4513
   17654:	eor	w15, w15, w18
   17658:	movk	w21, #0x4e08, lsl #16
   1765c:	add	w15, w3, w15
   17660:	add	w15, w15, w21
   17664:	ror	w15, w15, #11
   17668:	add	w15, w15, w13
   1766c:	add	w14, w14, w17
   17670:	orn	w17, w15, w18
   17674:	mov	w26, #0x7e82                	// #32386
   17678:	eor	w17, w17, w13
   1767c:	movk	w26, #0xf753, lsl #16
   17680:	add	w14, w14, w17
   17684:	add	w14, w14, w26
   17688:	ror	w14, w14, #26
   1768c:	add	w14, w14, w15
   17690:	add	w12, w12, w13
   17694:	orn	w13, w14, w13
   17698:	mov	w20, #0xf235                	// #62005
   1769c:	add	w1, w2, w18
   176a0:	eor	w13, w13, w15
   176a4:	movk	w20, #0xbd3a, lsl #16
   176a8:	add	w13, w1, w13
   176ac:	add	w13, w13, w20
   176b0:	ror	w13, w13, #22
   176b4:	add	w13, w13, w14
   176b8:	add	w16, w16, w15
   176bc:	orn	w15, w13, w15
   176c0:	mov	w7, #0xd2bb                	// #53947
   176c4:	eor	w15, w15, w14
   176c8:	movk	w7, #0x2ad7, lsl #16
   176cc:	add	w12, w12, w15
   176d0:	add	w12, w12, w7
   176d4:	ror	w12, w12, #17
   176d8:	add	w12, w12, w13
   176dc:	add	w11, w14, w11
   176e0:	orn	w14, w12, w14
   176e4:	mov	w23, #0xd391                	// #54161
   176e8:	add	w8, w12, w8
   176ec:	add	w9, w12, w9
   176f0:	eor	w12, w14, w13
   176f4:	movk	w23, #0xeb86, lsl #16
   176f8:	add	w12, w16, w12
   176fc:	add	w12, w12, w23
   17700:	ror	w12, w12, #11
   17704:	add	w10, w13, w10
   17708:	add	w8, w8, w12
   1770c:	stp	w11, w8, [x0]
   17710:	stp	w9, w10, [x0, #8]
   17714:	ldp	x20, x19, [sp, #64]
   17718:	ldp	x22, x21, [sp, #48]
   1771c:	ldp	x24, x23, [sp, #32]
   17720:	ldp	x26, x25, [sp, #16]
   17724:	ldr	x27, [sp], #80
   17728:	ret
   1772c:	stp	x29, x30, [sp, #-48]!
   17730:	stp	x20, x19, [sp, #32]
   17734:	ldr	w8, [x1, #16]
   17738:	str	x21, [sp, #16]
   1773c:	add	x21, x1, #0x18
   17740:	mov	x20, x0
   17744:	ubfx	x8, x8, #3, #6
   17748:	mov	w9, #0x80                  	// #128
   1774c:	add	x0, x21, x8
   17750:	eor	w2, w8, #0x3f
   17754:	mov	x19, x1
   17758:	cmp	w2, #0x7
   1775c:	strb	w9, [x0], #1
   17760:	mov	x29, sp
   17764:	b.hi	17790 <scols_init_debug@@SMARTCOLS_2.25+0x4100>  // b.pmore
   17768:	mov	w1, wzr
   1776c:	bl	7a10 <memset@plt>
   17770:	mov	x0, x19
   17774:	mov	x1, x21
   17778:	bl	16d48 <scols_init_debug@@SMARTCOLS_2.25+0x36b8>
   1777c:	movi	v0.2d, #0x0
   17780:	str	xzr, [x21, #48]
   17784:	stp	q0, q0, [x21, #16]
   17788:	str	q0, [x21]
   1778c:	b	1779c <scols_init_debug@@SMARTCOLS_2.25+0x410c>
   17790:	sub	w2, w2, #0x8
   17794:	mov	w1, wzr
   17798:	bl	7a10 <memset@plt>
   1779c:	ldp	w8, w9, [x19, #16]
   177a0:	mov	x0, x19
   177a4:	mov	x1, x21
   177a8:	stp	w8, w9, [x19, #80]
   177ac:	bl	16d48 <scols_init_debug@@SMARTCOLS_2.25+0x36b8>
   177b0:	ldr	q0, [x19]
   177b4:	movi	v1.2d, #0x0
   177b8:	str	q0, [x20]
   177bc:	stp	q1, q1, [x19, #32]
   177c0:	str	q1, [x19, #64]
   177c4:	str	xzr, [x19, #80]
   177c8:	stp	q1, q1, [x19]
   177cc:	ldp	x20, x19, [sp, #32]
   177d0:	ldr	x21, [sp, #16]
   177d4:	ldp	x29, x30, [sp], #48
   177d8:	ret
   177dc:	stp	x29, x30, [sp, #-16]!
   177e0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   177e4:	ldr	w8, [x8, #2128]
   177e8:	mov	x29, sp
   177ec:	cbz	w8, 177f8 <scols_init_debug@@SMARTCOLS_2.25+0x4168>
   177f0:	ldp	x29, x30, [sp], #16
   177f4:	ret
   177f8:	bl	17810 <scols_init_debug@@SMARTCOLS_2.25+0x4180>
   177fc:	adrp	x0, 17000 <scols_init_debug@@SMARTCOLS_2.25+0x3970>
   17800:	add	x0, x0, #0x96c
   17804:	bl	26cb8 <scols_init_debug@@SMARTCOLS_2.25+0x13628>
   17808:	ldp	x29, x30, [sp], #16
   1780c:	ret
   17810:	sub	sp, sp, #0xc0
   17814:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17818:	add	x0, x0, #0xd7d
   1781c:	stp	x29, x30, [sp, #160]
   17820:	stp	x20, x19, [sp, #176]
   17824:	add	x29, sp, #0xa0
   17828:	bl	8250 <getenv@plt>
   1782c:	mov	x19, x0
   17830:	mov	w0, #0x1                   	// #1
   17834:	bl	7fd0 <isatty@plt>
   17838:	cbz	w0, 1795c <scols_init_debug@@SMARTCOLS_2.25+0x42cc>
   1783c:	cbz	x19, 17860 <scols_init_debug@@SMARTCOLS_2.25+0x41d0>
   17840:	ldrb	w8, [x19]
   17844:	cbz	w8, 1795c <scols_init_debug@@SMARTCOLS_2.25+0x42cc>
   17848:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1784c:	add	x1, x1, #0xd88
   17850:	mov	x0, x19
   17854:	bl	7cf0 <strcmp@plt>
   17858:	cbnz	w0, 17868 <scols_init_debug@@SMARTCOLS_2.25+0x41d8>
   1785c:	b	1795c <scols_init_debug@@SMARTCOLS_2.25+0x42cc>
   17860:	adrp	x19, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17864:	add	x19, x19, #0xd83
   17868:	mov	x0, x19
   1786c:	bl	17abc <scols_init_debug@@SMARTCOLS_2.25+0x442c>
   17870:	cbz	w0, 1795c <scols_init_debug@@SMARTCOLS_2.25+0x42cc>
   17874:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17878:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1787c:	adrp	x11, 17000 <scols_init_debug@@SMARTCOLS_2.25+0x3970>
   17880:	add	x8, x8, #0x810
   17884:	add	x9, x9, #0x848
   17888:	mov	w10, #0xffffffff            	// #-1
   1788c:	add	x11, x11, #0xbac
   17890:	str	x19, [x8, #16]
   17894:	str	x8, [x9]
   17898:	str	w10, [x9, #12]
   1789c:	str	x11, [x9, #800]
   178a0:	bl	17c60 <scols_init_debug@@SMARTCOLS_2.25+0x45d0>
   178a4:	cbnz	w0, 1795c <scols_init_debug@@SMARTCOLS_2.25+0x42cc>
   178a8:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   178ac:	ldr	w0, [x19, #2132]
   178b0:	mov	w1, #0x1                   	// #1
   178b4:	bl	8140 <dup2@plt>
   178b8:	mov	w0, #0x2                   	// #2
   178bc:	bl	7fd0 <isatty@plt>
   178c0:	cbz	w0, 178d0 <scols_init_debug@@SMARTCOLS_2.25+0x4240>
   178c4:	ldr	w0, [x19, #2132]
   178c8:	mov	w1, #0x2                   	// #2
   178cc:	bl	8140 <dup2@plt>
   178d0:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   178d4:	add	x20, x20, #0x854
   178d8:	mov	x19, x20
   178dc:	ldr	w0, [x19], #172
   178e0:	bl	7b90 <close@plt>
   178e4:	adrp	x8, 17000 <scols_init_debug@@SMARTCOLS_2.25+0x3970>
   178e8:	movi	v0.2d, #0x0
   178ec:	add	x8, x8, #0xdd0
   178f0:	add	x2, x20, #0x14
   178f4:	mov	x1, sp
   178f8:	mov	w0, #0x2                   	// #2
   178fc:	str	xzr, [sp, #144]
   17900:	stp	q0, q0, [sp]
   17904:	stp	q0, q0, [sp, #32]
   17908:	stp	q0, q0, [sp, #64]
   1790c:	stp	q0, q0, [sp, #96]
   17910:	str	q0, [sp, #128]
   17914:	str	x8, [sp]
   17918:	bl	7ba0 <sigaction@plt>
   1791c:	mov	x1, sp
   17920:	mov	w0, #0x1                   	// #1
   17924:	mov	x2, x19
   17928:	bl	7ba0 <sigaction@plt>
   1792c:	add	x2, x20, #0x144
   17930:	mov	x1, sp
   17934:	mov	w0, #0xf                   	// #15
   17938:	bl	7ba0 <sigaction@plt>
   1793c:	add	x2, x20, #0x1dc
   17940:	mov	x1, sp
   17944:	mov	w0, #0x3                   	// #3
   17948:	bl	7ba0 <sigaction@plt>
   1794c:	add	x2, x20, #0x274
   17950:	mov	x1, sp
   17954:	mov	w0, #0xd                   	// #13
   17958:	bl	7ba0 <sigaction@plt>
   1795c:	ldp	x20, x19, [sp, #176]
   17960:	ldp	x29, x30, [sp, #160]
   17964:	add	sp, sp, #0xc0
   17968:	ret
   1796c:	stp	x29, x30, [sp, #-16]!
   17970:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17974:	ldr	w8, [x8, #2128]
   17978:	mov	x29, sp
   1797c:	cbz	w8, 179b4 <scols_init_debug@@SMARTCOLS_2.25+0x4324>
   17980:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   17984:	ldr	x8, [x8, #4032]
   17988:	ldr	x0, [x8]
   1798c:	bl	7f10 <fflush@plt>
   17990:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   17994:	ldr	x8, [x8, #4016]
   17998:	ldr	x0, [x8]
   1799c:	bl	7f10 <fflush@plt>
   179a0:	mov	w0, #0x1                   	// #1
   179a4:	bl	7b90 <close@plt>
   179a8:	mov	w0, #0x2                   	// #2
   179ac:	bl	7b90 <close@plt>
   179b0:	bl	17e70 <scols_init_debug@@SMARTCOLS_2.25+0x47e0>
   179b4:	ldp	x29, x30, [sp], #16
   179b8:	ret
   179bc:	stp	x29, x30, [sp, #-32]!
   179c0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   179c4:	ldr	w8, [x8, #2128]
   179c8:	str	x19, [sp, #16]
   179cc:	mov	x29, sp
   179d0:	cbnz	w8, 179f8 <scols_init_debug@@SMARTCOLS_2.25+0x4368>
   179d4:	mov	w0, #0x1                   	// #1
   179d8:	bl	7560 <dup@plt>
   179dc:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   179e0:	add	x19, x19, #0x860
   179e4:	str	w0, [x19, #4]
   179e8:	mov	w0, #0x2                   	// #2
   179ec:	bl	7560 <dup@plt>
   179f0:	str	w0, [x19]
   179f4:	bl	17810 <scols_init_debug@@SMARTCOLS_2.25+0x4180>
   179f8:	ldr	x19, [sp, #16]
   179fc:	ldp	x29, x30, [sp], #32
   17a00:	ret
   17a04:	stp	x29, x30, [sp, #-32]!
   17a08:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17a0c:	ldr	w8, [x8, #2128]
   17a10:	str	x19, [sp, #16]
   17a14:	mov	x29, sp
   17a18:	cbz	w8, 17ab0 <scols_init_debug@@SMARTCOLS_2.25+0x4420>
   17a1c:	bl	1796c <scols_init_debug@@SMARTCOLS_2.25+0x42dc>
   17a20:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17a24:	add	x19, x19, #0x848
   17a28:	ldr	w0, [x19, #28]
   17a2c:	mov	w1, #0x1                   	// #1
   17a30:	bl	8140 <dup2@plt>
   17a34:	ldr	w0, [x19, #24]
   17a38:	mov	w1, #0x2                   	// #2
   17a3c:	bl	8140 <dup2@plt>
   17a40:	ldr	w0, [x19, #28]
   17a44:	bl	7b90 <close@plt>
   17a48:	ldr	w0, [x19, #24]
   17a4c:	bl	7b90 <close@plt>
   17a50:	add	x1, x19, #0x20
   17a54:	mov	w0, #0x2                   	// #2
   17a58:	mov	x2, xzr
   17a5c:	bl	7ba0 <sigaction@plt>
   17a60:	add	x1, x19, #0xb8
   17a64:	mov	w0, #0x1                   	// #1
   17a68:	mov	x2, xzr
   17a6c:	bl	7ba0 <sigaction@plt>
   17a70:	add	x1, x19, #0x150
   17a74:	mov	w0, #0xf                   	// #15
   17a78:	mov	x2, xzr
   17a7c:	bl	7ba0 <sigaction@plt>
   17a80:	add	x1, x19, #0x1e8
   17a84:	mov	w0, #0x3                   	// #3
   17a88:	mov	x2, xzr
   17a8c:	bl	7ba0 <sigaction@plt>
   17a90:	add	x1, x19, #0x280
   17a94:	mov	w0, #0xd                   	// #13
   17a98:	mov	x2, xzr
   17a9c:	bl	7ba0 <sigaction@plt>
   17aa0:	mov	w2, #0x328                 	// #808
   17aa4:	mov	x0, x19
   17aa8:	mov	w1, wzr
   17aac:	bl	7a10 <memset@plt>
   17ab0:	ldr	x19, [sp, #16]
   17ab4:	ldp	x29, x30, [sp], #32
   17ab8:	ret
   17abc:	stp	x29, x30, [sp, #-64]!
   17ac0:	str	x23, [sp, #16]
   17ac4:	stp	x22, x21, [sp, #32]
   17ac8:	stp	x20, x19, [sp, #48]
   17acc:	mov	x29, sp
   17ad0:	cbz	x0, 17b90 <scols_init_debug@@SMARTCOLS_2.25+0x4500>
   17ad4:	ldrb	w8, [x0]
   17ad8:	mov	x19, x0
   17adc:	cmp	w8, #0x2f
   17ae0:	b.ne	17afc <scols_init_debug@@SMARTCOLS_2.25+0x446c>  // b.any
   17ae4:	mov	w1, #0x1                   	// #1
   17ae8:	mov	x0, x19
   17aec:	bl	7c60 <access@plt>
   17af0:	cmp	w0, #0x0
   17af4:	cset	w21, eq  // eq = none
   17af8:	b	17b94 <scols_init_debug@@SMARTCOLS_2.25+0x4504>
   17afc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17b00:	add	x0, x0, #0xd8c
   17b04:	bl	8250 <getenv@plt>
   17b08:	cbz	x0, 17b90 <scols_init_debug@@SMARTCOLS_2.25+0x4500>
   17b0c:	bl	17df8 <scols_init_debug@@SMARTCOLS_2.25+0x4768>
   17b10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17b14:	add	x1, x1, #0xd91
   17b18:	mov	x20, x0
   17b1c:	bl	7480 <strtok@plt>
   17b20:	mov	w21, wzr
   17b24:	cbz	x0, 17b84 <scols_init_debug@@SMARTCOLS_2.25+0x44f4>
   17b28:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17b2c:	add	x22, x22, #0xd91
   17b30:	b	17b4c <scols_init_debug@@SMARTCOLS_2.25+0x44bc>
   17b34:	mov	w8, wzr
   17b38:	tbnz	w8, #0, 17b84 <scols_init_debug@@SMARTCOLS_2.25+0x44f4>
   17b3c:	mov	x0, xzr
   17b40:	mov	x1, x22
   17b44:	bl	7480 <strtok@plt>
   17b48:	cbz	x0, 17b84 <scols_init_debug@@SMARTCOLS_2.25+0x44f4>
   17b4c:	mov	w1, #0x80000               	// #524288
   17b50:	bl	7940 <open@plt>
   17b54:	tbnz	w0, #31, 17b34 <scols_init_debug@@SMARTCOLS_2.25+0x44a4>
   17b58:	mov	w2, #0x1                   	// #1
   17b5c:	mov	x1, x19
   17b60:	mov	w3, wzr
   17b64:	mov	w23, w0
   17b68:	bl	81e0 <faccessat@plt>
   17b6c:	cmp	w0, #0x0
   17b70:	mov	w0, w23
   17b74:	cset	w21, eq  // eq = none
   17b78:	bl	7b90 <close@plt>
   17b7c:	mov	w8, w21
   17b80:	tbz	w8, #0, 17b3c <scols_init_debug@@SMARTCOLS_2.25+0x44ac>
   17b84:	mov	x0, x20
   17b88:	bl	7d90 <free@plt>
   17b8c:	b	17b94 <scols_init_debug@@SMARTCOLS_2.25+0x4504>
   17b90:	mov	w21, wzr
   17b94:	mov	w0, w21
   17b98:	ldp	x20, x19, [sp, #48]
   17b9c:	ldp	x22, x21, [sp, #32]
   17ba0:	ldr	x23, [sp, #16]
   17ba4:	ldp	x29, x30, [sp], #64
   17ba8:	ret
   17bac:	sub	sp, sp, #0x120
   17bb0:	movi	v0.2d, #0x0
   17bb4:	stp	q0, q0, [sp, #128]
   17bb8:	ldr	x8, [sp, #128]
   17bbc:	stp	q0, q0, [sp, #192]
   17bc0:	stp	q0, q0, [sp, #224]
   17bc4:	stp	q0, q0, [sp, #160]
   17bc8:	ldp	q0, q1, [sp, #192]
   17bcc:	ldp	q2, q3, [sp, #224]
   17bd0:	orr	x8, x8, #0x1
   17bd4:	str	x8, [sp, #128]
   17bd8:	stp	q0, q1, [sp, #64]
   17bdc:	ldp	q4, q0, [sp, #160]
   17be0:	stp	q2, q3, [sp, #96]
   17be4:	ldp	q2, q1, [sp, #128]
   17be8:	add	x1, sp, #0x80
   17bec:	mov	x3, sp
   17bf0:	mov	w0, #0x1                   	// #1
   17bf4:	mov	x2, xzr
   17bf8:	mov	x4, xzr
   17bfc:	stp	x29, x30, [sp, #256]
   17c00:	str	x28, [sp, #272]
   17c04:	add	x29, sp, #0x100
   17c08:	stp	q4, q0, [sp, #32]
   17c0c:	stp	q2, q1, [sp]
   17c10:	bl	8010 <select@plt>
   17c14:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17c18:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17c1c:	add	x0, x0, #0xde1
   17c20:	add	x1, x1, #0xde6
   17c24:	mov	w2, wzr
   17c28:	bl	7660 <setenv@plt>
   17c2c:	cbz	w0, 17c50 <scols_init_debug@@SMARTCOLS_2.25+0x45c0>
   17c30:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17c34:	add	x1, x1, #0xdeb
   17c38:	mov	w2, #0x5                   	// #5
   17c3c:	mov	x0, xzr
   17c40:	bl	8090 <dcgettext@plt>
   17c44:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17c48:	add	x1, x1, #0xde1
   17c4c:	bl	7d10 <warn@plt>
   17c50:	ldr	x28, [sp, #272]
   17c54:	ldp	x29, x30, [sp, #256]
   17c58:	add	sp, sp, #0x120
   17c5c:	ret
   17c60:	sub	sp, sp, #0x30
   17c64:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17c68:	add	x8, x8, #0x854
   17c6c:	ldrb	w9, [x8, #780]
   17c70:	ldr	w8, [x8]
   17c74:	stp	x20, x19, [sp, #32]
   17c78:	stp	x29, x30, [sp, #16]
   17c7c:	tst	w9, #0x1
   17c80:	cset	w9, eq  // eq = none
   17c84:	cmp	w8, #0x0
   17c88:	cset	w8, lt  // lt = tstop
   17c8c:	and	w19, w9, w8
   17c90:	cmp	w19, #0x1
   17c94:	add	x29, sp, #0x10
   17c98:	b.ne	17cb4 <scols_init_debug@@SMARTCOLS_2.25+0x4624>  // b.any
   17c9c:	add	x0, sp, #0x8
   17ca0:	bl	76c0 <pipe@plt>
   17ca4:	tbnz	w0, #31, 17d04 <scols_init_debug@@SMARTCOLS_2.25+0x4674>
   17ca8:	ldr	w8, [sp, #12]
   17cac:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17cb0:	str	w8, [x9, #2132]
   17cb4:	mov	x0, xzr
   17cb8:	bl	7f10 <fflush@plt>
   17cbc:	bl	7760 <fork@plt>
   17cc0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17cc4:	str	w0, [x8, #2128]
   17cc8:	cbz	w0, 17d3c <scols_init_debug@@SMARTCOLS_2.25+0x46ac>
   17ccc:	tbnz	w0, #31, 17cdc <scols_init_debug@@SMARTCOLS_2.25+0x464c>
   17cd0:	cbz	w19, 17cec <scols_init_debug@@SMARTCOLS_2.25+0x465c>
   17cd4:	ldr	w0, [sp, #8]
   17cd8:	b	17cf8 <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   17cdc:	cbz	w19, 17d2c <scols_init_debug@@SMARTCOLS_2.25+0x469c>
   17ce0:	add	x0, sp, #0x8
   17ce4:	bl	17e44 <scols_init_debug@@SMARTCOLS_2.25+0x47b4>
   17ce8:	b	17d18 <scols_init_debug@@SMARTCOLS_2.25+0x4688>
   17cec:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17cf0:	ldr	w0, [x8, #2132]
   17cf4:	cbz	w0, 17d1c <scols_init_debug@@SMARTCOLS_2.25+0x468c>
   17cf8:	bl	7b90 <close@plt>
   17cfc:	mov	w0, wzr
   17d00:	b	17d1c <scols_init_debug@@SMARTCOLS_2.25+0x468c>
   17d04:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17d08:	ldr	w0, [x8, #2136]
   17d0c:	cmp	w0, #0x1
   17d10:	b.lt	17d18 <scols_init_debug@@SMARTCOLS_2.25+0x4688>  // b.tstop
   17d14:	bl	7b90 <close@plt>
   17d18:	mov	w0, #0xffffffff            	// #-1
   17d1c:	ldp	x20, x19, [sp, #32]
   17d20:	ldp	x29, x30, [sp, #16]
   17d24:	add	sp, sp, #0x30
   17d28:	ret
   17d2c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17d30:	ldr	w0, [x8, #2132]
   17d34:	cbnz	w0, 17d14 <scols_init_debug@@SMARTCOLS_2.25+0x4684>
   17d38:	b	17d18 <scols_init_debug@@SMARTCOLS_2.25+0x4688>
   17d3c:	cbz	w19, 17d58 <scols_init_debug@@SMARTCOLS_2.25+0x46c8>
   17d40:	ldr	w0, [sp, #8]
   17d44:	mov	w1, wzr
   17d48:	bl	8140 <dup2@plt>
   17d4c:	add	x0, sp, #0x8
   17d50:	bl	17e44 <scols_init_debug@@SMARTCOLS_2.25+0x47b4>
   17d54:	b	17d78 <scols_init_debug@@SMARTCOLS_2.25+0x46e8>
   17d58:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17d5c:	ldr	w0, [x19, #2132]
   17d60:	cmp	w0, #0x1
   17d64:	b.lt	17d78 <scols_init_debug@@SMARTCOLS_2.25+0x46e8>  // b.tstop
   17d68:	mov	w1, wzr
   17d6c:	bl	8140 <dup2@plt>
   17d70:	ldr	w0, [x19, #2132]
   17d74:	bl	7b90 <close@plt>
   17d78:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17d7c:	add	x20, x20, #0x848
   17d80:	ldr	x8, [x20, #800]
   17d84:	blr	x8
   17d88:	ldr	x1, [x20]
   17d8c:	ldr	x0, [x1]
   17d90:	bl	7ce0 <execvp@plt>
   17d94:	bl	8220 <__errno_location@plt>
   17d98:	ldr	w8, [x0]
   17d9c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17da0:	add	x1, x1, #0xe15
   17da4:	mov	w2, #0x5                   	// #5
   17da8:	cmp	w8, #0x2
   17dac:	mov	w8, #0x7e                  	// #126
   17db0:	mov	x0, xzr
   17db4:	cinc	w19, w8, eq  // eq = none
   17db8:	bl	8090 <dcgettext@plt>
   17dbc:	ldr	x8, [x20]
   17dc0:	mov	x1, x0
   17dc4:	mov	w0, w19
   17dc8:	ldr	x2, [x8]
   17dcc:	bl	8380 <err@plt>
   17dd0:	stp	x29, x30, [sp, #-32]!
   17dd4:	str	x19, [sp, #16]
   17dd8:	mov	x29, sp
   17ddc:	mov	w19, w0
   17de0:	bl	1796c <scols_init_debug@@SMARTCOLS_2.25+0x42dc>
   17de4:	mov	w0, w19
   17de8:	bl	7540 <raise@plt>
   17dec:	ldr	x19, [sp, #16]
   17df0:	ldp	x29, x30, [sp], #32
   17df4:	ret
   17df8:	stp	x29, x30, [sp, #-16]!
   17dfc:	mov	x29, sp
   17e00:	cbz	x0, 17e14 <scols_init_debug@@SMARTCOLS_2.25+0x4784>
   17e04:	bl	7b50 <strdup@plt>
   17e08:	cbz	x0, 17e34 <scols_init_debug@@SMARTCOLS_2.25+0x47a4>
   17e0c:	ldp	x29, x30, [sp], #16
   17e10:	ret
   17e14:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17e18:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17e1c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17e20:	add	x0, x0, #0xd93
   17e24:	add	x1, x1, #0xd97
   17e28:	add	x3, x3, #0xdaa
   17e2c:	mov	w2, #0x4a                  	// #74
   17e30:	bl	8210 <__assert_fail@plt>
   17e34:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17e38:	add	x1, x1, #0xdc6
   17e3c:	mov	w0, #0x1                   	// #1
   17e40:	bl	8380 <err@plt>
   17e44:	stp	x29, x30, [sp, #-32]!
   17e48:	str	x19, [sp, #16]
   17e4c:	mov	x19, x0
   17e50:	ldr	w0, [x0]
   17e54:	mov	x29, sp
   17e58:	bl	7b90 <close@plt>
   17e5c:	ldr	w0, [x19, #4]
   17e60:	bl	7b90 <close@plt>
   17e64:	ldr	x19, [sp, #16]
   17e68:	ldp	x29, x30, [sp], #32
   17e6c:	ret
   17e70:	stp	x29, x30, [sp, #-16]!
   17e74:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   17e78:	ldr	w0, [x8, #2128]
   17e7c:	mov	x29, sp
   17e80:	bl	17e8c <scols_init_debug@@SMARTCOLS_2.25+0x47fc>
   17e84:	ldp	x29, x30, [sp], #16
   17e88:	ret
   17e8c:	sub	sp, sp, #0x30
   17e90:	stp	x29, x30, [sp, #16]
   17e94:	add	x29, sp, #0x10
   17e98:	sub	x1, x29, #0x4
   17e9c:	mov	w2, wzr
   17ea0:	stp	x20, x19, [sp, #32]
   17ea4:	mov	w19, w0
   17ea8:	bl	82f0 <waitpid@plt>
   17eac:	tbz	w0, #31, 17ed8 <scols_init_debug@@SMARTCOLS_2.25+0x4848>
   17eb0:	bl	8220 <__errno_location@plt>
   17eb4:	mov	x20, x0
   17eb8:	ldr	w8, [x20]
   17ebc:	cmp	w8, #0x4
   17ec0:	b.ne	17ee8 <scols_init_debug@@SMARTCOLS_2.25+0x4858>  // b.any
   17ec4:	sub	x1, x29, #0x4
   17ec8:	mov	w0, w19
   17ecc:	mov	w2, wzr
   17ed0:	bl	82f0 <waitpid@plt>
   17ed4:	tbnz	w0, #31, 17eb8 <scols_init_debug@@SMARTCOLS_2.25+0x4828>
   17ed8:	ldp	x20, x19, [sp, #32]
   17edc:	ldp	x29, x30, [sp, #16]
   17ee0:	add	sp, sp, #0x30
   17ee4:	ret
   17ee8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17eec:	add	x1, x1, #0xe2a
   17ef0:	mov	w2, #0x5                   	// #5
   17ef4:	mov	x0, xzr
   17ef8:	bl	8090 <dcgettext@plt>
   17efc:	ldr	w8, [x20]
   17f00:	mov	x19, x0
   17f04:	mov	w0, w8
   17f08:	bl	7b70 <strerror@plt>
   17f0c:	mov	x2, x0
   17f10:	mov	w0, #0x1                   	// #1
   17f14:	mov	x1, x19
   17f18:	bl	8380 <err@plt>
   17f1c:	sub	sp, sp, #0x40
   17f20:	stp	x20, x19, [sp, #48]
   17f24:	mov	x20, xzr
   17f28:	stp	x29, x30, [sp, #16]
   17f2c:	stp	x22, x21, [sp, #32]
   17f30:	add	x29, sp, #0x10
   17f34:	str	xzr, [sp, #8]
   17f38:	cbz	x0, 17fa4 <scols_init_debug@@SMARTCOLS_2.25+0x4914>
   17f3c:	mov	x19, x1
   17f40:	cbz	x1, 17fa4 <scols_init_debug@@SMARTCOLS_2.25+0x4914>
   17f44:	mov	x21, x0
   17f48:	bl	17fc4 <scols_init_debug@@SMARTCOLS_2.25+0x4934>
   17f4c:	str	x0, [x19]
   17f50:	bl	17ff4 <scols_init_debug@@SMARTCOLS_2.25+0x4964>
   17f54:	mov	x20, x0
   17f58:	bl	8220 <__errno_location@plt>
   17f5c:	str	wzr, [x0]
   17f60:	ldr	x2, [x19]
   17f64:	mov	x22, x0
   17f68:	add	x4, sp, #0x8
   17f6c:	mov	w3, #0x4000                	// #16384
   17f70:	mov	x0, x21
   17f74:	mov	x1, x20
   17f78:	bl	7410 <getpwnam_r@plt>
   17f7c:	cbz	w0, 17f9c <scols_init_debug@@SMARTCOLS_2.25+0x490c>
   17f80:	str	w0, [x22]
   17f84:	mov	x0, x20
   17f88:	bl	7d90 <free@plt>
   17f8c:	ldr	x0, [x19]
   17f90:	bl	7d90 <free@plt>
   17f94:	mov	x20, xzr
   17f98:	b	17fa4 <scols_init_debug@@SMARTCOLS_2.25+0x4914>
   17f9c:	ldr	x8, [sp, #8]
   17fa0:	cbz	x8, 17fbc <scols_init_debug@@SMARTCOLS_2.25+0x492c>
   17fa4:	mov	x0, x20
   17fa8:	ldp	x20, x19, [sp, #48]
   17fac:	ldp	x22, x21, [sp, #32]
   17fb0:	ldp	x29, x30, [sp, #16]
   17fb4:	add	sp, sp, #0x40
   17fb8:	ret
   17fbc:	mov	w0, #0x16                  	// #22
   17fc0:	b	17f80 <scols_init_debug@@SMARTCOLS_2.25+0x48f0>
   17fc4:	stp	x29, x30, [sp, #-16]!
   17fc8:	mov	w0, #0x4000                	// #16384
   17fcc:	mov	x29, sp
   17fd0:	bl	78d0 <malloc@plt>
   17fd4:	cbz	x0, 17fe0 <scols_init_debug@@SMARTCOLS_2.25+0x4950>
   17fd8:	ldp	x29, x30, [sp], #16
   17fdc:	ret
   17fe0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   17fe4:	add	x1, x1, #0xe3e
   17fe8:	mov	w0, #0x1                   	// #1
   17fec:	mov	w2, #0x4000                	// #16384
   17ff0:	bl	8380 <err@plt>
   17ff4:	stp	x29, x30, [sp, #-16]!
   17ff8:	mov	w0, #0x1                   	// #1
   17ffc:	mov	w1, #0x30                  	// #48
   18000:	mov	x29, sp
   18004:	bl	7a90 <calloc@plt>
   18008:	cbz	x0, 18014 <scols_init_debug@@SMARTCOLS_2.25+0x4984>
   1800c:	ldp	x29, x30, [sp], #16
   18010:	ret
   18014:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18018:	add	x1, x1, #0xe3e
   1801c:	mov	w0, #0x1                   	// #1
   18020:	mov	w2, #0x30                  	// #48
   18024:	bl	8380 <err@plt>
   18028:	sub	sp, sp, #0x40
   1802c:	stp	x29, x30, [sp, #16]
   18030:	stp	x22, x21, [sp, #32]
   18034:	stp	x20, x19, [sp, #48]
   18038:	add	x29, sp, #0x10
   1803c:	str	xzr, [sp, #8]
   18040:	cbz	x1, 18098 <scols_init_debug@@SMARTCOLS_2.25+0x4a08>
   18044:	mov	x19, x1
   18048:	mov	w22, w0
   1804c:	bl	17fc4 <scols_init_debug@@SMARTCOLS_2.25+0x4934>
   18050:	str	x0, [x19]
   18054:	bl	17ff4 <scols_init_debug@@SMARTCOLS_2.25+0x4964>
   18058:	mov	x20, x0
   1805c:	bl	8220 <__errno_location@plt>
   18060:	str	wzr, [x0]
   18064:	ldr	x2, [x19]
   18068:	mov	x21, x0
   1806c:	add	x4, sp, #0x8
   18070:	mov	w3, #0x4000                	// #16384
   18074:	mov	w0, w22
   18078:	mov	x1, x20
   1807c:	bl	7750 <getpwuid_r@plt>
   18080:	cbz	w0, 180b4 <scols_init_debug@@SMARTCOLS_2.25+0x4a24>
   18084:	str	w0, [x21]
   18088:	mov	x0, x20
   1808c:	bl	7d90 <free@plt>
   18090:	ldr	x0, [x19]
   18094:	bl	7d90 <free@plt>
   18098:	mov	x20, xzr
   1809c:	mov	x0, x20
   180a0:	ldp	x20, x19, [sp, #48]
   180a4:	ldp	x22, x21, [sp, #32]
   180a8:	ldp	x29, x30, [sp, #16]
   180ac:	add	sp, sp, #0x40
   180b0:	ret
   180b4:	ldr	x8, [sp, #8]
   180b8:	cbnz	x8, 1809c <scols_init_debug@@SMARTCOLS_2.25+0x4a0c>
   180bc:	mov	w0, #0x16                  	// #22
   180c0:	b	18084 <scols_init_debug@@SMARTCOLS_2.25+0x49f4>
   180c4:	stp	x29, x30, [sp, #-32]!
   180c8:	str	x19, [sp, #16]
   180cc:	mov	x29, sp
   180d0:	bl	8320 <getlogin@plt>
   180d4:	cbz	x0, 180e8 <scols_init_debug@@SMARTCOLS_2.25+0x4a58>
   180d8:	bl	1812c <scols_init_debug@@SMARTCOLS_2.25+0x4a9c>
   180dc:	ldr	x19, [sp, #16]
   180e0:	ldp	x29, x30, [sp], #32
   180e4:	ret
   180e8:	bl	8220 <__errno_location@plt>
   180ec:	mov	x19, x0
   180f0:	str	wzr, [x0]
   180f4:	bl	76b0 <getuid@plt>
   180f8:	ldr	w8, [x19]
   180fc:	cbz	w8, 1810c <scols_init_debug@@SMARTCOLS_2.25+0x4a7c>
   18100:	mov	x0, xzr
   18104:	cbnz	x0, 18114 <scols_init_debug@@SMARTCOLS_2.25+0x4a84>
   18108:	b	180dc <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   1810c:	bl	7d00 <getpwuid@plt>
   18110:	cbz	x0, 180dc <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   18114:	ldr	x0, [x0]
   18118:	cbz	x0, 180dc <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   1811c:	ldrb	w8, [x0]
   18120:	cbnz	w8, 180d8 <scols_init_debug@@SMARTCOLS_2.25+0x4a48>
   18124:	mov	x0, xzr
   18128:	b	180dc <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   1812c:	stp	x29, x30, [sp, #-16]!
   18130:	mov	x29, sp
   18134:	cbz	x0, 18148 <scols_init_debug@@SMARTCOLS_2.25+0x4ab8>
   18138:	bl	7b50 <strdup@plt>
   1813c:	cbz	x0, 18168 <scols_init_debug@@SMARTCOLS_2.25+0x4ad8>
   18140:	ldp	x29, x30, [sp], #16
   18144:	ret
   18148:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1814c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18150:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18154:	add	x0, x0, #0xd93
   18158:	add	x1, x1, #0xd97
   1815c:	add	x3, x3, #0xdaa
   18160:	mov	w2, #0x4a                  	// #74
   18164:	bl	8210 <__assert_fail@plt>
   18168:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1816c:	add	x1, x1, #0xdc6
   18170:	mov	w0, #0x1                   	// #1
   18174:	bl	8380 <err@plt>
   18178:	stp	x29, x30, [sp, #-32]!
   1817c:	stp	x20, x19, [sp, #16]
   18180:	mov	x29, sp
   18184:	mov	w19, w1
   18188:	mov	w20, w0
   1818c:	bl	7a60 <random@plt>
   18190:	sub	w8, w19, w20
   18194:	add	w8, w8, #0x1
   18198:	sxtw	x9, w8
   1819c:	sdiv	x9, x0, x9
   181a0:	msub	w8, w9, w8, w0
   181a4:	add	w0, w8, w20
   181a8:	ldp	x20, x19, [sp, #16]
   181ac:	ldp	x29, x30, [sp], #32
   181b0:	ret
   181b4:	stp	x29, x30, [sp, #-32]!
   181b8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   181bc:	add	x0, x0, #0xe58
   181c0:	mov	w1, #0x80000               	// #524288
   181c4:	str	x19, [sp, #16]
   181c8:	mov	x29, sp
   181cc:	bl	7940 <open@plt>
   181d0:	mov	w19, w0
   181d4:	cmn	w0, #0x1
   181d8:	b.eq	181e4 <scols_init_debug@@SMARTCOLS_2.25+0x4b54>  // b.none
   181dc:	tbz	w19, #31, 18200 <scols_init_debug@@SMARTCOLS_2.25+0x4b70>
   181e0:	b	18220 <scols_init_debug@@SMARTCOLS_2.25+0x4b90>
   181e4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   181e8:	mov	w1, #0x800                 	// #2048
   181ec:	add	x0, x0, #0xe65
   181f0:	movk	w1, #0x8, lsl #16
   181f4:	bl	7940 <open@plt>
   181f8:	mov	w19, w0
   181fc:	tbnz	w19, #31, 18220 <scols_init_debug@@SMARTCOLS_2.25+0x4b90>
   18200:	mov	w1, #0x1                   	// #1
   18204:	mov	w0, w19
   18208:	bl	7ef0 <fcntl@plt>
   1820c:	tbnz	w0, #31, 18220 <scols_init_debug@@SMARTCOLS_2.25+0x4b90>
   18210:	orr	w2, w0, #0x1
   18214:	mov	w1, #0x2                   	// #2
   18218:	mov	w0, w19
   1821c:	bl	7ef0 <fcntl@plt>
   18220:	bl	18234 <scols_init_debug@@SMARTCOLS_2.25+0x4ba4>
   18224:	mov	w0, w19
   18228:	ldr	x19, [sp, #16]
   1822c:	ldp	x29, x30, [sp], #32
   18230:	ret
   18234:	sub	sp, sp, #0x40
   18238:	mov	x0, sp
   1823c:	mov	x1, xzr
   18240:	stp	x29, x30, [sp, #16]
   18244:	str	x21, [sp, #32]
   18248:	stp	x20, x19, [sp, #48]
   1824c:	add	x29, sp, #0x10
   18250:	bl	7a30 <gettimeofday@plt>
   18254:	bl	7860 <getpid@plt>
   18258:	mov	w19, w0
   1825c:	bl	76b0 <getuid@plt>
   18260:	ldp	x20, x21, [sp]
   18264:	eor	w8, w0, w19, lsl #16
   18268:	eor	x19, x21, x20
   1826c:	eor	w0, w8, w19
   18270:	bl	80a0 <srandom@plt>
   18274:	bl	7860 <getpid@plt>
   18278:	eor	w8, w20, w0
   1827c:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18280:	ldr	x1, [x0, #2040]
   18284:	add	x0, x0, #0x7f8
   18288:	blr	x1
   1828c:	mrs	x9, tpidr_el0
   18290:	add	x20, x9, x0
   18294:	strh	w8, [x20]
   18298:	bl	7990 <getppid@plt>
   1829c:	eor	w8, w21, w0
   182a0:	lsr	x9, x19, #16
   182a4:	mov	x0, sp
   182a8:	mov	x1, xzr
   182ac:	strh	w8, [x20, #2]
   182b0:	strh	w9, [x20, #4]
   182b4:	bl	7a30 <gettimeofday@plt>
   182b8:	ldr	w8, [sp]
   182bc:	ldr	w9, [sp, #8]
   182c0:	eor	w8, w9, w8
   182c4:	ands	w8, w8, #0x1f
   182c8:	b.eq	182e0 <scols_init_debug@@SMARTCOLS_2.25+0x4c50>  // b.none
   182cc:	add	w19, w8, #0x1
   182d0:	bl	7a60 <random@plt>
   182d4:	sub	w19, w19, #0x1
   182d8:	cmp	w19, #0x1
   182dc:	b.gt	182d0 <scols_init_debug@@SMARTCOLS_2.25+0x4c40>
   182e0:	ldp	x20, x19, [sp, #48]
   182e4:	ldr	x21, [sp, #32]
   182e8:	ldp	x29, x30, [sp, #16]
   182ec:	add	sp, sp, #0x40
   182f0:	ret
   182f4:	sub	sp, sp, #0x50
   182f8:	stp	x24, x23, [sp, #32]
   182fc:	stp	x22, x21, [sp, #48]
   18300:	stp	x20, x19, [sp, #64]
   18304:	mov	x19, x1
   18308:	mov	x20, x0
   1830c:	mov	w24, wzr
   18310:	mov	x21, x1
   18314:	mov	x22, x0
   18318:	stp	x29, x30, [sp, #16]
   1831c:	add	x29, sp, #0x10
   18320:	b	1832c <scols_init_debug@@SMARTCOLS_2.25+0x4c9c>
   18324:	mov	w8, wzr
   18328:	tbz	w8, #0, 18398 <scols_init_debug@@SMARTCOLS_2.25+0x4d08>
   1832c:	cbz	x21, 18398 <scols_init_debug@@SMARTCOLS_2.25+0x4d08>
   18330:	bl	8220 <__errno_location@plt>
   18334:	mov	x23, x0
   18338:	str	wzr, [x0]
   1833c:	mov	w2, #0x1                   	// #1
   18340:	mov	x0, x22
   18344:	mov	x1, x21
   18348:	bl	8190 <getrandom@plt>
   1834c:	cmp	w0, #0x1
   18350:	b.lt	1836c <scols_init_debug@@SMARTCOLS_2.25+0x4cdc>  // b.tstop
   18354:	sxtw	x8, w0
   18358:	mov	w24, wzr
   1835c:	sub	x21, x21, x8
   18360:	add	x22, x22, x8
   18364:	mov	w8, #0x1                   	// #1
   18368:	b	18328 <scols_init_debug@@SMARTCOLS_2.25+0x4c98>
   1836c:	ldr	w9, [x23]
   18370:	cmp	w9, #0x26
   18374:	b.eq	18324 <scols_init_debug@@SMARTCOLS_2.25+0x4c94>  // b.none
   18378:	cmp	w24, #0x7
   1837c:	mov	w8, wzr
   18380:	b.gt	18328 <scols_init_debug@@SMARTCOLS_2.25+0x4c98>
   18384:	cmp	w9, #0xb
   18388:	b.ne	18328 <scols_init_debug@@SMARTCOLS_2.25+0x4c98>  // b.any
   1838c:	bl	184c4 <scols_init_debug@@SMARTCOLS_2.25+0x4e34>
   18390:	add	w24, w24, #0x1
   18394:	b	18364 <scols_init_debug@@SMARTCOLS_2.25+0x4cd4>
   18398:	bl	8220 <__errno_location@plt>
   1839c:	ldr	w8, [x0]
   183a0:	cmp	w8, #0x26
   183a4:	b.ne	18414 <scols_init_debug@@SMARTCOLS_2.25+0x4d84>  // b.any
   183a8:	bl	181b4 <scols_init_debug@@SMARTCOLS_2.25+0x4b24>
   183ac:	tbnz	w0, #31, 18414 <scols_init_debug@@SMARTCOLS_2.25+0x4d84>
   183b0:	mov	w23, w0
   183b4:	mov	w24, wzr
   183b8:	b	183d0 <scols_init_debug@@SMARTCOLS_2.25+0x4d40>
   183bc:	mov	w24, wzr
   183c0:	mov	w8, wzr
   183c4:	sub	x21, x21, x0
   183c8:	add	x22, x22, x0
   183cc:	cbnz	w8, 1840c <scols_init_debug@@SMARTCOLS_2.25+0x4d7c>
   183d0:	cbz	x21, 1840c <scols_init_debug@@SMARTCOLS_2.25+0x4d7c>
   183d4:	mov	w0, w23
   183d8:	mov	x1, x22
   183dc:	mov	x2, x21
   183e0:	bl	7fb0 <read@plt>
   183e4:	cmp	x0, #0x0
   183e8:	b.gt	183bc <scols_init_debug@@SMARTCOLS_2.25+0x4d2c>
   183ec:	cmp	w24, #0x8
   183f0:	add	w24, w24, #0x1
   183f4:	b.le	18400 <scols_init_debug@@SMARTCOLS_2.25+0x4d70>
   183f8:	mov	w8, #0x1                   	// #1
   183fc:	b	183cc <scols_init_debug@@SMARTCOLS_2.25+0x4d3c>
   18400:	bl	184c4 <scols_init_debug@@SMARTCOLS_2.25+0x4e34>
   18404:	mov	w8, wzr
   18408:	b	183cc <scols_init_debug@@SMARTCOLS_2.25+0x4d3c>
   1840c:	mov	w0, w23
   18410:	bl	7b90 <close@plt>
   18414:	bl	18234 <scols_init_debug@@SMARTCOLS_2.25+0x4ba4>
   18418:	cbz	x19, 1843c <scols_init_debug@@SMARTCOLS_2.25+0x4dac>
   1841c:	mov	x21, x19
   18420:	mov	x22, x20
   18424:	bl	7a60 <random@plt>
   18428:	ldrb	w8, [x22]
   1842c:	subs	x21, x21, #0x1
   18430:	eor	w8, w8, w0, lsr #7
   18434:	strb	w8, [x22], #1
   18438:	b.ne	18424 <scols_init_debug@@SMARTCOLS_2.25+0x4d94>  // b.any
   1843c:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18440:	ldr	x1, [x0, #2040]
   18444:	add	x0, x0, #0x7f8
   18448:	blr	x1
   1844c:	mrs	x21, tpidr_el0
   18450:	add	x22, x21, x0
   18454:	ldr	w8, [x22]
   18458:	ldrh	w23, [x22, #4]
   1845c:	mov	w0, #0xb2                  	// #178
   18460:	str	w8, [sp, #8]
   18464:	strh	w23, [sp, #12]
   18468:	bl	82e0 <syscall@plt>
   1846c:	eor	w8, w23, w0
   18470:	strh	w8, [x22, #4]
   18474:	cbz	x19, 18494 <scols_init_debug@@SMARTCOLS_2.25+0x4e04>
   18478:	add	x0, sp, #0x8
   1847c:	bl	7fe0 <jrand48@plt>
   18480:	ldrb	w8, [x20]
   18484:	subs	x19, x19, #0x1
   18488:	eor	w8, w8, w0, lsr #7
   1848c:	strb	w8, [x20], #1
   18490:	b.ne	18478 <scols_init_debug@@SMARTCOLS_2.25+0x4de8>  // b.any
   18494:	ldr	w8, [sp, #8]
   18498:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1849c:	ldr	x1, [x0, #2040]
   184a0:	add	x0, x0, #0x7f8
   184a4:	blr	x1
   184a8:	str	w8, [x21, x0]
   184ac:	ldp	x20, x19, [sp, #64]
   184b0:	ldp	x22, x21, [sp, #48]
   184b4:	ldp	x24, x23, [sp, #32]
   184b8:	ldp	x29, x30, [sp, #16]
   184bc:	add	sp, sp, #0x50
   184c0:	ret
   184c4:	sub	sp, sp, #0x20
   184c8:	mov	w8, #0x5940                	// #22848
   184cc:	movk	w8, #0x773, lsl #16
   184d0:	mov	x0, sp
   184d4:	mov	x1, xzr
   184d8:	stp	x29, x30, [sp, #16]
   184dc:	add	x29, sp, #0x10
   184e0:	stp	xzr, x8, [sp]
   184e4:	bl	7e00 <nanosleep@plt>
   184e8:	ldp	x29, x30, [sp, #16]
   184ec:	add	sp, sp, #0x20
   184f0:	ret
   184f4:	stp	x29, x30, [sp, #-16]!
   184f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   184fc:	add	x1, x1, #0xe71
   18500:	mov	w2, #0x5                   	// #5
   18504:	mov	x0, xzr
   18508:	mov	x29, sp
   1850c:	bl	8090 <dcgettext@plt>
   18510:	ldp	x29, x30, [sp], #16
   18514:	ret
   18518:	stp	x29, x30, [sp, #-64]!
   1851c:	stp	x24, x23, [sp, #16]
   18520:	stp	x22, x21, [sp, #32]
   18524:	stp	x20, x19, [sp, #48]
   18528:	adrp	x22, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1852c:	ldr	x22, [x22, #4048]
   18530:	mov	x19, x1
   18534:	mov	w20, w0
   18538:	mov	x8, xzr
   1853c:	ldr	x21, [x22]
   18540:	mov	x29, sp
   18544:	ldr	x9, [x21, x8]
   18548:	add	x8, x8, #0x8
   1854c:	cbnz	x9, 18544 <scols_init_debug@@SMARTCOLS_2.25+0x4eb4>
   18550:	and	x0, x8, #0x7fffffff8
   18554:	bl	78d0 <malloc@plt>
   18558:	str	x0, [x22]
   1855c:	cbz	x0, 185e8 <scols_init_debug@@SMARTCOLS_2.25+0x4f58>
   18560:	ldr	x0, [x21]
   18564:	cbz	x0, 18598 <scols_init_debug@@SMARTCOLS_2.25+0x4f08>
   18568:	mov	x24, xzr
   1856c:	add	x23, x21, #0x8
   18570:	bl	7b50 <strdup@plt>
   18574:	ldr	x8, [x22]
   18578:	str	x0, [x8, x24, lsl #3]
   1857c:	cbz	x0, 185e8 <scols_init_debug@@SMARTCOLS_2.25+0x4f58>
   18580:	ldr	x0, [x23, x24, lsl #3]
   18584:	add	x8, x24, #0x1
   18588:	mov	x24, x8
   1858c:	cbnz	x0, 18570 <scols_init_debug@@SMARTCOLS_2.25+0x4ee0>
   18590:	and	x9, x8, #0xffffffff
   18594:	b	185a0 <scols_init_debug@@SMARTCOLS_2.25+0x4f10>
   18598:	mov	w8, wzr
   1859c:	mov	x9, xzr
   185a0:	ldr	x10, [x22]
   185a4:	cmp	w8, #0x0
   185a8:	csel	w8, w20, w8, eq  // eq = none
   185ac:	csel	x11, x19, x21, eq  // eq = none
   185b0:	str	xzr, [x10, x9, lsl #3]
   185b4:	sub	w8, w8, #0x1
   185b8:	ldr	x20, [x11, w8, sxtw #3]
   185bc:	mov	x0, x20
   185c0:	bl	74c0 <strlen@plt>
   185c4:	ldr	x8, [x19]
   185c8:	add	x9, x20, x0
   185cc:	sub	x8, x9, x8
   185d0:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   185d4:	cmp	x8, #0x2
   185d8:	str	x8, [x9, #2928]
   185dc:	b.cc	185e8 <scols_init_debug@@SMARTCOLS_2.25+0x4f58>  // b.lo, b.ul, b.last
   185e0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   185e4:	str	x19, [x8, #2936]
   185e8:	ldp	x20, x19, [sp, #48]
   185ec:	ldp	x22, x21, [sp, #32]
   185f0:	ldp	x24, x23, [sp, #16]
   185f4:	ldp	x29, x30, [sp], #64
   185f8:	ret
   185fc:	stp	x29, x30, [sp, #-64]!
   18600:	str	x28, [sp, #16]
   18604:	stp	x22, x21, [sp, #32]
   18608:	stp	x20, x19, [sp, #48]
   1860c:	mov	x29, sp
   18610:	sub	sp, sp, #0x800
   18614:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18618:	ldr	x8, [x22, #2936]
   1861c:	cbz	x8, 186a8 <scols_init_debug@@SMARTCOLS_2.25+0x5018>
   18620:	mov	x19, x1
   18624:	mov	x20, x0
   18628:	bl	74c0 <strlen@plt>
   1862c:	mov	x21, x0
   18630:	mov	x0, x19
   18634:	bl	74c0 <strlen@plt>
   18638:	add	x8, x21, x0
   1863c:	add	x8, x8, #0x5
   18640:	cmp	x8, #0x800
   18644:	b.hi	186a8 <scols_init_debug@@SMARTCOLS_2.25+0x5018>  // b.pmore
   18648:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1864c:	add	x1, x1, #0xe86
   18650:	mov	x0, sp
   18654:	mov	x2, x20
   18658:	mov	x3, x19
   1865c:	mov	x21, sp
   18660:	bl	76a0 <sprintf@plt>
   18664:	mov	x0, sp
   18668:	bl	74c0 <strlen@plt>
   1866c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18670:	ldr	x2, [x8, #2928]
   18674:	sub	x8, x2, #0x2
   18678:	cmp	x0, x8
   1867c:	b.ls	18684 <scols_init_debug@@SMARTCOLS_2.25+0x4ff4>  // b.plast
   18680:	strb	wzr, [x21, x8]
   18684:	ldr	x19, [x22, #2936]
   18688:	mov	w1, wzr
   1868c:	ldr	x0, [x19]
   18690:	bl	7a10 <memset@plt>
   18694:	ldr	x0, [x19]
   18698:	mov	x1, sp
   1869c:	bl	7f30 <strcpy@plt>
   186a0:	ldr	x8, [x22, #2936]
   186a4:	str	xzr, [x8, #8]
   186a8:	add	sp, sp, #0x800
   186ac:	ldp	x20, x19, [sp, #48]
   186b0:	ldp	x22, x21, [sp, #32]
   186b4:	ldr	x28, [sp, #16]
   186b8:	ldp	x29, x30, [sp], #64
   186bc:	ret
   186c0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   186c4:	str	w0, [x8, #2096]
   186c8:	ret
   186cc:	sub	sp, sp, #0x80
   186d0:	stp	x29, x30, [sp, #32]
   186d4:	stp	x28, x27, [sp, #48]
   186d8:	stp	x26, x25, [sp, #64]
   186dc:	stp	x24, x23, [sp, #80]
   186e0:	stp	x22, x21, [sp, #96]
   186e4:	stp	x20, x19, [sp, #112]
   186e8:	add	x29, sp, #0x20
   186ec:	str	xzr, [x1]
   186f0:	cbz	x0, 1872c <scols_init_debug@@SMARTCOLS_2.25+0x509c>
   186f4:	ldrb	w8, [x0]
   186f8:	mov	x21, x0
   186fc:	cbz	w8, 1872c <scols_init_debug@@SMARTCOLS_2.25+0x509c>
   18700:	mov	x20, x2
   18704:	mov	x19, x1
   18708:	bl	7d20 <__ctype_b_loc@plt>
   1870c:	ldr	x8, [x0]
   18710:	mov	x23, x0
   18714:	mov	x9, x21
   18718:	ldrb	w10, [x9], #1
   1871c:	ldrh	w11, [x8, x10, lsl #1]
   18720:	tbnz	w11, #13, 18718 <scols_init_debug@@SMARTCOLS_2.25+0x5088>
   18724:	cmp	w10, #0x2d
   18728:	b.ne	18744 <scols_init_debug@@SMARTCOLS_2.25+0x50b4>  // b.any
   1872c:	mov	w21, #0xffffffea            	// #-22
   18730:	tbz	w21, #31, 18970 <scols_init_debug@@SMARTCOLS_2.25+0x52e0>
   18734:	neg	w19, w21
   18738:	bl	8220 <__errno_location@plt>
   1873c:	str	w19, [x0]
   18740:	b	18970 <scols_init_debug@@SMARTCOLS_2.25+0x52e0>
   18744:	bl	8220 <__errno_location@plt>
   18748:	mov	x25, x0
   1874c:	str	wzr, [x0]
   18750:	sub	x1, x29, #0x8
   18754:	mov	x0, x21
   18758:	mov	w2, wzr
   1875c:	stur	xzr, [x29, #-8]
   18760:	bl	7c10 <strtoumax@plt>
   18764:	ldur	x24, [x29, #-8]
   18768:	str	x0, [sp, #16]
   1876c:	cmp	x24, x21
   18770:	b.eq	18788 <scols_init_debug@@SMARTCOLS_2.25+0x50f8>  // b.none
   18774:	add	x8, x0, #0x1
   18778:	cmp	x8, #0x1
   1877c:	b.hi	187a0 <scols_init_debug@@SMARTCOLS_2.25+0x5110>  // b.pmore
   18780:	ldr	w8, [x25]
   18784:	cbz	w8, 187a0 <scols_init_debug@@SMARTCOLS_2.25+0x5110>
   18788:	ldr	w8, [x25]
   1878c:	mov	w9, #0xffffffea            	// #-22
   18790:	cmp	w8, #0x0
   18794:	csneg	w21, w9, w8, eq  // eq = none
   18798:	tbz	w21, #31, 18970 <scols_init_debug@@SMARTCOLS_2.25+0x52e0>
   1879c:	b	18734 <scols_init_debug@@SMARTCOLS_2.25+0x50a4>
   187a0:	cbz	x24, 18960 <scols_init_debug@@SMARTCOLS_2.25+0x52d0>
   187a4:	ldrb	w8, [x24]
   187a8:	cbz	w8, 18960 <scols_init_debug@@SMARTCOLS_2.25+0x52d0>
   187ac:	mov	w28, wzr
   187b0:	mov	w21, wzr
   187b4:	mov	x22, xzr
   187b8:	b	187d0 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   187bc:	mov	x27, xzr
   187c0:	cbz	x22, 18858 <scols_init_debug@@SMARTCOLS_2.25+0x51c8>
   187c4:	mov	w21, #0xffffffea            	// #-22
   187c8:	mov	w8, wzr
   187cc:	tbz	wzr, #0, 1896c <scols_init_debug@@SMARTCOLS_2.25+0x52dc>
   187d0:	ldrb	w8, [x24, #1]
   187d4:	cmp	w8, #0x61
   187d8:	b.le	18818 <scols_init_debug@@SMARTCOLS_2.25+0x5188>
   187dc:	cmp	w8, #0x62
   187e0:	b.eq	18820 <scols_init_debug@@SMARTCOLS_2.25+0x5190>  // b.none
   187e4:	cmp	w8, #0x69
   187e8:	b.ne	1882c <scols_init_debug@@SMARTCOLS_2.25+0x519c>  // b.any
   187ec:	ldrb	w9, [x24, #2]
   187f0:	orr	w9, w9, #0x20
   187f4:	cmp	w9, #0x62
   187f8:	b.ne	18804 <scols_init_debug@@SMARTCOLS_2.25+0x5174>  // b.any
   187fc:	ldrb	w9, [x24, #3]
   18800:	cbz	w9, 18994 <scols_init_debug@@SMARTCOLS_2.25+0x5304>
   18804:	cmp	w8, #0x42
   18808:	b.eq	18820 <scols_init_debug@@SMARTCOLS_2.25+0x5190>  // b.none
   1880c:	cmp	w8, #0x62
   18810:	b.ne	18828 <scols_init_debug@@SMARTCOLS_2.25+0x5198>  // b.any
   18814:	b	18820 <scols_init_debug@@SMARTCOLS_2.25+0x5190>
   18818:	cmp	w8, #0x42
   1881c:	b.ne	18828 <scols_init_debug@@SMARTCOLS_2.25+0x5198>  // b.any
   18820:	ldrb	w9, [x24, #2]
   18824:	cbz	w9, 1899c <scols_init_debug@@SMARTCOLS_2.25+0x530c>
   18828:	cbz	w8, 18994 <scols_init_debug@@SMARTCOLS_2.25+0x5304>
   1882c:	bl	77d0 <localeconv@plt>
   18830:	cbz	x0, 18840 <scols_init_debug@@SMARTCOLS_2.25+0x51b0>
   18834:	ldr	x26, [x0]
   18838:	cbnz	x26, 18848 <scols_init_debug@@SMARTCOLS_2.25+0x51b8>
   1883c:	b	187bc <scols_init_debug@@SMARTCOLS_2.25+0x512c>
   18840:	mov	x26, xzr
   18844:	cbz	x26, 187bc <scols_init_debug@@SMARTCOLS_2.25+0x512c>
   18848:	mov	x0, x26
   1884c:	bl	74c0 <strlen@plt>
   18850:	mov	x27, x0
   18854:	cbnz	x22, 187c4 <scols_init_debug@@SMARTCOLS_2.25+0x5134>
   18858:	mov	w8, wzr
   1885c:	cbz	x26, 188d8 <scols_init_debug@@SMARTCOLS_2.25+0x5248>
   18860:	ldrb	w9, [x24]
   18864:	cbz	w9, 188e4 <scols_init_debug@@SMARTCOLS_2.25+0x5254>
   18868:	mov	x0, x26
   1886c:	mov	x1, x24
   18870:	mov	x2, x27
   18874:	bl	79b0 <strncmp@plt>
   18878:	cbnz	w0, 187c4 <scols_init_debug@@SMARTCOLS_2.25+0x5134>
   1887c:	add	x24, x24, x27
   18880:	ldrb	w8, [x24]
   18884:	cmp	w8, #0x30
   18888:	b.ne	1889c <scols_init_debug@@SMARTCOLS_2.25+0x520c>  // b.any
   1888c:	ldrb	w8, [x24, #1]!
   18890:	add	w28, w28, #0x1
   18894:	cmp	w8, #0x30
   18898:	b.eq	1888c <scols_init_debug@@SMARTCOLS_2.25+0x51fc>  // b.none
   1889c:	ldr	x9, [x23]
   188a0:	sxtb	x8, w8
   188a4:	ldrh	w8, [x9, x8, lsl #1]
   188a8:	tbnz	w8, #11, 188f0 <scols_init_debug@@SMARTCOLS_2.25+0x5260>
   188ac:	mov	x22, xzr
   188b0:	stur	x24, [x29, #-8]
   188b4:	cbz	x22, 188c8 <scols_init_debug@@SMARTCOLS_2.25+0x5238>
   188b8:	ldur	x8, [x29, #-8]
   188bc:	cbz	x8, 18948 <scols_init_debug@@SMARTCOLS_2.25+0x52b8>
   188c0:	ldrb	w8, [x8]
   188c4:	cbz	w8, 18954 <scols_init_debug@@SMARTCOLS_2.25+0x52c4>
   188c8:	ldur	x24, [x29, #-8]
   188cc:	mov	w8, #0x1                   	// #1
   188d0:	tbnz	w8, #0, 187d0 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   188d4:	b	1896c <scols_init_debug@@SMARTCOLS_2.25+0x52dc>
   188d8:	mov	w21, #0xffffffea            	// #-22
   188dc:	tbnz	w8, #0, 187d0 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   188e0:	b	1896c <scols_init_debug@@SMARTCOLS_2.25+0x52dc>
   188e4:	mov	w21, #0xffffffea            	// #-22
   188e8:	tbnz	w8, #0, 187d0 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   188ec:	b	1896c <scols_init_debug@@SMARTCOLS_2.25+0x52dc>
   188f0:	sub	x1, x29, #0x8
   188f4:	mov	x0, x24
   188f8:	mov	w2, wzr
   188fc:	str	wzr, [x25]
   18900:	stur	xzr, [x29, #-8]
   18904:	bl	7c10 <strtoumax@plt>
   18908:	ldur	x8, [x29, #-8]
   1890c:	mov	x22, x0
   18910:	cmp	x8, x24
   18914:	b.eq	1892c <scols_init_debug@@SMARTCOLS_2.25+0x529c>  // b.none
   18918:	add	x8, x22, #0x1
   1891c:	cmp	x8, #0x1
   18920:	b.hi	188b4 <scols_init_debug@@SMARTCOLS_2.25+0x5224>  // b.pmore
   18924:	ldr	w8, [x25]
   18928:	cbz	w8, 188b4 <scols_init_debug@@SMARTCOLS_2.25+0x5224>
   1892c:	ldr	w9, [x25]
   18930:	mov	w10, #0xffffffea            	// #-22
   18934:	mov	w8, wzr
   18938:	cmp	w9, #0x0
   1893c:	csneg	w21, w10, w9, eq  // eq = none
   18940:	tbnz	w8, #0, 187d0 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   18944:	b	1896c <scols_init_debug@@SMARTCOLS_2.25+0x52dc>
   18948:	mov	w21, #0xffffffea            	// #-22
   1894c:	tbnz	w8, #0, 187d0 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   18950:	b	1896c <scols_init_debug@@SMARTCOLS_2.25+0x52dc>
   18954:	mov	w21, #0xffffffea            	// #-22
   18958:	tbnz	w8, #0, 187d0 <scols_init_debug@@SMARTCOLS_2.25+0x5140>
   1895c:	b	1896c <scols_init_debug@@SMARTCOLS_2.25+0x52dc>
   18960:	mov	w21, wzr
   18964:	ldr	x8, [sp, #16]
   18968:	str	x8, [x19]
   1896c:	tbnz	w21, #31, 18734 <scols_init_debug@@SMARTCOLS_2.25+0x50a4>
   18970:	mov	w0, w21
   18974:	ldp	x20, x19, [sp, #112]
   18978:	ldp	x22, x21, [sp, #96]
   1897c:	ldp	x24, x23, [sp, #80]
   18980:	ldp	x26, x25, [sp, #64]
   18984:	ldp	x28, x27, [sp, #48]
   18988:	ldp	x29, x30, [sp, #32]
   1898c:	add	sp, sp, #0x80
   18990:	ret
   18994:	mov	w23, #0x400                 	// #1024
   18998:	b	189a0 <scols_init_debug@@SMARTCOLS_2.25+0x5310>
   1899c:	mov	w23, #0x3e8                 	// #1000
   189a0:	ldrsb	w24, [x24]
   189a4:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   189a8:	add	x21, x21, #0xe9b
   189ac:	mov	w2, #0x9                   	// #9
   189b0:	mov	x0, x21
   189b4:	mov	w1, w24
   189b8:	bl	7fc0 <memchr@plt>
   189bc:	cbnz	x0, 189dc <scols_init_debug@@SMARTCOLS_2.25+0x534c>
   189c0:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   189c4:	add	x21, x21, #0xea4
   189c8:	mov	w2, #0x9                   	// #9
   189cc:	mov	x0, x21
   189d0:	mov	w1, w24
   189d4:	bl	7fc0 <memchr@plt>
   189d8:	cbz	x0, 1872c <scols_init_debug@@SMARTCOLS_2.25+0x509c>
   189dc:	sub	w8, w0, w21
   189e0:	add	w24, w8, #0x1
   189e4:	add	x0, sp, #0x10
   189e8:	mov	w1, w23
   189ec:	mov	w2, w24
   189f0:	bl	18ab0 <scols_init_debug@@SMARTCOLS_2.25+0x5420>
   189f4:	mov	w21, w0
   189f8:	cbz	x20, 18a00 <scols_init_debug@@SMARTCOLS_2.25+0x5370>
   189fc:	str	w24, [x20]
   18a00:	cbz	x22, 18964 <scols_init_debug@@SMARTCOLS_2.25+0x52d4>
   18a04:	cbz	w24, 18964 <scols_init_debug@@SMARTCOLS_2.25+0x52d4>
   18a08:	mov	w8, #0x1                   	// #1
   18a0c:	add	x0, sp, #0x8
   18a10:	mov	w1, w23
   18a14:	mov	w2, w24
   18a18:	str	x8, [sp, #8]
   18a1c:	bl	18ab0 <scols_init_debug@@SMARTCOLS_2.25+0x5420>
   18a20:	mov	w8, #0xa                   	// #10
   18a24:	cmp	x22, #0xb
   18a28:	b.cc	18a3c <scols_init_debug@@SMARTCOLS_2.25+0x53ac>  // b.lo, b.ul, b.last
   18a2c:	add	x8, x8, x8, lsl #2
   18a30:	lsl	x8, x8, #1
   18a34:	cmp	x8, x22
   18a38:	b.cc	18a2c <scols_init_debug@@SMARTCOLS_2.25+0x539c>  // b.lo, b.ul, b.last
   18a3c:	cmp	w28, #0x1
   18a40:	b.lt	18a54 <scols_init_debug@@SMARTCOLS_2.25+0x53c4>  // b.tstop
   18a44:	add	x8, x8, x8, lsl #2
   18a48:	subs	w28, w28, #0x1
   18a4c:	lsl	x8, x8, #1
   18a50:	b.ne	18a44 <scols_init_debug@@SMARTCOLS_2.25+0x53b4>  // b.any
   18a54:	ldp	x10, x9, [sp, #8]
   18a58:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
   18a5c:	mov	w13, #0x1                   	// #1
   18a60:	movk	x11, #0xcccd
   18a64:	mov	w12, #0xa                   	// #10
   18a68:	b	18a7c <scols_init_debug@@SMARTCOLS_2.25+0x53ec>
   18a6c:	cmp	x22, #0x9
   18a70:	mov	x22, x14
   18a74:	mov	x13, x15
   18a78:	b.ls	18aa8 <scols_init_debug@@SMARTCOLS_2.25+0x5418>  // b.plast
   18a7c:	umulh	x14, x22, x11
   18a80:	lsr	x14, x14, #3
   18a84:	add	x15, x13, x13, lsl #2
   18a88:	msub	x16, x14, x12, x22
   18a8c:	lsl	x15, x15, #1
   18a90:	cbz	x16, 18a6c <scols_init_debug@@SMARTCOLS_2.25+0x53dc>
   18a94:	udiv	x13, x8, x13
   18a98:	udiv	x13, x13, x16
   18a9c:	udiv	x13, x10, x13
   18aa0:	add	x9, x9, x13
   18aa4:	b	18a6c <scols_init_debug@@SMARTCOLS_2.25+0x53dc>
   18aa8:	str	x9, [sp, #16]
   18aac:	b	18964 <scols_init_debug@@SMARTCOLS_2.25+0x52d4>
   18ab0:	cbz	w2, 18ad8 <scols_init_debug@@SMARTCOLS_2.25+0x5448>
   18ab4:	sxtw	x8, w1
   18ab8:	ldr	x9, [x0]
   18abc:	umulh	x10, x8, x9
   18ac0:	cmp	xzr, x10
   18ac4:	b.ne	18ae0 <scols_init_debug@@SMARTCOLS_2.25+0x5450>  // b.any
   18ac8:	sub	w2, w2, #0x1
   18acc:	mul	x9, x9, x8
   18ad0:	str	x9, [x0]
   18ad4:	cbnz	w2, 18ab8 <scols_init_debug@@SMARTCOLS_2.25+0x5428>
   18ad8:	mov	w0, wzr
   18adc:	ret
   18ae0:	mov	w0, #0xffffffde            	// #-34
   18ae4:	ret
   18ae8:	stp	x29, x30, [sp, #-16]!
   18aec:	mov	x2, xzr
   18af0:	mov	x29, sp
   18af4:	bl	186cc <scols_init_debug@@SMARTCOLS_2.25+0x503c>
   18af8:	ldp	x29, x30, [sp], #16
   18afc:	ret
   18b00:	stp	x29, x30, [sp, #-48]!
   18b04:	stp	x22, x21, [sp, #16]
   18b08:	stp	x20, x19, [sp, #32]
   18b0c:	mov	x20, x1
   18b10:	mov	x19, x0
   18b14:	mov	x21, x0
   18b18:	mov	x29, sp
   18b1c:	cbz	x0, 18b4c <scols_init_debug@@SMARTCOLS_2.25+0x54bc>
   18b20:	ldrb	w22, [x19]
   18b24:	mov	x21, x19
   18b28:	cbz	w22, 18b4c <scols_init_debug@@SMARTCOLS_2.25+0x54bc>
   18b2c:	mov	x21, x19
   18b30:	bl	7d20 <__ctype_b_loc@plt>
   18b34:	ldr	x8, [x0]
   18b38:	and	x9, x22, #0xff
   18b3c:	ldrh	w8, [x8, x9, lsl #1]
   18b40:	tbz	w8, #11, 18b4c <scols_init_debug@@SMARTCOLS_2.25+0x54bc>
   18b44:	ldrb	w22, [x21, #1]!
   18b48:	cbnz	w22, 18b30 <scols_init_debug@@SMARTCOLS_2.25+0x54a0>
   18b4c:	cbz	x20, 18b54 <scols_init_debug@@SMARTCOLS_2.25+0x54c4>
   18b50:	str	x21, [x20]
   18b54:	cmp	x21, x19
   18b58:	b.ls	18b6c <scols_init_debug@@SMARTCOLS_2.25+0x54dc>  // b.plast
   18b5c:	ldrb	w8, [x21]
   18b60:	cmp	w8, #0x0
   18b64:	cset	w0, eq  // eq = none
   18b68:	b	18b70 <scols_init_debug@@SMARTCOLS_2.25+0x54e0>
   18b6c:	mov	w0, wzr
   18b70:	ldp	x20, x19, [sp, #32]
   18b74:	ldp	x22, x21, [sp, #16]
   18b78:	ldp	x29, x30, [sp], #48
   18b7c:	ret
   18b80:	stp	x29, x30, [sp, #-48]!
   18b84:	stp	x22, x21, [sp, #16]
   18b88:	stp	x20, x19, [sp, #32]
   18b8c:	mov	x20, x1
   18b90:	mov	x19, x0
   18b94:	mov	x21, x0
   18b98:	mov	x29, sp
   18b9c:	cbz	x0, 18bcc <scols_init_debug@@SMARTCOLS_2.25+0x553c>
   18ba0:	ldrb	w22, [x19]
   18ba4:	mov	x21, x19
   18ba8:	cbz	w22, 18bcc <scols_init_debug@@SMARTCOLS_2.25+0x553c>
   18bac:	mov	x21, x19
   18bb0:	bl	7d20 <__ctype_b_loc@plt>
   18bb4:	ldr	x8, [x0]
   18bb8:	and	x9, x22, #0xff
   18bbc:	ldrh	w8, [x8, x9, lsl #1]
   18bc0:	tbz	w8, #12, 18bcc <scols_init_debug@@SMARTCOLS_2.25+0x553c>
   18bc4:	ldrb	w22, [x21, #1]!
   18bc8:	cbnz	w22, 18bb0 <scols_init_debug@@SMARTCOLS_2.25+0x5520>
   18bcc:	cbz	x20, 18bd4 <scols_init_debug@@SMARTCOLS_2.25+0x5544>
   18bd0:	str	x21, [x20]
   18bd4:	cmp	x21, x19
   18bd8:	b.ls	18bec <scols_init_debug@@SMARTCOLS_2.25+0x555c>  // b.plast
   18bdc:	ldrb	w8, [x21]
   18be0:	cmp	w8, #0x0
   18be4:	cset	w0, eq  // eq = none
   18be8:	b	18bf0 <scols_init_debug@@SMARTCOLS_2.25+0x5560>
   18bec:	mov	w0, wzr
   18bf0:	ldp	x20, x19, [sp, #32]
   18bf4:	ldp	x22, x21, [sp, #16]
   18bf8:	ldp	x29, x30, [sp], #48
   18bfc:	ret
   18c00:	sub	sp, sp, #0x100
   18c04:	stp	x29, x30, [sp, #208]
   18c08:	add	x29, sp, #0xd0
   18c0c:	mov	x8, #0xffffffffffffffd0    	// #-48
   18c10:	mov	x9, sp
   18c14:	sub	x10, x29, #0x50
   18c18:	stp	x22, x21, [sp, #224]
   18c1c:	stp	x20, x19, [sp, #240]
   18c20:	mov	x20, x1
   18c24:	mov	x19, x0
   18c28:	movk	x8, #0xff80, lsl #32
   18c2c:	add	x11, x29, #0x30
   18c30:	add	x9, x9, #0x80
   18c34:	add	x22, x10, #0x30
   18c38:	stp	x2, x3, [x29, #-80]
   18c3c:	stp	x4, x5, [x29, #-64]
   18c40:	stp	x6, x7, [x29, #-48]
   18c44:	stp	q1, q2, [sp, #16]
   18c48:	stp	q3, q4, [sp, #48]
   18c4c:	str	q0, [sp]
   18c50:	stp	q5, q6, [sp, #80]
   18c54:	str	q7, [sp, #112]
   18c58:	stp	x9, x8, [x29, #-16]
   18c5c:	stp	x11, x22, [x29, #-32]
   18c60:	ldursw	x8, [x29, #-8]
   18c64:	tbz	w8, #31, 18c78 <scols_init_debug@@SMARTCOLS_2.25+0x55e8>
   18c68:	add	w9, w8, #0x8
   18c6c:	cmp	w9, #0x0
   18c70:	stur	w9, [x29, #-8]
   18c74:	b.le	18cd8 <scols_init_debug@@SMARTCOLS_2.25+0x5648>
   18c78:	ldur	x8, [x29, #-32]
   18c7c:	add	x9, x8, #0x8
   18c80:	stur	x9, [x29, #-32]
   18c84:	ldr	x1, [x8]
   18c88:	cbz	x1, 18cf4 <scols_init_debug@@SMARTCOLS_2.25+0x5664>
   18c8c:	ldursw	x8, [x29, #-8]
   18c90:	tbz	w8, #31, 18ca4 <scols_init_debug@@SMARTCOLS_2.25+0x5614>
   18c94:	add	w9, w8, #0x8
   18c98:	cmp	w9, #0x0
   18c9c:	stur	w9, [x29, #-8]
   18ca0:	b.le	18ce8 <scols_init_debug@@SMARTCOLS_2.25+0x5658>
   18ca4:	ldur	x8, [x29, #-32]
   18ca8:	add	x9, x8, #0x8
   18cac:	stur	x9, [x29, #-32]
   18cb0:	ldr	x21, [x8]
   18cb4:	cbz	x21, 18cf4 <scols_init_debug@@SMARTCOLS_2.25+0x5664>
   18cb8:	mov	x0, x19
   18cbc:	bl	7cf0 <strcmp@plt>
   18cc0:	cbz	w0, 18d10 <scols_init_debug@@SMARTCOLS_2.25+0x5680>
   18cc4:	mov	x0, x19
   18cc8:	mov	x1, x21
   18ccc:	bl	7cf0 <strcmp@plt>
   18cd0:	cbnz	w0, 18c60 <scols_init_debug@@SMARTCOLS_2.25+0x55d0>
   18cd4:	b	18d14 <scols_init_debug@@SMARTCOLS_2.25+0x5684>
   18cd8:	add	x8, x22, x8
   18cdc:	ldr	x1, [x8]
   18ce0:	cbnz	x1, 18c8c <scols_init_debug@@SMARTCOLS_2.25+0x55fc>
   18ce4:	b	18cf4 <scols_init_debug@@SMARTCOLS_2.25+0x5664>
   18ce8:	add	x8, x22, x8
   18cec:	ldr	x21, [x8]
   18cf0:	cbnz	x21, 18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5628>
   18cf4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18cf8:	ldr	w0, [x8, #2096]
   18cfc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18d00:	add	x1, x1, #0xead
   18d04:	mov	x2, x20
   18d08:	mov	x3, x19
   18d0c:	bl	8170 <errx@plt>
   18d10:	mov	w0, #0x1                   	// #1
   18d14:	ldp	x20, x19, [sp, #240]
   18d18:	ldp	x22, x21, [sp, #224]
   18d1c:	ldp	x29, x30, [sp, #208]
   18d20:	add	sp, sp, #0x100
   18d24:	ret
   18d28:	cbz	x1, 18d4c <scols_init_debug@@SMARTCOLS_2.25+0x56bc>
   18d2c:	sxtb	w8, w2
   18d30:	ldrsb	w9, [x0]
   18d34:	cbz	w9, 18d4c <scols_init_debug@@SMARTCOLS_2.25+0x56bc>
   18d38:	cmp	w8, w9
   18d3c:	b.eq	18d50 <scols_init_debug@@SMARTCOLS_2.25+0x56c0>  // b.none
   18d40:	sub	x1, x1, #0x1
   18d44:	add	x0, x0, #0x1
   18d48:	cbnz	x1, 18d30 <scols_init_debug@@SMARTCOLS_2.25+0x56a0>
   18d4c:	mov	x0, xzr
   18d50:	ret
   18d54:	stp	x29, x30, [sp, #-32]!
   18d58:	stp	x20, x19, [sp, #16]
   18d5c:	mov	x29, sp
   18d60:	mov	x20, x1
   18d64:	mov	x19, x0
   18d68:	bl	18da8 <scols_init_debug@@SMARTCOLS_2.25+0x5718>
   18d6c:	cmp	w0, w0, sxth
   18d70:	b.ne	18d80 <scols_init_debug@@SMARTCOLS_2.25+0x56f0>  // b.any
   18d74:	ldp	x20, x19, [sp, #16]
   18d78:	ldp	x29, x30, [sp], #32
   18d7c:	ret
   18d80:	bl	8220 <__errno_location@plt>
   18d84:	mov	w8, #0x22                  	// #34
   18d88:	str	w8, [x0]
   18d8c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18d90:	ldr	w0, [x8, #2096]
   18d94:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18d98:	add	x1, x1, #0xead
   18d9c:	mov	x2, x20
   18da0:	mov	x3, x19
   18da4:	bl	8380 <err@plt>
   18da8:	stp	x29, x30, [sp, #-32]!
   18dac:	stp	x20, x19, [sp, #16]
   18db0:	mov	x29, sp
   18db4:	mov	x20, x1
   18db8:	mov	x19, x0
   18dbc:	bl	18e80 <scols_init_debug@@SMARTCOLS_2.25+0x57f0>
   18dc0:	cmp	x0, w0, sxtw
   18dc4:	b.ne	18dd4 <scols_init_debug@@SMARTCOLS_2.25+0x5744>  // b.any
   18dc8:	ldp	x20, x19, [sp, #16]
   18dcc:	ldp	x29, x30, [sp], #32
   18dd0:	ret
   18dd4:	bl	8220 <__errno_location@plt>
   18dd8:	mov	w8, #0x22                  	// #34
   18ddc:	str	w8, [x0]
   18de0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18de4:	ldr	w0, [x8, #2096]
   18de8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18dec:	add	x1, x1, #0xead
   18df0:	mov	x2, x20
   18df4:	mov	x3, x19
   18df8:	bl	8380 <err@plt>
   18dfc:	stp	x29, x30, [sp, #-16]!
   18e00:	mov	w2, #0xa                   	// #10
   18e04:	mov	x29, sp
   18e08:	bl	18e14 <scols_init_debug@@SMARTCOLS_2.25+0x5784>
   18e0c:	ldp	x29, x30, [sp], #16
   18e10:	ret
   18e14:	stp	x29, x30, [sp, #-32]!
   18e18:	stp	x20, x19, [sp, #16]
   18e1c:	mov	x29, sp
   18e20:	mov	x20, x1
   18e24:	mov	x19, x0
   18e28:	bl	18f38 <scols_init_debug@@SMARTCOLS_2.25+0x58a8>
   18e2c:	cmp	w0, #0x10, lsl #12
   18e30:	b.cs	18e40 <scols_init_debug@@SMARTCOLS_2.25+0x57b0>  // b.hs, b.nlast
   18e34:	ldp	x20, x19, [sp, #16]
   18e38:	ldp	x29, x30, [sp], #32
   18e3c:	ret
   18e40:	bl	8220 <__errno_location@plt>
   18e44:	mov	w8, #0x22                  	// #34
   18e48:	str	w8, [x0]
   18e4c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18e50:	ldr	w0, [x8, #2096]
   18e54:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18e58:	add	x1, x1, #0xead
   18e5c:	mov	x2, x20
   18e60:	mov	x3, x19
   18e64:	bl	8380 <err@plt>
   18e68:	stp	x29, x30, [sp, #-16]!
   18e6c:	mov	w2, #0x10                  	// #16
   18e70:	mov	x29, sp
   18e74:	bl	18e14 <scols_init_debug@@SMARTCOLS_2.25+0x5784>
   18e78:	ldp	x29, x30, [sp], #16
   18e7c:	ret
   18e80:	stp	x29, x30, [sp, #-48]!
   18e84:	mov	x29, sp
   18e88:	str	x21, [sp, #16]
   18e8c:	stp	x20, x19, [sp, #32]
   18e90:	mov	x20, x1
   18e94:	mov	x19, x0
   18e98:	str	xzr, [x29, #24]
   18e9c:	bl	8220 <__errno_location@plt>
   18ea0:	mov	x21, x0
   18ea4:	str	wzr, [x0]
   18ea8:	cbz	x19, 18ef4 <scols_init_debug@@SMARTCOLS_2.25+0x5864>
   18eac:	ldrb	w8, [x19]
   18eb0:	cbz	w8, 18ef4 <scols_init_debug@@SMARTCOLS_2.25+0x5864>
   18eb4:	add	x1, x29, #0x18
   18eb8:	mov	w2, #0xa                   	// #10
   18ebc:	mov	x0, x19
   18ec0:	bl	75b0 <strtoimax@plt>
   18ec4:	ldr	w8, [x21]
   18ec8:	cbnz	w8, 18ef4 <scols_init_debug@@SMARTCOLS_2.25+0x5864>
   18ecc:	ldr	x8, [x29, #24]
   18ed0:	cmp	x8, x19
   18ed4:	b.eq	18ef4 <scols_init_debug@@SMARTCOLS_2.25+0x5864>  // b.none
   18ed8:	cbz	x8, 18ee4 <scols_init_debug@@SMARTCOLS_2.25+0x5854>
   18edc:	ldrb	w8, [x8]
   18ee0:	cbnz	w8, 18ef4 <scols_init_debug@@SMARTCOLS_2.25+0x5864>
   18ee4:	ldp	x20, x19, [sp, #32]
   18ee8:	ldr	x21, [sp, #16]
   18eec:	ldp	x29, x30, [sp], #48
   18ef0:	ret
   18ef4:	ldr	w8, [x21]
   18ef8:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18efc:	ldr	w0, [x9, #2096]
   18f00:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18f04:	add	x1, x1, #0xead
   18f08:	mov	x2, x20
   18f0c:	mov	x3, x19
   18f10:	cmp	w8, #0x22
   18f14:	b.ne	18f1c <scols_init_debug@@SMARTCOLS_2.25+0x588c>  // b.any
   18f18:	bl	8380 <err@plt>
   18f1c:	bl	8170 <errx@plt>
   18f20:	stp	x29, x30, [sp, #-16]!
   18f24:	mov	w2, #0xa                   	// #10
   18f28:	mov	x29, sp
   18f2c:	bl	18f38 <scols_init_debug@@SMARTCOLS_2.25+0x58a8>
   18f30:	ldp	x29, x30, [sp], #16
   18f34:	ret
   18f38:	stp	x29, x30, [sp, #-32]!
   18f3c:	stp	x20, x19, [sp, #16]
   18f40:	mov	x29, sp
   18f44:	mov	x20, x1
   18f48:	mov	x19, x0
   18f4c:	bl	18fbc <scols_init_debug@@SMARTCOLS_2.25+0x592c>
   18f50:	lsr	x8, x0, #32
   18f54:	cbnz	x8, 18f64 <scols_init_debug@@SMARTCOLS_2.25+0x58d4>
   18f58:	ldp	x20, x19, [sp, #16]
   18f5c:	ldp	x29, x30, [sp], #32
   18f60:	ret
   18f64:	bl	8220 <__errno_location@plt>
   18f68:	mov	w8, #0x22                  	// #34
   18f6c:	str	w8, [x0]
   18f70:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   18f74:	ldr	w0, [x8, #2096]
   18f78:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   18f7c:	add	x1, x1, #0xead
   18f80:	mov	x2, x20
   18f84:	mov	x3, x19
   18f88:	bl	8380 <err@plt>
   18f8c:	stp	x29, x30, [sp, #-16]!
   18f90:	mov	w2, #0x10                  	// #16
   18f94:	mov	x29, sp
   18f98:	bl	18f38 <scols_init_debug@@SMARTCOLS_2.25+0x58a8>
   18f9c:	ldp	x29, x30, [sp], #16
   18fa0:	ret
   18fa4:	stp	x29, x30, [sp, #-16]!
   18fa8:	mov	w2, #0xa                   	// #10
   18fac:	mov	x29, sp
   18fb0:	bl	18fbc <scols_init_debug@@SMARTCOLS_2.25+0x592c>
   18fb4:	ldp	x29, x30, [sp], #16
   18fb8:	ret
   18fbc:	sub	sp, sp, #0x40
   18fc0:	stp	x29, x30, [sp, #16]
   18fc4:	stp	x22, x21, [sp, #32]
   18fc8:	stp	x20, x19, [sp, #48]
   18fcc:	add	x29, sp, #0x10
   18fd0:	mov	w22, w2
   18fd4:	mov	x20, x1
   18fd8:	mov	x19, x0
   18fdc:	str	xzr, [sp, #8]
   18fe0:	bl	8220 <__errno_location@plt>
   18fe4:	mov	x21, x0
   18fe8:	str	wzr, [x0]
   18fec:	cbz	x19, 1903c <scols_init_debug@@SMARTCOLS_2.25+0x59ac>
   18ff0:	ldrb	w8, [x19]
   18ff4:	cbz	w8, 1903c <scols_init_debug@@SMARTCOLS_2.25+0x59ac>
   18ff8:	add	x1, sp, #0x8
   18ffc:	mov	x0, x19
   19000:	mov	w2, w22
   19004:	bl	7c10 <strtoumax@plt>
   19008:	ldr	w8, [x21]
   1900c:	cbnz	w8, 1903c <scols_init_debug@@SMARTCOLS_2.25+0x59ac>
   19010:	ldr	x8, [sp, #8]
   19014:	cmp	x8, x19
   19018:	b.eq	1903c <scols_init_debug@@SMARTCOLS_2.25+0x59ac>  // b.none
   1901c:	cbz	x8, 19028 <scols_init_debug@@SMARTCOLS_2.25+0x5998>
   19020:	ldrb	w8, [x8]
   19024:	cbnz	w8, 1903c <scols_init_debug@@SMARTCOLS_2.25+0x59ac>
   19028:	ldp	x20, x19, [sp, #48]
   1902c:	ldp	x22, x21, [sp, #32]
   19030:	ldp	x29, x30, [sp, #16]
   19034:	add	sp, sp, #0x40
   19038:	ret
   1903c:	ldr	w8, [x21]
   19040:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   19044:	ldr	w0, [x9, #2096]
   19048:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1904c:	add	x1, x1, #0xead
   19050:	mov	x2, x20
   19054:	mov	x3, x19
   19058:	cmp	w8, #0x22
   1905c:	b.ne	19064 <scols_init_debug@@SMARTCOLS_2.25+0x59d4>  // b.any
   19060:	bl	8380 <err@plt>
   19064:	bl	8170 <errx@plt>
   19068:	stp	x29, x30, [sp, #-16]!
   1906c:	mov	w2, #0x10                  	// #16
   19070:	mov	x29, sp
   19074:	bl	18fbc <scols_init_debug@@SMARTCOLS_2.25+0x592c>
   19078:	ldp	x29, x30, [sp], #16
   1907c:	ret
   19080:	stp	x29, x30, [sp, #-48]!
   19084:	mov	x29, sp
   19088:	str	x21, [sp, #16]
   1908c:	stp	x20, x19, [sp, #32]
   19090:	mov	x20, x1
   19094:	mov	x19, x0
   19098:	str	xzr, [x29, #24]
   1909c:	bl	8220 <__errno_location@plt>
   190a0:	mov	x21, x0
   190a4:	str	wzr, [x0]
   190a8:	cbz	x19, 190f0 <scols_init_debug@@SMARTCOLS_2.25+0x5a60>
   190ac:	ldrb	w8, [x19]
   190b0:	cbz	w8, 190f0 <scols_init_debug@@SMARTCOLS_2.25+0x5a60>
   190b4:	add	x1, x29, #0x18
   190b8:	mov	x0, x19
   190bc:	bl	7600 <strtod@plt>
   190c0:	ldr	w8, [x21]
   190c4:	cbnz	w8, 190f0 <scols_init_debug@@SMARTCOLS_2.25+0x5a60>
   190c8:	ldr	x8, [x29, #24]
   190cc:	cmp	x8, x19
   190d0:	b.eq	190f0 <scols_init_debug@@SMARTCOLS_2.25+0x5a60>  // b.none
   190d4:	cbz	x8, 190e0 <scols_init_debug@@SMARTCOLS_2.25+0x5a50>
   190d8:	ldrb	w8, [x8]
   190dc:	cbnz	w8, 190f0 <scols_init_debug@@SMARTCOLS_2.25+0x5a60>
   190e0:	ldp	x20, x19, [sp, #32]
   190e4:	ldr	x21, [sp, #16]
   190e8:	ldp	x29, x30, [sp], #48
   190ec:	ret
   190f0:	ldr	w8, [x21]
   190f4:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   190f8:	ldr	w0, [x9, #2096]
   190fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   19100:	add	x1, x1, #0xead
   19104:	mov	x2, x20
   19108:	mov	x3, x19
   1910c:	cmp	w8, #0x22
   19110:	b.ne	19118 <scols_init_debug@@SMARTCOLS_2.25+0x5a88>  // b.any
   19114:	bl	8380 <err@plt>
   19118:	bl	8170 <errx@plt>
   1911c:	stp	x29, x30, [sp, #-48]!
   19120:	mov	x29, sp
   19124:	str	x21, [sp, #16]
   19128:	stp	x20, x19, [sp, #32]
   1912c:	mov	x20, x1
   19130:	mov	x19, x0
   19134:	str	xzr, [x29, #24]
   19138:	bl	8220 <__errno_location@plt>
   1913c:	mov	x21, x0
   19140:	str	wzr, [x0]
   19144:	cbz	x19, 19190 <scols_init_debug@@SMARTCOLS_2.25+0x5b00>
   19148:	ldrb	w8, [x19]
   1914c:	cbz	w8, 19190 <scols_init_debug@@SMARTCOLS_2.25+0x5b00>
   19150:	add	x1, x29, #0x18
   19154:	mov	w2, #0xa                   	// #10
   19158:	mov	x0, x19
   1915c:	bl	7d40 <strtol@plt>
   19160:	ldr	w8, [x21]
   19164:	cbnz	w8, 19190 <scols_init_debug@@SMARTCOLS_2.25+0x5b00>
   19168:	ldr	x8, [x29, #24]
   1916c:	cmp	x8, x19
   19170:	b.eq	19190 <scols_init_debug@@SMARTCOLS_2.25+0x5b00>  // b.none
   19174:	cbz	x8, 19180 <scols_init_debug@@SMARTCOLS_2.25+0x5af0>
   19178:	ldrb	w8, [x8]
   1917c:	cbnz	w8, 19190 <scols_init_debug@@SMARTCOLS_2.25+0x5b00>
   19180:	ldp	x20, x19, [sp, #32]
   19184:	ldr	x21, [sp, #16]
   19188:	ldp	x29, x30, [sp], #48
   1918c:	ret
   19190:	ldr	w8, [x21]
   19194:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   19198:	ldr	w0, [x9, #2096]
   1919c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   191a0:	add	x1, x1, #0xead
   191a4:	mov	x2, x20
   191a8:	mov	x3, x19
   191ac:	cmp	w8, #0x22
   191b0:	b.ne	191b8 <scols_init_debug@@SMARTCOLS_2.25+0x5b28>  // b.any
   191b4:	bl	8380 <err@plt>
   191b8:	bl	8170 <errx@plt>
   191bc:	stp	x29, x30, [sp, #-48]!
   191c0:	mov	x29, sp
   191c4:	str	x21, [sp, #16]
   191c8:	stp	x20, x19, [sp, #32]
   191cc:	mov	x20, x1
   191d0:	mov	x19, x0
   191d4:	str	xzr, [x29, #24]
   191d8:	bl	8220 <__errno_location@plt>
   191dc:	mov	x21, x0
   191e0:	str	wzr, [x0]
   191e4:	cbz	x19, 19230 <scols_init_debug@@SMARTCOLS_2.25+0x5ba0>
   191e8:	ldrb	w8, [x19]
   191ec:	cbz	w8, 19230 <scols_init_debug@@SMARTCOLS_2.25+0x5ba0>
   191f0:	add	x1, x29, #0x18
   191f4:	mov	w2, #0xa                   	// #10
   191f8:	mov	x0, x19
   191fc:	bl	74b0 <strtoul@plt>
   19200:	ldr	w8, [x21]
   19204:	cbnz	w8, 19230 <scols_init_debug@@SMARTCOLS_2.25+0x5ba0>
   19208:	ldr	x8, [x29, #24]
   1920c:	cmp	x8, x19
   19210:	b.eq	19230 <scols_init_debug@@SMARTCOLS_2.25+0x5ba0>  // b.none
   19214:	cbz	x8, 19220 <scols_init_debug@@SMARTCOLS_2.25+0x5b90>
   19218:	ldrb	w8, [x8]
   1921c:	cbnz	w8, 19230 <scols_init_debug@@SMARTCOLS_2.25+0x5ba0>
   19220:	ldp	x20, x19, [sp, #32]
   19224:	ldr	x21, [sp, #16]
   19228:	ldp	x29, x30, [sp], #48
   1922c:	ret
   19230:	ldr	w8, [x21]
   19234:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   19238:	ldr	w0, [x9, #2096]
   1923c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   19240:	add	x1, x1, #0xead
   19244:	mov	x2, x20
   19248:	mov	x3, x19
   1924c:	cmp	w8, #0x22
   19250:	b.ne	19258 <scols_init_debug@@SMARTCOLS_2.25+0x5bc8>  // b.any
   19254:	bl	8380 <err@plt>
   19258:	bl	8170 <errx@plt>
   1925c:	sub	sp, sp, #0x30
   19260:	stp	x20, x19, [sp, #32]
   19264:	mov	x20, x1
   19268:	add	x1, sp, #0x8
   1926c:	stp	x29, x30, [sp, #16]
   19270:	add	x29, sp, #0x10
   19274:	mov	x19, x0
   19278:	bl	18ae8 <scols_init_debug@@SMARTCOLS_2.25+0x5458>
   1927c:	cbnz	w0, 19294 <scols_init_debug@@SMARTCOLS_2.25+0x5c04>
   19280:	ldr	x0, [sp, #8]
   19284:	ldp	x20, x19, [sp, #32]
   19288:	ldp	x29, x30, [sp, #16]
   1928c:	add	sp, sp, #0x30
   19290:	ret
   19294:	bl	8220 <__errno_location@plt>
   19298:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1929c:	ldr	w8, [x0]
   192a0:	ldr	w0, [x9, #2096]
   192a4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   192a8:	add	x1, x1, #0xead
   192ac:	mov	x2, x20
   192b0:	mov	x3, x19
   192b4:	cbnz	w8, 192bc <scols_init_debug@@SMARTCOLS_2.25+0x5c2c>
   192b8:	bl	8170 <errx@plt>
   192bc:	bl	8380 <err@plt>
   192c0:	stp	x29, x30, [sp, #-32]!
   192c4:	str	x19, [sp, #16]
   192c8:	mov	x19, x1
   192cc:	mov	x1, x2
   192d0:	mov	x29, sp
   192d4:	bl	19080 <scols_init_debug@@SMARTCOLS_2.25+0x59f0>
   192d8:	fcvtzs	x8, d0
   192dc:	mov	x9, #0x848000000000        	// #145685290680320
   192e0:	movk	x9, #0x412e, lsl #48
   192e4:	scvtf	d1, x8
   192e8:	fmov	d2, x9
   192ec:	fsub	d0, d0, d1
   192f0:	fmul	d0, d0, d2
   192f4:	fcvtzs	x9, d0
   192f8:	stp	x8, x9, [x19]
   192fc:	ldr	x19, [sp, #16]
   19300:	ldp	x29, x30, [sp], #32
   19304:	ret
   19308:	and	w8, w0, #0xf000
   1930c:	sub	w8, w8, #0x1, lsl #12
   19310:	lsr	w9, w8, #12
   19314:	cmp	w9, #0xb
   19318:	mov	w8, wzr
   1931c:	b.hi	19370 <scols_init_debug@@SMARTCOLS_2.25+0x5ce0>  // b.pmore
   19320:	adrp	x10, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   19324:	add	x10, x10, #0xe8f
   19328:	adr	x11, 1933c <scols_init_debug@@SMARTCOLS_2.25+0x5cac>
   1932c:	ldrb	w12, [x10, x9]
   19330:	add	x11, x11, x12, lsl #2
   19334:	mov	w9, #0x64                  	// #100
   19338:	br	x11
   1933c:	mov	w9, #0x70                  	// #112
   19340:	b	19368 <scols_init_debug@@SMARTCOLS_2.25+0x5cd8>
   19344:	mov	w9, #0x63                  	// #99
   19348:	b	19368 <scols_init_debug@@SMARTCOLS_2.25+0x5cd8>
   1934c:	mov	w9, #0x62                  	// #98
   19350:	b	19368 <scols_init_debug@@SMARTCOLS_2.25+0x5cd8>
   19354:	mov	w9, #0x6c                  	// #108
   19358:	b	19368 <scols_init_debug@@SMARTCOLS_2.25+0x5cd8>
   1935c:	mov	w9, #0x73                  	// #115
   19360:	b	19368 <scols_init_debug@@SMARTCOLS_2.25+0x5cd8>
   19364:	mov	w9, #0x2d                  	// #45
   19368:	mov	w8, #0x1                   	// #1
   1936c:	strb	w9, [x1]
   19370:	tst	w0, #0x100
   19374:	mov	w9, #0x72                  	// #114
   19378:	mov	w10, #0x2d                  	// #45
   1937c:	add	x11, x1, x8
   19380:	mov	w12, #0x77                  	// #119
   19384:	csel	w17, w10, w9, eq  // eq = none
   19388:	tst	w0, #0x80
   1938c:	mov	w14, #0x53                  	// #83
   19390:	mov	w15, #0x73                  	// #115
   19394:	mov	w16, #0x78                  	// #120
   19398:	strb	w17, [x11]
   1939c:	csel	w17, w10, w12, eq  // eq = none
   193a0:	tst	w0, #0x40
   193a4:	orr	x13, x8, #0x2
   193a8:	strb	w17, [x11, #1]
   193ac:	csel	w11, w15, w14, ne  // ne = any
   193b0:	csel	w17, w16, w10, ne  // ne = any
   193b4:	tst	w0, #0x800
   193b8:	csel	w11, w17, w11, eq  // eq = none
   193bc:	add	x13, x13, x1
   193c0:	tst	w0, #0x20
   193c4:	strb	w11, [x13]
   193c8:	csel	w11, w10, w9, eq  // eq = none
   193cc:	tst	w0, #0x10
   193d0:	strb	w11, [x13, #1]
   193d4:	csel	w11, w10, w12, eq  // eq = none
   193d8:	tst	w0, #0x8
   193dc:	csel	w14, w15, w14, ne  // ne = any
   193e0:	csel	w15, w16, w10, ne  // ne = any
   193e4:	tst	w0, #0x400
   193e8:	orr	x8, x8, #0x6
   193ec:	csel	w14, w15, w14, eq  // eq = none
   193f0:	tst	w0, #0x4
   193f4:	add	x8, x8, x1
   193f8:	csel	w9, w10, w9, eq  // eq = none
   193fc:	tst	w0, #0x2
   19400:	mov	w17, #0x54                  	// #84
   19404:	strb	w11, [x13, #2]
   19408:	mov	w11, #0x74                  	// #116
   1940c:	strb	w14, [x13, #3]
   19410:	strb	w9, [x8]
   19414:	csel	w9, w10, w12, eq  // eq = none
   19418:	tst	w0, #0x1
   1941c:	strb	w9, [x8, #1]
   19420:	csel	w9, w11, w17, ne  // ne = any
   19424:	csel	w10, w16, w10, ne  // ne = any
   19428:	tst	w0, #0x200
   1942c:	csel	w9, w10, w9, eq  // eq = none
   19430:	mov	x0, x1
   19434:	strb	w9, [x8, #2]
   19438:	strb	wzr, [x8, #3]
   1943c:	ret
   19440:	sub	sp, sp, #0x60
   19444:	stp	x22, x21, [sp, #64]
   19448:	stp	x20, x19, [sp, #80]
   1944c:	mov	x21, x1
   19450:	mov	w20, w0
   19454:	add	x22, sp, #0x8
   19458:	stp	x29, x30, [sp, #48]
   1945c:	add	x29, sp, #0x30
   19460:	tbz	w0, #1, 19470 <scols_init_debug@@SMARTCOLS_2.25+0x5de0>
   19464:	orr	x22, x22, #0x1
   19468:	mov	w8, #0x20                  	// #32
   1946c:	strb	w8, [sp, #8]
   19470:	mov	x0, x21
   19474:	bl	19610 <scols_init_debug@@SMARTCOLS_2.25+0x5f80>
   19478:	cbz	w0, 1949c <scols_init_debug@@SMARTCOLS_2.25+0x5e0c>
   1947c:	mov	w8, #0x6667                	// #26215
   19480:	movk	w8, #0x6666, lsl #16
   19484:	smull	x8, w0, w8
   19488:	lsr	x9, x8, #63
   1948c:	asr	x8, x8, #34
   19490:	add	w8, w8, w9
   19494:	sxtw	x9, w8
   19498:	b	194a0 <scols_init_debug@@SMARTCOLS_2.25+0x5e10>
   1949c:	mov	x9, xzr
   194a0:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   194a4:	add	x8, x8, #0xeb6
   194a8:	ldrb	w11, [x8, x9]
   194ac:	mov	x10, #0xffffffffffffffff    	// #-1
   194b0:	lsl	x8, x10, x0
   194b4:	bic	x8, x21, x8
   194b8:	cmp	w0, #0x0
   194bc:	mov	x10, x22
   194c0:	lsr	x19, x21, x0
   194c4:	csel	x8, x8, xzr, ne  // ne = any
   194c8:	strb	w11, [x10], #1
   194cc:	tbz	w20, #0, 194e0 <scols_init_debug@@SMARTCOLS_2.25+0x5e50>
   194d0:	cbz	x9, 194e0 <scols_init_debug@@SMARTCOLS_2.25+0x5e50>
   194d4:	mov	w9, #0x4269                	// #17001
   194d8:	add	x10, x22, #0x3
   194dc:	sturh	w9, [x22, #1]
   194e0:	strb	wzr, [x10]
   194e4:	cbz	x8, 1952c <scols_init_debug@@SMARTCOLS_2.25+0x5e9c>
   194e8:	sub	w9, w0, #0xa
   194ec:	lsr	x8, x8, x9
   194f0:	tbnz	w20, #2, 19538 <scols_init_debug@@SMARTCOLS_2.25+0x5ea8>
   194f4:	mov	x10, #0xf5c3                	// #62915
   194f8:	movk	x10, #0x5c28, lsl #16
   194fc:	add	x9, x8, #0x32
   19500:	movk	x10, #0xc28f, lsl #32
   19504:	movk	x10, #0x28f5, lsl #48
   19508:	sub	x8, x8, #0x3b6
   1950c:	lsr	x9, x9, #2
   19510:	cmp	x8, #0x64
   19514:	umulh	x8, x9, x10
   19518:	lsr	x8, x8, #2
   1951c:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
   19520:	cinc	w19, w19, cc  // cc = lo, ul, last
   19524:	cbnz	x20, 19568 <scols_init_debug@@SMARTCOLS_2.25+0x5ed8>
   19528:	b	195d8 <scols_init_debug@@SMARTCOLS_2.25+0x5f48>
   1952c:	mov	x20, xzr
   19530:	cbnz	x20, 19568 <scols_init_debug@@SMARTCOLS_2.25+0x5ed8>
   19534:	b	195d8 <scols_init_debug@@SMARTCOLS_2.25+0x5f48>
   19538:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
   1953c:	add	x8, x8, #0x5
   19540:	movk	x9, #0xcccd
   19544:	umulh	x10, x8, x9
   19548:	lsr	x20, x10, #3
   1954c:	mul	x9, x20, x9
   19550:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
   19554:	ror	x9, x9, #1
   19558:	movk	x10, #0x1999, lsl #48
   1955c:	cmp	x9, x10
   19560:	b.ls	195b8 <scols_init_debug@@SMARTCOLS_2.25+0x5f28>  // b.plast
   19564:	cbz	x20, 195d8 <scols_init_debug@@SMARTCOLS_2.25+0x5f48>
   19568:	bl	77d0 <localeconv@plt>
   1956c:	cbz	x0, 1957c <scols_init_debug@@SMARTCOLS_2.25+0x5eec>
   19570:	ldr	x4, [x0]
   19574:	cbnz	x4, 19584 <scols_init_debug@@SMARTCOLS_2.25+0x5ef4>
   19578:	b	1958c <scols_init_debug@@SMARTCOLS_2.25+0x5efc>
   1957c:	mov	x4, xzr
   19580:	cbz	x4, 1958c <scols_init_debug@@SMARTCOLS_2.25+0x5efc>
   19584:	ldrb	w8, [x4]
   19588:	cbnz	w8, 19594 <scols_init_debug@@SMARTCOLS_2.25+0x5f04>
   1958c:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   19590:	add	x4, x4, #0xc2b
   19594:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   19598:	add	x2, x2, #0xebe
   1959c:	add	x0, sp, #0x10
   195a0:	add	x6, sp, #0x8
   195a4:	mov	w1, #0x20                  	// #32
   195a8:	mov	w3, w19
   195ac:	mov	x5, x20
   195b0:	bl	77b0 <snprintf@plt>
   195b4:	b	195f4 <scols_init_debug@@SMARTCOLS_2.25+0x5f64>
   195b8:	mov	x9, #0xf5c3                	// #62915
   195bc:	movk	x9, #0x5c28, lsl #16
   195c0:	movk	x9, #0xc28f, lsl #32
   195c4:	lsr	x8, x8, #2
   195c8:	movk	x9, #0x28f5, lsl #48
   195cc:	umulh	x8, x8, x9
   195d0:	lsr	x20, x8, #2
   195d4:	cbnz	x20, 19568 <scols_init_debug@@SMARTCOLS_2.25+0x5ed8>
   195d8:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   195dc:	add	x2, x2, #0xec8
   195e0:	add	x0, sp, #0x10
   195e4:	add	x4, sp, #0x8
   195e8:	mov	w1, #0x20                  	// #32
   195ec:	mov	w3, w19
   195f0:	bl	77b0 <snprintf@plt>
   195f4:	add	x0, sp, #0x10
   195f8:	bl	7b50 <strdup@plt>
   195fc:	ldp	x20, x19, [sp, #80]
   19600:	ldp	x22, x21, [sp, #64]
   19604:	ldp	x29, x30, [sp, #48]
   19608:	add	sp, sp, #0x60
   1960c:	ret
   19610:	mov	w8, #0xa                   	// #10
   19614:	lsr	x9, x0, x8
   19618:	cbz	x9, 1962c <scols_init_debug@@SMARTCOLS_2.25+0x5f9c>
   1961c:	cmp	x8, #0x33
   19620:	add	x8, x8, #0xa
   19624:	b.cc	19614 <scols_init_debug@@SMARTCOLS_2.25+0x5f84>  // b.lo, b.ul, b.last
   19628:	mov	w8, #0x46                  	// #70
   1962c:	sub	w0, w8, #0xa
   19630:	ret
   19634:	stp	x29, x30, [sp, #-80]!
   19638:	stp	x26, x25, [sp, #16]
   1963c:	stp	x24, x23, [sp, #32]
   19640:	stp	x22, x21, [sp, #48]
   19644:	stp	x20, x19, [sp, #64]
   19648:	mov	x29, sp
   1964c:	cbz	x0, 19730 <scols_init_debug@@SMARTCOLS_2.25+0x60a0>
   19650:	mov	x20, x3
   19654:	mov	w19, #0xffffffff            	// #-1
   19658:	cbz	x3, 1974c <scols_init_debug@@SMARTCOLS_2.25+0x60bc>
   1965c:	mov	x21, x2
   19660:	cbz	x2, 1974c <scols_init_debug@@SMARTCOLS_2.25+0x60bc>
   19664:	mov	x22, x1
   19668:	cbz	x1, 1974c <scols_init_debug@@SMARTCOLS_2.25+0x60bc>
   1966c:	ldrb	w8, [x0]
   19670:	cbz	w8, 1974c <scols_init_debug@@SMARTCOLS_2.25+0x60bc>
   19674:	ldrb	w8, [x0]
   19678:	cbz	w8, 19738 <scols_init_debug@@SMARTCOLS_2.25+0x60a8>
   1967c:	mov	x24, xzr
   19680:	mov	x23, xzr
   19684:	add	x25, x0, #0x1
   19688:	b	19694 <scols_init_debug@@SMARTCOLS_2.25+0x6004>
   1968c:	ldrb	w8, [x25], #1
   19690:	cbz	w8, 19748 <scols_init_debug@@SMARTCOLS_2.25+0x60b8>
   19694:	cmp	x24, x21
   19698:	b.cs	19708 <scols_init_debug@@SMARTCOLS_2.25+0x6078>  // b.hs, b.nlast
   1969c:	ldrb	w10, [x25]
   196a0:	sub	x9, x25, #0x1
   196a4:	cmp	x23, #0x0
   196a8:	and	w8, w8, #0xff
   196ac:	csel	x23, x9, x23, eq  // eq = none
   196b0:	cmp	w8, #0x2c
   196b4:	csel	x8, x9, xzr, eq  // eq = none
   196b8:	cmp	w10, #0x0
   196bc:	csel	x26, x25, x8, eq  // eq = none
   196c0:	mov	w8, #0x4                   	// #4
   196c4:	cbz	x23, 19710 <scols_init_debug@@SMARTCOLS_2.25+0x6080>
   196c8:	cbz	x26, 19710 <scols_init_debug@@SMARTCOLS_2.25+0x6080>
   196cc:	subs	x1, x26, x23
   196d0:	b.ls	19720 <scols_init_debug@@SMARTCOLS_2.25+0x6090>  // b.plast
   196d4:	mov	x0, x23
   196d8:	blr	x20
   196dc:	cmn	w0, #0x1
   196e0:	b.eq	19720 <scols_init_debug@@SMARTCOLS_2.25+0x6090>  // b.none
   196e4:	str	w0, [x22, x24, lsl #2]
   196e8:	ldrb	w8, [x26]
   196ec:	mov	x23, xzr
   196f0:	add	x24, x24, #0x1
   196f4:	cmp	w8, #0x0
   196f8:	cset	w8, eq  // eq = none
   196fc:	lsl	w8, w8, #1
   19700:	cbnz	w8, 19714 <scols_init_debug@@SMARTCOLS_2.25+0x6084>
   19704:	b	1968c <scols_init_debug@@SMARTCOLS_2.25+0x5ffc>
   19708:	mov	w19, #0xfffffffe            	// #-2
   1970c:	mov	w8, #0x1                   	// #1
   19710:	cbz	w8, 1968c <scols_init_debug@@SMARTCOLS_2.25+0x5ffc>
   19714:	cmp	w8, #0x4
   19718:	b.eq	1968c <scols_init_debug@@SMARTCOLS_2.25+0x5ffc>  // b.none
   1971c:	b	19740 <scols_init_debug@@SMARTCOLS_2.25+0x60b0>
   19720:	mov	w19, #0xffffffff            	// #-1
   19724:	mov	w8, #0x1                   	// #1
   19728:	cbnz	w8, 19714 <scols_init_debug@@SMARTCOLS_2.25+0x6084>
   1972c:	b	1968c <scols_init_debug@@SMARTCOLS_2.25+0x5ffc>
   19730:	mov	w19, #0xffffffff            	// #-1
   19734:	b	1974c <scols_init_debug@@SMARTCOLS_2.25+0x60bc>
   19738:	mov	x24, xzr
   1973c:	b	19748 <scols_init_debug@@SMARTCOLS_2.25+0x60b8>
   19740:	cmp	w8, #0x2
   19744:	b.ne	1974c <scols_init_debug@@SMARTCOLS_2.25+0x60bc>  // b.any
   19748:	mov	w19, w24
   1974c:	mov	w0, w19
   19750:	ldp	x20, x19, [sp, #64]
   19754:	ldp	x22, x21, [sp, #48]
   19758:	ldp	x24, x23, [sp, #32]
   1975c:	ldp	x26, x25, [sp, #16]
   19760:	ldp	x29, x30, [sp], #80
   19764:	ret
   19768:	stp	x29, x30, [sp, #-32]!
   1976c:	str	x19, [sp, #16]
   19770:	mov	x29, sp
   19774:	cbz	x0, 19798 <scols_init_debug@@SMARTCOLS_2.25+0x6108>
   19778:	mov	x19, x3
   1977c:	mov	w8, #0xffffffff            	// #-1
   19780:	cbz	x3, 1979c <scols_init_debug@@SMARTCOLS_2.25+0x610c>
   19784:	ldrb	w9, [x0]
   19788:	cbz	w9, 1979c <scols_init_debug@@SMARTCOLS_2.25+0x610c>
   1978c:	ldr	x8, [x19]
   19790:	cmp	x8, x2
   19794:	b.ls	197ac <scols_init_debug@@SMARTCOLS_2.25+0x611c>  // b.plast
   19798:	mov	w8, #0xffffffff            	// #-1
   1979c:	ldr	x19, [sp, #16]
   197a0:	mov	w0, w8
   197a4:	ldp	x29, x30, [sp], #32
   197a8:	ret
   197ac:	cmp	w9, #0x2b
   197b0:	b.ne	197bc <scols_init_debug@@SMARTCOLS_2.25+0x612c>  // b.any
   197b4:	add	x0, x0, #0x1
   197b8:	b	197c0 <scols_init_debug@@SMARTCOLS_2.25+0x6130>
   197bc:	str	xzr, [x19]
   197c0:	ldr	x8, [x19]
   197c4:	mov	x3, x4
   197c8:	add	x1, x1, x8, lsl #2
   197cc:	sub	x2, x2, x8
   197d0:	bl	19634 <scols_init_debug@@SMARTCOLS_2.25+0x5fa4>
   197d4:	mov	w8, w0
   197d8:	cmp	w0, #0x1
   197dc:	b.lt	1979c <scols_init_debug@@SMARTCOLS_2.25+0x610c>  // b.tstop
   197e0:	ldr	x9, [x19]
   197e4:	add	x9, x9, w8, sxtw
   197e8:	str	x9, [x19]
   197ec:	b	1979c <scols_init_debug@@SMARTCOLS_2.25+0x610c>
   197f0:	stp	x29, x30, [sp, #-80]!
   197f4:	stp	x22, x21, [sp, #48]
   197f8:	mov	w21, #0xffffffea            	// #-22
   197fc:	str	x25, [sp, #16]
   19800:	stp	x24, x23, [sp, #32]
   19804:	stp	x20, x19, [sp, #64]
   19808:	mov	x29, sp
   1980c:	cbz	x1, 198f8 <scols_init_debug@@SMARTCOLS_2.25+0x6268>
   19810:	cbz	x0, 198f8 <scols_init_debug@@SMARTCOLS_2.25+0x6268>
   19814:	mov	x19, x2
   19818:	cbz	x2, 198f8 <scols_init_debug@@SMARTCOLS_2.25+0x6268>
   1981c:	ldrb	w8, [x0]
   19820:	cbz	w8, 198f4 <scols_init_debug@@SMARTCOLS_2.25+0x6264>
   19824:	mov	x20, x1
   19828:	mov	x22, xzr
   1982c:	add	x23, x0, #0x1
   19830:	mov	w24, #0x1                   	// #1
   19834:	b	19840 <scols_init_debug@@SMARTCOLS_2.25+0x61b0>
   19838:	ldrb	w8, [x23], #1
   1983c:	cbz	w8, 198f4 <scols_init_debug@@SMARTCOLS_2.25+0x6264>
   19840:	mov	x9, x23
   19844:	ldrb	w10, [x9], #-1
   19848:	cmp	x22, #0x0
   1984c:	and	w8, w8, #0xff
   19850:	csel	x22, x9, x22, eq  // eq = none
   19854:	cmp	w8, #0x2c
   19858:	csel	x8, x9, xzr, eq  // eq = none
   1985c:	cmp	w10, #0x0
   19860:	csel	x25, x23, x8, eq  // eq = none
   19864:	mov	w8, #0x4                   	// #4
   19868:	cbz	x22, 198cc <scols_init_debug@@SMARTCOLS_2.25+0x623c>
   1986c:	cbz	x25, 198cc <scols_init_debug@@SMARTCOLS_2.25+0x623c>
   19870:	subs	x1, x25, x22
   19874:	b.ls	198c4 <scols_init_debug@@SMARTCOLS_2.25+0x6234>  // b.plast
   19878:	mov	x0, x22
   1987c:	blr	x19
   19880:	tbnz	w0, #31, 198dc <scols_init_debug@@SMARTCOLS_2.25+0x624c>
   19884:	add	w8, w0, #0x7
   19888:	cmp	w0, #0x0
   1988c:	csel	w8, w8, w0, lt  // lt = tstop
   19890:	sbfx	x8, x8, #3, #29
   19894:	ldrb	w9, [x20, x8]
   19898:	and	w10, w0, #0x7
   1989c:	lsl	w10, w24, w10
   198a0:	mov	x22, xzr
   198a4:	orr	w9, w9, w10
   198a8:	strb	w9, [x20, x8]
   198ac:	ldrb	w8, [x25]
   198b0:	cmp	w8, #0x0
   198b4:	cset	w8, eq  // eq = none
   198b8:	lsl	w8, w8, #1
   198bc:	cbnz	w8, 198d0 <scols_init_debug@@SMARTCOLS_2.25+0x6240>
   198c0:	b	19838 <scols_init_debug@@SMARTCOLS_2.25+0x61a8>
   198c4:	mov	w21, #0xffffffff            	// #-1
   198c8:	mov	w8, #0x1                   	// #1
   198cc:	cbz	w8, 19838 <scols_init_debug@@SMARTCOLS_2.25+0x61a8>
   198d0:	cmp	w8, #0x4
   198d4:	b.eq	19838 <scols_init_debug@@SMARTCOLS_2.25+0x61a8>  // b.none
   198d8:	b	198ec <scols_init_debug@@SMARTCOLS_2.25+0x625c>
   198dc:	mov	w8, #0x1                   	// #1
   198e0:	mov	w21, w0
   198e4:	cbnz	w8, 198d0 <scols_init_debug@@SMARTCOLS_2.25+0x6240>
   198e8:	b	19838 <scols_init_debug@@SMARTCOLS_2.25+0x61a8>
   198ec:	cmp	w8, #0x2
   198f0:	b.ne	198f8 <scols_init_debug@@SMARTCOLS_2.25+0x6268>  // b.any
   198f4:	mov	w21, wzr
   198f8:	mov	w0, w21
   198fc:	ldp	x20, x19, [sp, #64]
   19900:	ldp	x22, x21, [sp, #48]
   19904:	ldp	x24, x23, [sp, #32]
   19908:	ldr	x25, [sp, #16]
   1990c:	ldp	x29, x30, [sp], #80
   19910:	ret
   19914:	stp	x29, x30, [sp, #-64]!
   19918:	stp	x22, x21, [sp, #32]
   1991c:	mov	w21, #0xffffffea            	// #-22
   19920:	stp	x24, x23, [sp, #16]
   19924:	stp	x20, x19, [sp, #48]
   19928:	mov	x29, sp
   1992c:	cbz	x1, 199fc <scols_init_debug@@SMARTCOLS_2.25+0x636c>
   19930:	cbz	x0, 199fc <scols_init_debug@@SMARTCOLS_2.25+0x636c>
   19934:	mov	x19, x2
   19938:	cbz	x2, 199fc <scols_init_debug@@SMARTCOLS_2.25+0x636c>
   1993c:	ldrb	w8, [x0]
   19940:	cbz	w8, 199f8 <scols_init_debug@@SMARTCOLS_2.25+0x6368>
   19944:	mov	x20, x1
   19948:	mov	x22, xzr
   1994c:	add	x23, x0, #0x1
   19950:	b	1995c <scols_init_debug@@SMARTCOLS_2.25+0x62cc>
   19954:	ldrb	w8, [x23], #1
   19958:	cbz	w8, 199f8 <scols_init_debug@@SMARTCOLS_2.25+0x6368>
   1995c:	mov	x9, x23
   19960:	ldrb	w10, [x9], #-1
   19964:	cmp	x22, #0x0
   19968:	and	w8, w8, #0xff
   1996c:	csel	x22, x9, x22, eq  // eq = none
   19970:	cmp	w8, #0x2c
   19974:	csel	x8, x9, xzr, eq  // eq = none
   19978:	cmp	w10, #0x0
   1997c:	csel	x24, x23, x8, eq  // eq = none
   19980:	mov	w8, #0x4                   	// #4
   19984:	cbz	x22, 199d0 <scols_init_debug@@SMARTCOLS_2.25+0x6340>
   19988:	cbz	x24, 199d0 <scols_init_debug@@SMARTCOLS_2.25+0x6340>
   1998c:	subs	x1, x24, x22
   19990:	b.ls	199c8 <scols_init_debug@@SMARTCOLS_2.25+0x6338>  // b.plast
   19994:	mov	x0, x22
   19998:	blr	x19
   1999c:	tbnz	x0, #63, 199e0 <scols_init_debug@@SMARTCOLS_2.25+0x6350>
   199a0:	ldr	x8, [x20]
   199a4:	mov	x22, xzr
   199a8:	orr	x8, x8, x0
   199ac:	str	x8, [x20]
   199b0:	ldrb	w8, [x24]
   199b4:	cmp	w8, #0x0
   199b8:	cset	w8, eq  // eq = none
   199bc:	lsl	w8, w8, #1
   199c0:	cbnz	w8, 199d4 <scols_init_debug@@SMARTCOLS_2.25+0x6344>
   199c4:	b	19954 <scols_init_debug@@SMARTCOLS_2.25+0x62c4>
   199c8:	mov	w21, #0xffffffff            	// #-1
   199cc:	mov	w8, #0x1                   	// #1
   199d0:	cbz	w8, 19954 <scols_init_debug@@SMARTCOLS_2.25+0x62c4>
   199d4:	cmp	w8, #0x4
   199d8:	b.eq	19954 <scols_init_debug@@SMARTCOLS_2.25+0x62c4>  // b.none
   199dc:	b	199f0 <scols_init_debug@@SMARTCOLS_2.25+0x6360>
   199e0:	mov	w8, #0x1                   	// #1
   199e4:	mov	w21, w0
   199e8:	cbnz	w8, 199d4 <scols_init_debug@@SMARTCOLS_2.25+0x6344>
   199ec:	b	19954 <scols_init_debug@@SMARTCOLS_2.25+0x62c4>
   199f0:	cmp	w8, #0x2
   199f4:	b.ne	199fc <scols_init_debug@@SMARTCOLS_2.25+0x636c>  // b.any
   199f8:	mov	w21, wzr
   199fc:	mov	w0, w21
   19a00:	ldp	x20, x19, [sp, #48]
   19a04:	ldp	x22, x21, [sp, #32]
   19a08:	ldp	x24, x23, [sp, #16]
   19a0c:	ldp	x29, x30, [sp], #64
   19a10:	ret
   19a14:	stp	x29, x30, [sp, #-64]!
   19a18:	mov	x29, sp
   19a1c:	str	x23, [sp, #16]
   19a20:	stp	x22, x21, [sp, #32]
   19a24:	stp	x20, x19, [sp, #48]
   19a28:	str	xzr, [x29, #24]
   19a2c:	cbz	x0, 19b1c <scols_init_debug@@SMARTCOLS_2.25+0x648c>
   19a30:	mov	w21, w3
   19a34:	mov	x19, x2
   19a38:	mov	x23, x1
   19a3c:	mov	x22, x0
   19a40:	str	w3, [x1]
   19a44:	str	w3, [x2]
   19a48:	bl	8220 <__errno_location@plt>
   19a4c:	str	wzr, [x0]
   19a50:	ldrb	w8, [x22]
   19a54:	mov	x20, x0
   19a58:	cmp	w8, #0x3a
   19a5c:	b.ne	19aa4 <scols_init_debug@@SMARTCOLS_2.25+0x6414>  // b.any
   19a60:	add	x21, x22, #0x1
   19a64:	add	x1, x29, #0x18
   19a68:	mov	w2, #0xa                   	// #10
   19a6c:	mov	x0, x21
   19a70:	bl	7d40 <strtol@plt>
   19a74:	str	w0, [x19]
   19a78:	ldr	w8, [x20]
   19a7c:	mov	w0, #0xffffffff            	// #-1
   19a80:	cbnz	w8, 19b1c <scols_init_debug@@SMARTCOLS_2.25+0x648c>
   19a84:	ldr	x8, [x29, #24]
   19a88:	cbz	x8, 19b1c <scols_init_debug@@SMARTCOLS_2.25+0x648c>
   19a8c:	cmp	x8, x21
   19a90:	mov	w0, #0xffffffff            	// #-1
   19a94:	b.eq	19b1c <scols_init_debug@@SMARTCOLS_2.25+0x648c>  // b.none
   19a98:	ldrb	w8, [x8]
   19a9c:	cbz	w8, 19b18 <scols_init_debug@@SMARTCOLS_2.25+0x6488>
   19aa0:	b	19b1c <scols_init_debug@@SMARTCOLS_2.25+0x648c>
   19aa4:	add	x1, x29, #0x18
   19aa8:	mov	w2, #0xa                   	// #10
   19aac:	mov	x0, x22
   19ab0:	bl	7d40 <strtol@plt>
   19ab4:	str	w0, [x23]
   19ab8:	str	w0, [x19]
   19abc:	ldr	x8, [x29, #24]
   19ac0:	mov	w0, #0xffffffff            	// #-1
   19ac4:	cmp	x8, x22
   19ac8:	b.eq	19b1c <scols_init_debug@@SMARTCOLS_2.25+0x648c>  // b.none
   19acc:	ldr	w9, [x20]
   19ad0:	cbnz	w9, 19b1c <scols_init_debug@@SMARTCOLS_2.25+0x648c>
   19ad4:	cbz	x8, 19b1c <scols_init_debug@@SMARTCOLS_2.25+0x648c>
   19ad8:	ldrb	w9, [x8]
   19adc:	cmp	w9, #0x2d
   19ae0:	b.eq	19b04 <scols_init_debug@@SMARTCOLS_2.25+0x6474>  // b.none
   19ae4:	cmp	w9, #0x3a
   19ae8:	b.ne	19b18 <scols_init_debug@@SMARTCOLS_2.25+0x6488>  // b.any
   19aec:	ldrb	w10, [x8, #1]
   19af0:	cbz	w10, 19b14 <scols_init_debug@@SMARTCOLS_2.25+0x6484>
   19af4:	cmp	w9, #0x3a
   19af8:	b.eq	19b04 <scols_init_debug@@SMARTCOLS_2.25+0x6474>  // b.none
   19afc:	cmp	w9, #0x2d
   19b00:	b.ne	19b18 <scols_init_debug@@SMARTCOLS_2.25+0x6488>  // b.any
   19b04:	add	x21, x8, #0x1
   19b08:	str	xzr, [x29, #24]
   19b0c:	str	wzr, [x20]
   19b10:	b	19a64 <scols_init_debug@@SMARTCOLS_2.25+0x63d4>
   19b14:	str	w21, [x19]
   19b18:	mov	w0, wzr
   19b1c:	ldp	x20, x19, [sp, #48]
   19b20:	ldp	x22, x21, [sp, #32]
   19b24:	ldr	x23, [sp, #16]
   19b28:	ldp	x29, x30, [sp], #64
   19b2c:	ret
   19b30:	sub	sp, sp, #0x50
   19b34:	stp	x20, x19, [sp, #64]
   19b38:	mov	x20, x1
   19b3c:	mov	x19, x0
   19b40:	stp	x29, x30, [sp, #16]
   19b44:	stp	x24, x23, [sp, #32]
   19b48:	stp	x22, x21, [sp, #48]
   19b4c:	add	x29, sp, #0x10
   19b50:	mov	w0, wzr
   19b54:	cbz	x20, 19c20 <scols_init_debug@@SMARTCOLS_2.25+0x6590>
   19b58:	cbz	x19, 19c20 <scols_init_debug@@SMARTCOLS_2.25+0x6590>
   19b5c:	add	x1, sp, #0x8
   19b60:	mov	x0, x19
   19b64:	bl	19c38 <scols_init_debug@@SMARTCOLS_2.25+0x65a8>
   19b68:	mov	x21, x0
   19b6c:	mov	x1, sp
   19b70:	mov	x0, x20
   19b74:	bl	19c38 <scols_init_debug@@SMARTCOLS_2.25+0x65a8>
   19b78:	ldp	x24, x22, [sp]
   19b7c:	adds	x8, x24, x22
   19b80:	b.eq	19bac <scols_init_debug@@SMARTCOLS_2.25+0x651c>  // b.none
   19b84:	mov	x23, x0
   19b88:	cmp	x8, #0x1
   19b8c:	b.ne	19bd4 <scols_init_debug@@SMARTCOLS_2.25+0x6544>  // b.any
   19b90:	cbz	x21, 19bb8 <scols_init_debug@@SMARTCOLS_2.25+0x6528>
   19b94:	ldrb	w8, [x21]
   19b98:	cmp	w8, #0x2f
   19b9c:	b.ne	19bb8 <scols_init_debug@@SMARTCOLS_2.25+0x6528>  // b.any
   19ba0:	mov	w0, #0x1                   	// #1
   19ba4:	cbnz	w0, 19c14 <scols_init_debug@@SMARTCOLS_2.25+0x6584>
   19ba8:	b	19b50 <scols_init_debug@@SMARTCOLS_2.25+0x64c0>
   19bac:	mov	w0, #0x1                   	// #1
   19bb0:	cbnz	w0, 19c14 <scols_init_debug@@SMARTCOLS_2.25+0x6584>
   19bb4:	b	19b50 <scols_init_debug@@SMARTCOLS_2.25+0x64c0>
   19bb8:	cbz	x23, 19bd4 <scols_init_debug@@SMARTCOLS_2.25+0x6544>
   19bbc:	ldrb	w8, [x23]
   19bc0:	cmp	w8, #0x2f
   19bc4:	b.ne	19bd4 <scols_init_debug@@SMARTCOLS_2.25+0x6544>  // b.any
   19bc8:	mov	w0, #0x1                   	// #1
   19bcc:	cbnz	w0, 19c14 <scols_init_debug@@SMARTCOLS_2.25+0x6584>
   19bd0:	b	19b50 <scols_init_debug@@SMARTCOLS_2.25+0x64c0>
   19bd4:	mov	w0, #0x3                   	// #3
   19bd8:	cbz	x21, 19c00 <scols_init_debug@@SMARTCOLS_2.25+0x6570>
   19bdc:	cbz	x23, 19c00 <scols_init_debug@@SMARTCOLS_2.25+0x6570>
   19be0:	cmp	x22, x24
   19be4:	b.ne	19c00 <scols_init_debug@@SMARTCOLS_2.25+0x6570>  // b.any
   19be8:	mov	x0, x21
   19bec:	mov	x1, x23
   19bf0:	mov	x2, x22
   19bf4:	bl	79b0 <strncmp@plt>
   19bf8:	cbz	w0, 19c08 <scols_init_debug@@SMARTCOLS_2.25+0x6578>
   19bfc:	mov	w0, #0x3                   	// #3
   19c00:	cbnz	w0, 19c14 <scols_init_debug@@SMARTCOLS_2.25+0x6584>
   19c04:	b	19b50 <scols_init_debug@@SMARTCOLS_2.25+0x64c0>
   19c08:	add	x19, x21, x22
   19c0c:	add	x20, x23, x24
   19c10:	cbz	w0, 19b50 <scols_init_debug@@SMARTCOLS_2.25+0x64c0>
   19c14:	cmp	w0, #0x3
   19c18:	b.ne	19c20 <scols_init_debug@@SMARTCOLS_2.25+0x6590>  // b.any
   19c1c:	mov	w0, wzr
   19c20:	ldp	x20, x19, [sp, #64]
   19c24:	ldp	x22, x21, [sp, #48]
   19c28:	ldp	x24, x23, [sp, #32]
   19c2c:	ldp	x29, x30, [sp, #16]
   19c30:	add	sp, sp, #0x50
   19c34:	ret
   19c38:	mov	x8, x0
   19c3c:	str	xzr, [x1]
   19c40:	mov	x0, x8
   19c44:	cbz	x8, 19c8c <scols_init_debug@@SMARTCOLS_2.25+0x65fc>
   19c48:	ldrb	w9, [x0]
   19c4c:	cmp	w9, #0x2f
   19c50:	b.ne	19c64 <scols_init_debug@@SMARTCOLS_2.25+0x65d4>  // b.any
   19c54:	mov	x8, x0
   19c58:	ldrb	w10, [x8, #1]!
   19c5c:	cmp	w10, #0x2f
   19c60:	b.eq	19c40 <scols_init_debug@@SMARTCOLS_2.25+0x65b0>  // b.none
   19c64:	cbz	w9, 19c88 <scols_init_debug@@SMARTCOLS_2.25+0x65f8>
   19c68:	mov	w8, #0x1                   	// #1
   19c6c:	str	x8, [x1]
   19c70:	ldrb	w9, [x0, x8]
   19c74:	cbz	w9, 19c8c <scols_init_debug@@SMARTCOLS_2.25+0x65fc>
   19c78:	cmp	w9, #0x2f
   19c7c:	b.eq	19c8c <scols_init_debug@@SMARTCOLS_2.25+0x65fc>  // b.none
   19c80:	add	x8, x8, #0x1
   19c84:	b	19c6c <scols_init_debug@@SMARTCOLS_2.25+0x65dc>
   19c88:	mov	x0, xzr
   19c8c:	ret
   19c90:	stp	x29, x30, [sp, #-64]!
   19c94:	orr	x8, x0, x1
   19c98:	stp	x24, x23, [sp, #16]
   19c9c:	stp	x22, x21, [sp, #32]
   19ca0:	stp	x20, x19, [sp, #48]
   19ca4:	mov	x29, sp
   19ca8:	cbz	x8, 19cdc <scols_init_debug@@SMARTCOLS_2.25+0x664c>
   19cac:	mov	x19, x1
   19cb0:	mov	x22, x0
   19cb4:	mov	x20, x2
   19cb8:	cbz	x0, 19cf0 <scols_init_debug@@SMARTCOLS_2.25+0x6660>
   19cbc:	cbz	x19, 19d04 <scols_init_debug@@SMARTCOLS_2.25+0x6674>
   19cc0:	mov	x0, x22
   19cc4:	bl	74c0 <strlen@plt>
   19cc8:	mvn	x8, x0
   19ccc:	cmp	x8, x20
   19cd0:	b.cs	19d0c <scols_init_debug@@SMARTCOLS_2.25+0x667c>  // b.hs, b.nlast
   19cd4:	mov	x21, xzr
   19cd8:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x66b8>
   19cdc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   19ce0:	add	x0, x0, #0xc49
   19ce4:	bl	7b50 <strdup@plt>
   19ce8:	mov	x21, x0
   19cec:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x66b8>
   19cf0:	mov	x0, x19
   19cf4:	mov	x1, x20
   19cf8:	bl	7e70 <strndup@plt>
   19cfc:	mov	x21, x0
   19d00:	b	19d48 <scols_init_debug@@SMARTCOLS_2.25+0x66b8>
   19d04:	mov	x0, x22
   19d08:	b	19ce4 <scols_init_debug@@SMARTCOLS_2.25+0x6654>
   19d0c:	add	x24, x0, x20
   19d10:	mov	x23, x0
   19d14:	add	x0, x24, #0x1
   19d18:	bl	78d0 <malloc@plt>
   19d1c:	mov	x21, x0
   19d20:	cbz	x0, 19d48 <scols_init_debug@@SMARTCOLS_2.25+0x66b8>
   19d24:	mov	x0, x21
   19d28:	mov	x1, x22
   19d2c:	mov	x2, x23
   19d30:	bl	7400 <memcpy@plt>
   19d34:	add	x0, x21, x23
   19d38:	mov	x1, x19
   19d3c:	mov	x2, x20
   19d40:	bl	7400 <memcpy@plt>
   19d44:	strb	wzr, [x21, x24]
   19d48:	mov	x0, x21
   19d4c:	ldp	x20, x19, [sp, #48]
   19d50:	ldp	x22, x21, [sp, #32]
   19d54:	ldp	x24, x23, [sp, #16]
   19d58:	ldp	x29, x30, [sp], #64
   19d5c:	ret
   19d60:	stp	x29, x30, [sp, #-32]!
   19d64:	stp	x20, x19, [sp, #16]
   19d68:	mov	x19, x1
   19d6c:	mov	x20, x0
   19d70:	mov	x29, sp
   19d74:	cbz	x1, 19d88 <scols_init_debug@@SMARTCOLS_2.25+0x66f8>
   19d78:	mov	x0, x19
   19d7c:	bl	74c0 <strlen@plt>
   19d80:	mov	x2, x0
   19d84:	b	19d8c <scols_init_debug@@SMARTCOLS_2.25+0x66fc>
   19d88:	mov	x2, xzr
   19d8c:	mov	x0, x20
   19d90:	mov	x1, x19
   19d94:	bl	19c90 <scols_init_debug@@SMARTCOLS_2.25+0x6600>
   19d98:	ldp	x20, x19, [sp, #16]
   19d9c:	ldp	x29, x30, [sp], #32
   19da0:	ret
   19da4:	sub	sp, sp, #0x120
   19da8:	stp	x29, x30, [sp, #256]
   19dac:	add	x29, sp, #0x100
   19db0:	add	x9, sp, #0x80
   19db4:	mov	x10, sp
   19db8:	mov	x11, #0xffffffffffffffd0    	// #-48
   19dbc:	add	x8, x29, #0x20
   19dc0:	movk	x11, #0xff80, lsl #32
   19dc4:	add	x9, x9, #0x30
   19dc8:	add	x10, x10, #0x80
   19dcc:	stp	x8, x9, [x29, #-32]
   19dd0:	stp	x10, x11, [x29, #-16]
   19dd4:	stp	q1, q2, [sp, #16]
   19dd8:	str	q0, [sp]
   19ddc:	ldp	q0, q1, [x29, #-32]
   19de0:	stp	x28, x19, [sp, #272]
   19de4:	mov	x19, x0
   19de8:	stp	x2, x3, [sp, #128]
   19dec:	sub	x0, x29, #0x28
   19df0:	sub	x2, x29, #0x50
   19df4:	stp	x4, x5, [sp, #144]
   19df8:	stp	x6, x7, [sp, #160]
   19dfc:	stp	q3, q4, [sp, #48]
   19e00:	stp	q5, q6, [sp, #80]
   19e04:	str	q7, [sp, #112]
   19e08:	stp	q0, q1, [x29, #-80]
   19e0c:	bl	7e10 <vasprintf@plt>
   19e10:	tbnz	w0, #31, 19e38 <scols_init_debug@@SMARTCOLS_2.25+0x67a8>
   19e14:	ldur	x1, [x29, #-40]
   19e18:	sxtw	x2, w0
   19e1c:	mov	x0, x19
   19e20:	bl	19c90 <scols_init_debug@@SMARTCOLS_2.25+0x6600>
   19e24:	ldur	x8, [x29, #-40]
   19e28:	mov	x19, x0
   19e2c:	mov	x0, x8
   19e30:	bl	7d90 <free@plt>
   19e34:	b	19e3c <scols_init_debug@@SMARTCOLS_2.25+0x67ac>
   19e38:	mov	x19, xzr
   19e3c:	mov	x0, x19
   19e40:	ldp	x28, x19, [sp, #272]
   19e44:	ldp	x29, x30, [sp, #256]
   19e48:	add	sp, sp, #0x120
   19e4c:	ret
   19e50:	stp	x29, x30, [sp, #-80]!
   19e54:	stp	x24, x23, [sp, #32]
   19e58:	stp	x22, x21, [sp, #48]
   19e5c:	stp	x20, x19, [sp, #64]
   19e60:	ldr	x19, [x0]
   19e64:	str	x25, [sp, #16]
   19e68:	mov	x29, sp
   19e6c:	ldrb	w8, [x19]
   19e70:	cbz	w8, 19f70 <scols_init_debug@@SMARTCOLS_2.25+0x68e0>
   19e74:	mov	x20, x0
   19e78:	mov	x22, x1
   19e7c:	mov	x0, x19
   19e80:	mov	x1, x2
   19e84:	mov	w23, w3
   19e88:	mov	x21, x2
   19e8c:	bl	7e80 <strspn@plt>
   19e90:	add	x19, x19, x0
   19e94:	ldrb	w8, [x19]
   19e98:	cbz	x8, 19f6c <scols_init_debug@@SMARTCOLS_2.25+0x68dc>
   19e9c:	cbz	w23, 19f24 <scols_init_debug@@SMARTCOLS_2.25+0x6894>
   19ea0:	cmp	w8, #0x3f
   19ea4:	b.hi	19f3c <scols_init_debug@@SMARTCOLS_2.25+0x68ac>  // b.pmore
   19ea8:	mov	w9, #0x1                   	// #1
   19eac:	lsl	x8, x9, x8
   19eb0:	mov	x9, #0x1                   	// #1
   19eb4:	movk	x9, #0x84, lsl #32
   19eb8:	and	x8, x8, x9
   19ebc:	cbz	x8, 19f3c <scols_init_debug@@SMARTCOLS_2.25+0x68ac>
   19ec0:	mov	x23, x19
   19ec4:	ldrb	w25, [x23], #1
   19ec8:	add	x1, x29, #0x1c
   19ecc:	strb	wzr, [x29, #29]
   19ed0:	mov	x0, x23
   19ed4:	strb	w25, [x29, #28]
   19ed8:	bl	19fa8 <scols_init_debug@@SMARTCOLS_2.25+0x6918>
   19edc:	str	x0, [x22]
   19ee0:	add	x8, x0, x19
   19ee4:	ldrb	w9, [x8, #1]
   19ee8:	mov	w8, wzr
   19eec:	cbz	w9, 19f94 <scols_init_debug@@SMARTCOLS_2.25+0x6904>
   19ef0:	cmp	w9, w25
   19ef4:	b.ne	19f94 <scols_init_debug@@SMARTCOLS_2.25+0x6904>  // b.any
   19ef8:	add	x8, x0, x19
   19efc:	ldrsb	w1, [x8, #2]
   19f00:	mov	x24, x0
   19f04:	cbz	w1, 19f14 <scols_init_debug@@SMARTCOLS_2.25+0x6884>
   19f08:	mov	x0, x21
   19f0c:	bl	7e90 <strchr@plt>
   19f10:	cbz	x0, 19f90 <scols_init_debug@@SMARTCOLS_2.25+0x6900>
   19f14:	add	x8, x19, x24
   19f18:	add	x19, x8, #0x2
   19f1c:	mov	w8, #0x1                   	// #1
   19f20:	b	19f98 <scols_init_debug@@SMARTCOLS_2.25+0x6908>
   19f24:	mov	x0, x19
   19f28:	mov	x1, x21
   19f2c:	bl	81d0 <strcspn@plt>
   19f30:	str	x0, [x22]
   19f34:	add	x22, x19, x0
   19f38:	b	19f64 <scols_init_debug@@SMARTCOLS_2.25+0x68d4>
   19f3c:	mov	x0, x19
   19f40:	mov	x1, x21
   19f44:	bl	19fa8 <scols_init_debug@@SMARTCOLS_2.25+0x6918>
   19f48:	str	x0, [x22]
   19f4c:	add	x22, x19, x0
   19f50:	ldrsb	w1, [x22]
   19f54:	cbz	w1, 19f64 <scols_init_debug@@SMARTCOLS_2.25+0x68d4>
   19f58:	mov	x0, x21
   19f5c:	bl	7e90 <strchr@plt>
   19f60:	cbz	x0, 19f6c <scols_init_debug@@SMARTCOLS_2.25+0x68dc>
   19f64:	str	x22, [x20]
   19f68:	b	19f74 <scols_init_debug@@SMARTCOLS_2.25+0x68e4>
   19f6c:	str	x19, [x20]
   19f70:	mov	x19, xzr
   19f74:	mov	x0, x19
   19f78:	ldp	x20, x19, [sp, #64]
   19f7c:	ldp	x22, x21, [sp, #48]
   19f80:	ldp	x24, x23, [sp, #32]
   19f84:	ldr	x25, [sp, #16]
   19f88:	ldp	x29, x30, [sp], #80
   19f8c:	ret
   19f90:	mov	w8, wzr
   19f94:	mov	x23, x19
   19f98:	str	x19, [x20]
   19f9c:	mov	x19, x23
   19fa0:	tbz	w8, #0, 19f70 <scols_init_debug@@SMARTCOLS_2.25+0x68e0>
   19fa4:	b	19f74 <scols_init_debug@@SMARTCOLS_2.25+0x68e4>
   19fa8:	stp	x29, x30, [sp, #-48]!
   19fac:	stp	x22, x21, [sp, #16]
   19fb0:	stp	x20, x19, [sp, #32]
   19fb4:	ldrb	w8, [x0]
   19fb8:	mov	x29, sp
   19fbc:	cbz	w8, 1a00c <scols_init_debug@@SMARTCOLS_2.25+0x697c>
   19fc0:	mov	x19, x1
   19fc4:	mov	x22, xzr
   19fc8:	mov	w20, wzr
   19fcc:	add	x21, x0, #0x1
   19fd0:	b	19ff4 <scols_init_debug@@SMARTCOLS_2.25+0x6964>
   19fd4:	sxtb	w1, w8
   19fd8:	mov	x0, x19
   19fdc:	bl	7e90 <strchr@plt>
   19fe0:	cbnz	x0, 1a018 <scols_init_debug@@SMARTCOLS_2.25+0x6988>
   19fe4:	mov	w20, wzr
   19fe8:	ldrb	w8, [x21, x22]
   19fec:	add	x22, x22, #0x1
   19ff0:	cbz	w8, 1a018 <scols_init_debug@@SMARTCOLS_2.25+0x6988>
   19ff4:	cbnz	w20, 19fe4 <scols_init_debug@@SMARTCOLS_2.25+0x6954>
   19ff8:	and	w9, w8, #0xff
   19ffc:	cmp	w9, #0x5c
   1a000:	b.ne	19fd4 <scols_init_debug@@SMARTCOLS_2.25+0x6944>  // b.any
   1a004:	mov	w20, #0x1                   	// #1
   1a008:	b	19fe8 <scols_init_debug@@SMARTCOLS_2.25+0x6958>
   1a00c:	mov	w20, wzr
   1a010:	mov	w22, wzr
   1a014:	b	1a018 <scols_init_debug@@SMARTCOLS_2.25+0x6988>
   1a018:	sub	w8, w22, w20
   1a01c:	ldp	x20, x19, [sp, #32]
   1a020:	ldp	x22, x21, [sp, #16]
   1a024:	sxtw	x0, w8
   1a028:	ldp	x29, x30, [sp], #48
   1a02c:	ret
   1a030:	stp	x29, x30, [sp, #-32]!
   1a034:	str	x19, [sp, #16]
   1a038:	mov	x19, x0
   1a03c:	mov	x29, sp
   1a040:	mov	x0, x19
   1a044:	bl	79e0 <fgetc@plt>
   1a048:	cmn	w0, #0x1
   1a04c:	b.eq	1a060 <scols_init_debug@@SMARTCOLS_2.25+0x69d0>  // b.none
   1a050:	cmp	w0, #0xa
   1a054:	b.ne	1a040 <scols_init_debug@@SMARTCOLS_2.25+0x69b0>  // b.any
   1a058:	mov	w0, wzr
   1a05c:	b	1a064 <scols_init_debug@@SMARTCOLS_2.25+0x69d4>
   1a060:	mov	w0, #0x1                   	// #1
   1a064:	ldr	x19, [sp, #16]
   1a068:	ldp	x29, x30, [sp], #32
   1a06c:	ret
   1a070:	sub	sp, sp, #0xe0
   1a074:	stp	x29, x30, [sp, #160]
   1a078:	stp	x24, x23, [sp, #176]
   1a07c:	stp	x22, x21, [sp, #192]
   1a080:	stp	x20, x19, [sp, #208]
   1a084:	add	x29, sp, #0xa0
   1a088:	stp	xzr, xzr, [sp, #8]
   1a08c:	cbz	x0, 1a4f0 <scols_init_debug@@SMARTCOLS_2.25+0x6e60>
   1a090:	mov	x19, x1
   1a094:	cbz	x1, 1a510 <scols_init_debug@@SMARTCOLS_2.25+0x6e80>
   1a098:	mov	x20, x0
   1a09c:	mov	x0, xzr
   1a0a0:	bl	78a0 <time@plt>
   1a0a4:	str	x0, [sp, #24]
   1a0a8:	add	x0, sp, #0x18
   1a0ac:	sub	x1, x29, #0x40
   1a0b0:	bl	7650 <localtime_r@plt>
   1a0b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a0b8:	mov	w22, #0xffffffff            	// #-1
   1a0bc:	add	x1, x1, #0xf63
   1a0c0:	mov	x0, x20
   1a0c4:	stur	w22, [x29, #-32]
   1a0c8:	bl	7cf0 <strcmp@plt>
   1a0cc:	cbz	w0, 1a16c <scols_init_debug@@SMARTCOLS_2.25+0x6adc>
   1a0d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a0d4:	add	x1, x1, #0xf67
   1a0d8:	mov	x0, x20
   1a0dc:	bl	7cf0 <strcmp@plt>
   1a0e0:	cbz	w0, 1a134 <scols_init_debug@@SMARTCOLS_2.25+0x6aa4>
   1a0e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a0e8:	add	x1, x1, #0xf6d
   1a0ec:	mov	x0, x20
   1a0f0:	bl	7cf0 <strcmp@plt>
   1a0f4:	cbz	w0, 1a140 <scols_init_debug@@SMARTCOLS_2.25+0x6ab0>
   1a0f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a0fc:	add	x1, x1, #0xf77
   1a100:	mov	x0, x20
   1a104:	bl	7cf0 <strcmp@plt>
   1a108:	cbz	w0, 1a154 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   1a10c:	ldrb	w8, [x20]
   1a110:	cmp	w8, #0x2d
   1a114:	b.eq	1a1b4 <scols_init_debug@@SMARTCOLS_2.25+0x6b24>  // b.none
   1a118:	cmp	w8, #0x2b
   1a11c:	b.ne	1a1cc <scols_init_debug@@SMARTCOLS_2.25+0x6b3c>  // b.any
   1a120:	add	x0, x20, #0x1
   1a124:	add	x1, sp, #0x10
   1a128:	bl	1a530 <scols_init_debug@@SMARTCOLS_2.25+0x6ea0>
   1a12c:	tbz	w0, #31, 1a168 <scols_init_debug@@SMARTCOLS_2.25+0x6ad8>
   1a130:	b	1a1c4 <scols_init_debug@@SMARTCOLS_2.25+0x6b34>
   1a134:	stur	wzr, [x29, #-56]
   1a138:	stur	xzr, [x29, #-64]
   1a13c:	b	1a168 <scols_init_debug@@SMARTCOLS_2.25+0x6ad8>
   1a140:	ldur	w8, [x29, #-52]
   1a144:	stur	wzr, [x29, #-56]
   1a148:	stur	xzr, [x29, #-64]
   1a14c:	sub	w8, w8, #0x1
   1a150:	b	1a164 <scols_init_debug@@SMARTCOLS_2.25+0x6ad4>
   1a154:	ldur	w8, [x29, #-52]
   1a158:	stur	wzr, [x29, #-56]
   1a15c:	stur	xzr, [x29, #-64]
   1a160:	add	w8, w8, #0x1
   1a164:	stur	w8, [x29, #-52]
   1a168:	mov	w22, #0xffffffff            	// #-1
   1a16c:	sub	x0, x29, #0x40
   1a170:	bl	7be0 <mktime@plt>
   1a174:	cmn	x0, #0x1
   1a178:	str	x0, [sp, #24]
   1a17c:	b.eq	1a4ac <scols_init_debug@@SMARTCOLS_2.25+0x6e1c>  // b.none
   1a180:	tbnz	w22, #31, 1a190 <scols_init_debug@@SMARTCOLS_2.25+0x6b00>
   1a184:	ldur	w8, [x29, #-40]
   1a188:	cmp	w8, w22
   1a18c:	b.ne	1a4ac <scols_init_debug@@SMARTCOLS_2.25+0x6e1c>  // b.any
   1a190:	ldp	x9, x8, [sp, #8]
   1a194:	mov	w10, #0x4240                	// #16960
   1a198:	movk	w10, #0xf, lsl #16
   1a19c:	mov	w20, wzr
   1a1a0:	madd	x8, x0, x10, x8
   1a1a4:	subs	x8, x8, x9
   1a1a8:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
   1a1ac:	str	x8, [x19]
   1a1b0:	b	1a4b0 <scols_init_debug@@SMARTCOLS_2.25+0x6e20>
   1a1b4:	add	x0, x20, #0x1
   1a1b8:	add	x1, sp, #0x8
   1a1bc:	bl	1a530 <scols_init_debug@@SMARTCOLS_2.25+0x6ea0>
   1a1c0:	tbz	w0, #31, 1a168 <scols_init_debug@@SMARTCOLS_2.25+0x6ad8>
   1a1c4:	mov	w20, w0
   1a1c8:	b	1a4b0 <scols_init_debug@@SMARTCOLS_2.25+0x6e20>
   1a1cc:	mov	x0, x20
   1a1d0:	bl	1a7c8 <scols_init_debug@@SMARTCOLS_2.25+0x7138>
   1a1d4:	cbz	x0, 1a214 <scols_init_debug@@SMARTCOLS_2.25+0x6b84>
   1a1d8:	mov	x0, x20
   1a1dc:	bl	74c0 <strlen@plt>
   1a1e0:	sub	x1, x0, #0x4
   1a1e4:	mov	x0, x20
   1a1e8:	bl	7e70 <strndup@plt>
   1a1ec:	cbz	x0, 1a4cc <scols_init_debug@@SMARTCOLS_2.25+0x6e3c>
   1a1f0:	add	x1, sp, #0x8
   1a1f4:	mov	x21, x0
   1a1f8:	bl	1a530 <scols_init_debug@@SMARTCOLS_2.25+0x6ea0>
   1a1fc:	mov	w20, w0
   1a200:	mov	x0, x21
   1a204:	bl	7d90 <free@plt>
   1a208:	mvn	w8, w20
   1a20c:	lsr	w8, w8, #31
   1a210:	b	1a4d4 <scols_init_debug@@SMARTCOLS_2.25+0x6e44>
   1a214:	adrp	x24, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1a218:	mov	x23, xzr
   1a21c:	mov	w22, #0xffffffff            	// #-1
   1a220:	add	x24, x24, #0x898
   1a224:	b	1a240 <scols_init_debug@@SMARTCOLS_2.25+0x6bb0>
   1a228:	mov	w8, #0x1                   	// #1
   1a22c:	cbz	w8, 1a27c <scols_init_debug@@SMARTCOLS_2.25+0x6bec>
   1a230:	cmp	x23, #0xd
   1a234:	add	x23, x23, #0x1
   1a238:	add	x24, x24, #0x10
   1a23c:	b.cs	1a27c <scols_init_debug@@SMARTCOLS_2.25+0x6bec>  // b.hs, b.nlast
   1a240:	ldur	x21, [x24, #-8]
   1a244:	mov	x0, x20
   1a248:	mov	x1, x21
   1a24c:	bl	1a818 <scols_init_debug@@SMARTCOLS_2.25+0x7188>
   1a250:	cbz	x0, 1a228 <scols_init_debug@@SMARTCOLS_2.25+0x6b98>
   1a254:	mov	x0, x21
   1a258:	bl	74c0 <strlen@plt>
   1a25c:	ldrb	w8, [x20, x0]
   1a260:	cmp	w8, #0x20
   1a264:	b.ne	1a228 <scols_init_debug@@SMARTCOLS_2.25+0x6b98>  // b.any
   1a268:	ldr	w22, [x24]
   1a26c:	add	x9, x0, x20
   1a270:	mov	w8, wzr
   1a274:	add	x20, x9, #0x1
   1a278:	cbnz	w8, 1a230 <scols_init_debug@@SMARTCOLS_2.25+0x6ba0>
   1a27c:	ldp	q0, q1, [x29, #-64]
   1a280:	ldur	q2, [x29, #-32]
   1a284:	ldur	x8, [x29, #-16]
   1a288:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a28c:	add	x1, x1, #0xf85
   1a290:	sub	x2, x29, #0x40
   1a294:	mov	x0, x20
   1a298:	stp	q0, q1, [sp, #32]
   1a29c:	str	q2, [sp, #64]
   1a2a0:	str	x8, [sp, #80]
   1a2a4:	bl	7770 <strptime@plt>
   1a2a8:	cbz	x0, 1a2b4 <scols_init_debug@@SMARTCOLS_2.25+0x6c24>
   1a2ac:	ldrb	w8, [x0]
   1a2b0:	cbz	w8, 1a16c <scols_init_debug@@SMARTCOLS_2.25+0x6adc>
   1a2b4:	ldp	q0, q1, [sp, #32]
   1a2b8:	ldr	q2, [sp, #64]
   1a2bc:	ldr	x8, [sp, #80]
   1a2c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a2c4:	add	x1, x1, #0xf97
   1a2c8:	sub	x2, x29, #0x40
   1a2cc:	mov	x0, x20
   1a2d0:	stp	q0, q1, [x29, #-64]
   1a2d4:	stur	q2, [x29, #-32]
   1a2d8:	stur	x8, [x29, #-16]
   1a2dc:	bl	7770 <strptime@plt>
   1a2e0:	cbz	x0, 1a2ec <scols_init_debug@@SMARTCOLS_2.25+0x6c5c>
   1a2e4:	ldrb	w8, [x0]
   1a2e8:	cbz	w8, 1a16c <scols_init_debug@@SMARTCOLS_2.25+0x6adc>
   1a2ec:	ldp	q0, q1, [sp, #32]
   1a2f0:	ldr	q2, [sp, #64]
   1a2f4:	ldr	x8, [sp, #80]
   1a2f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a2fc:	add	x1, x1, #0xfa9
   1a300:	sub	x2, x29, #0x40
   1a304:	mov	x0, x20
   1a308:	stp	q0, q1, [x29, #-64]
   1a30c:	stur	q2, [x29, #-32]
   1a310:	stur	x8, [x29, #-16]
   1a314:	bl	7770 <strptime@plt>
   1a318:	cbz	x0, 1a324 <scols_init_debug@@SMARTCOLS_2.25+0x6c94>
   1a31c:	ldrb	w8, [x0]
   1a320:	cbz	w8, 1a16c <scols_init_debug@@SMARTCOLS_2.25+0x6adc>
   1a324:	ldp	q0, q1, [sp, #32]
   1a328:	ldr	q2, [sp, #64]
   1a32c:	ldr	x8, [sp, #80]
   1a330:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a334:	add	x1, x1, #0xfbb
   1a338:	sub	x2, x29, #0x40
   1a33c:	mov	x0, x20
   1a340:	stp	q0, q1, [x29, #-64]
   1a344:	stur	q2, [x29, #-32]
   1a348:	stur	x8, [x29, #-16]
   1a34c:	bl	7770 <strptime@plt>
   1a350:	cbz	x0, 1a35c <scols_init_debug@@SMARTCOLS_2.25+0x6ccc>
   1a354:	ldrb	w8, [x0]
   1a358:	cbz	w8, 1a4dc <scols_init_debug@@SMARTCOLS_2.25+0x6e4c>
   1a35c:	ldp	q0, q1, [sp, #32]
   1a360:	ldr	q2, [sp, #64]
   1a364:	ldr	x8, [sp, #80]
   1a368:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a36c:	add	x1, x1, #0xfca
   1a370:	sub	x2, x29, #0x40
   1a374:	mov	x0, x20
   1a378:	stp	q0, q1, [x29, #-64]
   1a37c:	stur	q2, [x29, #-32]
   1a380:	stur	x8, [x29, #-16]
   1a384:	bl	7770 <strptime@plt>
   1a388:	cbz	x0, 1a394 <scols_init_debug@@SMARTCOLS_2.25+0x6d04>
   1a38c:	ldrb	w8, [x0]
   1a390:	cbz	w8, 1a4dc <scols_init_debug@@SMARTCOLS_2.25+0x6e4c>
   1a394:	ldp	q0, q1, [sp, #32]
   1a398:	ldr	q2, [sp, #64]
   1a39c:	ldr	x8, [sp, #80]
   1a3a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a3a4:	add	x1, x1, #0xfd9
   1a3a8:	sub	x2, x29, #0x40
   1a3ac:	mov	x0, x20
   1a3b0:	stp	q0, q1, [x29, #-64]
   1a3b4:	stur	q2, [x29, #-32]
   1a3b8:	stur	x8, [x29, #-16]
   1a3bc:	bl	7770 <strptime@plt>
   1a3c0:	cbz	x0, 1a3cc <scols_init_debug@@SMARTCOLS_2.25+0x6d3c>
   1a3c4:	ldrb	w8, [x0]
   1a3c8:	cbz	w8, 1a4e4 <scols_init_debug@@SMARTCOLS_2.25+0x6e54>
   1a3cc:	ldp	q0, q1, [sp, #32]
   1a3d0:	ldr	q2, [sp, #64]
   1a3d4:	ldr	x8, [sp, #80]
   1a3d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a3dc:	add	x1, x1, #0xfe2
   1a3e0:	sub	x2, x29, #0x40
   1a3e4:	mov	x0, x20
   1a3e8:	stp	q0, q1, [x29, #-64]
   1a3ec:	stur	q2, [x29, #-32]
   1a3f0:	stur	x8, [x29, #-16]
   1a3f4:	bl	7770 <strptime@plt>
   1a3f8:	cbz	x0, 1a404 <scols_init_debug@@SMARTCOLS_2.25+0x6d74>
   1a3fc:	ldrb	w8, [x0]
   1a400:	cbz	w8, 1a4e4 <scols_init_debug@@SMARTCOLS_2.25+0x6e54>
   1a404:	ldp	q0, q1, [sp, #32]
   1a408:	ldr	q2, [sp, #64]
   1a40c:	ldr	x8, [sp, #80]
   1a410:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a414:	add	x1, x1, #0xfa0
   1a418:	sub	x2, x29, #0x40
   1a41c:	mov	x0, x20
   1a420:	stp	q0, q1, [x29, #-64]
   1a424:	stur	q2, [x29, #-32]
   1a428:	stur	x8, [x29, #-16]
   1a42c:	bl	7770 <strptime@plt>
   1a430:	cbz	x0, 1a43c <scols_init_debug@@SMARTCOLS_2.25+0x6dac>
   1a434:	ldrb	w8, [x0]
   1a438:	cbz	w8, 1a16c <scols_init_debug@@SMARTCOLS_2.25+0x6adc>
   1a43c:	ldp	q0, q1, [sp, #32]
   1a440:	ldr	q2, [sp, #64]
   1a444:	ldr	x8, [sp, #80]
   1a448:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a44c:	add	x1, x1, #0xfd3
   1a450:	sub	x2, x29, #0x40
   1a454:	mov	x0, x20
   1a458:	stp	q0, q1, [x29, #-64]
   1a45c:	stur	q2, [x29, #-32]
   1a460:	stur	x8, [x29, #-16]
   1a464:	bl	7770 <strptime@plt>
   1a468:	cbz	x0, 1a474 <scols_init_debug@@SMARTCOLS_2.25+0x6de4>
   1a46c:	ldrb	w8, [x0]
   1a470:	cbz	w8, 1a4dc <scols_init_debug@@SMARTCOLS_2.25+0x6e4c>
   1a474:	ldp	q0, q1, [sp, #32]
   1a478:	ldr	q2, [sp, #64]
   1a47c:	ldr	x8, [sp, #80]
   1a480:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a484:	add	x1, x1, #0xfeb
   1a488:	sub	x2, x29, #0x40
   1a48c:	mov	x0, x20
   1a490:	stp	q0, q1, [x29, #-64]
   1a494:	stur	q2, [x29, #-32]
   1a498:	stur	x8, [x29, #-16]
   1a49c:	bl	7770 <strptime@plt>
   1a4a0:	cbz	x0, 1a4ac <scols_init_debug@@SMARTCOLS_2.25+0x6e1c>
   1a4a4:	ldrb	w8, [x0]
   1a4a8:	cbz	w8, 1a4dc <scols_init_debug@@SMARTCOLS_2.25+0x6e4c>
   1a4ac:	mov	w20, #0xffffffea            	// #-22
   1a4b0:	mov	w0, w20
   1a4b4:	ldp	x20, x19, [sp, #208]
   1a4b8:	ldp	x22, x21, [sp, #192]
   1a4bc:	ldp	x24, x23, [sp, #176]
   1a4c0:	ldp	x29, x30, [sp, #160]
   1a4c4:	add	sp, sp, #0xe0
   1a4c8:	ret
   1a4cc:	mov	w8, wzr
   1a4d0:	mov	w20, #0xfffffff4            	// #-12
   1a4d4:	tbnz	w8, #0, 1a168 <scols_init_debug@@SMARTCOLS_2.25+0x6ad8>
   1a4d8:	b	1a4b0 <scols_init_debug@@SMARTCOLS_2.25+0x6e20>
   1a4dc:	stur	wzr, [x29, #-64]
   1a4e0:	b	1a16c <scols_init_debug@@SMARTCOLS_2.25+0x6adc>
   1a4e4:	stur	wzr, [x29, #-56]
   1a4e8:	stur	xzr, [x29, #-64]
   1a4ec:	b	1a16c <scols_init_debug@@SMARTCOLS_2.25+0x6adc>
   1a4f0:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1a4f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a4f8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a4fc:	add	x0, x0, #0x624
   1a500:	add	x1, x1, #0xf22
   1a504:	add	x3, x3, #0xf32
   1a508:	mov	w2, #0xc4                  	// #196
   1a50c:	bl	8210 <__assert_fail@plt>
   1a510:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a514:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a518:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a51c:	add	x0, x0, #0xf5e
   1a520:	add	x1, x1, #0xf22
   1a524:	add	x3, x3, #0xf32
   1a528:	mov	w2, #0xc5                  	// #197
   1a52c:	bl	8210 <__assert_fail@plt>
   1a530:	sub	sp, sp, #0x80
   1a534:	stp	x29, x30, [sp, #32]
   1a538:	stp	x28, x27, [sp, #48]
   1a53c:	stp	x26, x25, [sp, #64]
   1a540:	stp	x24, x23, [sp, #80]
   1a544:	stp	x22, x21, [sp, #96]
   1a548:	stp	x20, x19, [sp, #112]
   1a54c:	add	x29, sp, #0x20
   1a550:	cbz	x0, 1a788 <scols_init_debug@@SMARTCOLS_2.25+0x70f8>
   1a554:	str	x1, [sp]
   1a558:	cbz	x1, 1a7a8 <scols_init_debug@@SMARTCOLS_2.25+0x7118>
   1a55c:	adrp	x20, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1a560:	mov	x22, x0
   1a564:	mov	w28, wzr
   1a568:	add	x20, x20, #0xab
   1a56c:	mov	w26, #0x1                   	// #1
   1a570:	mov	w27, #0xffffffea            	// #-22
   1a574:	str	xzr, [sp, #16]
   1a578:	b	1a58c <scols_init_debug@@SMARTCOLS_2.25+0x6efc>
   1a57c:	cmp	w28, #0x0
   1a580:	cinc	w8, w26, ne  // ne = any
   1a584:	csel	w21, w27, w21, eq  // eq = none
   1a588:	cbnz	w8, 1a74c <scols_init_debug@@SMARTCOLS_2.25+0x70bc>
   1a58c:	mov	x0, x22
   1a590:	mov	x1, x20
   1a594:	bl	7e80 <strspn@plt>
   1a598:	add	x22, x22, x0
   1a59c:	ldrb	w8, [x22]
   1a5a0:	cbz	w8, 1a57c <scols_init_debug@@SMARTCOLS_2.25+0x6eec>
   1a5a4:	bl	8220 <__errno_location@plt>
   1a5a8:	mov	x24, x0
   1a5ac:	str	wzr, [x0]
   1a5b0:	sub	x1, x29, #0x8
   1a5b4:	mov	w2, #0xa                   	// #10
   1a5b8:	mov	x0, x22
   1a5bc:	bl	75e0 <strtoll@plt>
   1a5c0:	ldr	w8, [x24]
   1a5c4:	cmp	w8, #0x1
   1a5c8:	b.lt	1a5d8 <scols_init_debug@@SMARTCOLS_2.25+0x6f48>  // b.tstop
   1a5cc:	neg	w21, w8
   1a5d0:	mov	w8, #0x1                   	// #1
   1a5d4:	b	1a588 <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a5d8:	mov	x23, x0
   1a5dc:	tbnz	x0, #63, 1a628 <scols_init_debug@@SMARTCOLS_2.25+0x6f98>
   1a5e0:	ldur	x8, [x29, #-8]
   1a5e4:	ldrb	w9, [x8]
   1a5e8:	cmp	w9, #0x2e
   1a5ec:	b.ne	1a634 <scols_init_debug@@SMARTCOLS_2.25+0x6fa4>  // b.any
   1a5f0:	add	x25, x8, #0x1
   1a5f4:	sub	x1, x29, #0x8
   1a5f8:	mov	w2, #0xa                   	// #10
   1a5fc:	mov	x0, x25
   1a600:	str	wzr, [x24]
   1a604:	bl	75e0 <strtoll@plt>
   1a608:	ldr	w8, [x24]
   1a60c:	cmp	w8, #0x1
   1a610:	b.lt	1a6f8 <scols_init_debug@@SMARTCOLS_2.25+0x7068>  // b.tstop
   1a614:	mov	w19, wzr
   1a618:	neg	w21, w8
   1a61c:	mov	w8, #0x1                   	// #1
   1a620:	cbnz	w8, 1a588 <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a624:	b	1a644 <scols_init_debug@@SMARTCOLS_2.25+0x6fb4>
   1a628:	mov	w21, #0xffffffde            	// #-34
   1a62c:	mov	w8, #0x1                   	// #1
   1a630:	b	1a588 <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a634:	cmp	x8, x22
   1a638:	b.eq	1a718 <scols_init_debug@@SMARTCOLS_2.25+0x7088>  // b.none
   1a63c:	mov	x0, xzr
   1a640:	mov	w19, wzr
   1a644:	ldur	x25, [x29, #-8]
   1a648:	str	w28, [sp, #12]
   1a64c:	mov	x28, x0
   1a650:	mov	x1, x20
   1a654:	mov	x0, x25
   1a658:	bl	7e80 <strspn@plt>
   1a65c:	adrp	x24, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1a660:	mov	x27, xzr
   1a664:	add	x25, x25, x0
   1a668:	add	x24, x24, #0x978
   1a66c:	stur	x25, [x29, #-8]
   1a670:	ldur	x26, [x24, #-8]
   1a674:	mov	x0, x25
   1a678:	mov	x1, x26
   1a67c:	bl	1ad04 <scols_init_debug@@SMARTCOLS_2.25+0x7674>
   1a680:	cbnz	x0, 1a69c <scols_init_debug@@SMARTCOLS_2.25+0x700c>
   1a684:	add	x27, x27, #0x1
   1a688:	cmp	x27, #0x1c
   1a68c:	add	x24, x24, #0x10
   1a690:	b.ne	1a670 <scols_init_debug@@SMARTCOLS_2.25+0x6fe0>  // b.any
   1a694:	ldr	w28, [sp, #12]
   1a698:	b	1a6e0 <scols_init_debug@@SMARTCOLS_2.25+0x7050>
   1a69c:	ldr	x8, [x24]
   1a6a0:	mul	x9, x8, x28
   1a6a4:	cbz	w19, 1a6c0 <scols_init_debug@@SMARTCOLS_2.25+0x7030>
   1a6a8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
   1a6ac:	movk	x10, #0xcccd
   1a6b0:	umulh	x9, x9, x10
   1a6b4:	subs	w19, w19, #0x1
   1a6b8:	lsr	x9, x9, #3
   1a6bc:	b.ne	1a6b0 <scols_init_debug@@SMARTCOLS_2.25+0x7020>  // b.any
   1a6c0:	ldr	x10, [sp, #16]
   1a6c4:	mov	x0, x26
   1a6c8:	madd	x8, x8, x23, x10
   1a6cc:	add	x8, x8, x9
   1a6d0:	str	x8, [sp, #16]
   1a6d4:	bl	74c0 <strlen@plt>
   1a6d8:	add	x22, x25, x0
   1a6dc:	mov	w28, #0x1                   	// #1
   1a6e0:	cmp	w27, #0x1b
   1a6e4:	mov	w27, #0xffffffea            	// #-22
   1a6e8:	cset	w8, hi  // hi = pmore
   1a6ec:	csel	w21, w27, w21, hi  // hi = pmore
   1a6f0:	mov	w26, #0x1                   	// #1
   1a6f4:	b	1a588 <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a6f8:	tbnz	x0, #63, 1a724 <scols_init_debug@@SMARTCOLS_2.25+0x7094>
   1a6fc:	ldur	x9, [x29, #-8]
   1a700:	cmp	x9, x25
   1a704:	b.eq	1a738 <scols_init_debug@@SMARTCOLS_2.25+0x70a8>  // b.none
   1a708:	mov	w8, wzr
   1a70c:	sub	w19, w9, w25
   1a710:	cbnz	wzr, 1a588 <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a714:	b	1a644 <scols_init_debug@@SMARTCOLS_2.25+0x6fb4>
   1a718:	mov	w21, #0xffffffea            	// #-22
   1a71c:	mov	w8, #0x1                   	// #1
   1a720:	b	1a588 <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a724:	mov	w19, wzr
   1a728:	mov	w21, #0xffffffde            	// #-34
   1a72c:	mov	w8, #0x1                   	// #1
   1a730:	cbnz	w8, 1a588 <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a734:	b	1a644 <scols_init_debug@@SMARTCOLS_2.25+0x6fb4>
   1a738:	mov	w19, wzr
   1a73c:	mov	w21, #0xffffffea            	// #-22
   1a740:	mov	w8, #0x1                   	// #1
   1a744:	cbnz	w8, 1a588 <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a748:	b	1a644 <scols_init_debug@@SMARTCOLS_2.25+0x6fb4>
   1a74c:	cmp	w8, #0x2
   1a750:	b.ne	1a764 <scols_init_debug@@SMARTCOLS_2.25+0x70d4>  // b.any
   1a754:	ldr	x8, [sp]
   1a758:	ldr	x9, [sp, #16]
   1a75c:	mov	w21, wzr
   1a760:	str	x9, [x8]
   1a764:	mov	w0, w21
   1a768:	ldp	x20, x19, [sp, #112]
   1a76c:	ldp	x22, x21, [sp, #96]
   1a770:	ldp	x24, x23, [sp, #80]
   1a774:	ldp	x26, x25, [sp, #64]
   1a778:	ldp	x28, x27, [sp, #48]
   1a77c:	ldp	x29, x30, [sp, #32]
   1a780:	add	sp, sp, #0x80
   1a784:	ret
   1a788:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1a78c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a790:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1a794:	add	x0, x0, #0x624
   1a798:	add	x1, x1, #0xf22
   1a79c:	add	x3, x3, #0x85
   1a7a0:	mov	w2, #0x4d                  	// #77
   1a7a4:	bl	8210 <__assert_fail@plt>
   1a7a8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a7ac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a7b0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1a7b4:	add	x0, x0, #0xf5e
   1a7b8:	add	x1, x1, #0xf22
   1a7bc:	add	x3, x3, #0x85
   1a7c0:	mov	w2, #0x4e                  	// #78
   1a7c4:	bl	8210 <__assert_fail@plt>
   1a7c8:	stp	x29, x30, [sp, #-32]!
   1a7cc:	str	x19, [sp, #16]
   1a7d0:	mov	x19, x0
   1a7d4:	mov	x29, sp
   1a7d8:	cbz	x0, 1a7e4 <scols_init_debug@@SMARTCOLS_2.25+0x7154>
   1a7dc:	mov	x0, x19
   1a7e0:	bl	74c0 <strlen@plt>
   1a7e4:	cmp	x0, #0x4
   1a7e8:	b.cs	1a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x7164>  // b.hs, b.nlast
   1a7ec:	mov	x0, xzr
   1a7f0:	b	1a80c <scols_init_debug@@SMARTCOLS_2.25+0x717c>
   1a7f4:	add	x8, x19, x0
   1a7f8:	ldr	w9, [x8, #-4]!
   1a7fc:	mov	w10, #0x6120                	// #24864
   1a800:	movk	w10, #0x6f67, lsl #16
   1a804:	cmp	w9, w10
   1a808:	csel	x0, x8, xzr, eq  // eq = none
   1a80c:	ldr	x19, [sp, #16]
   1a810:	ldp	x29, x30, [sp], #32
   1a814:	ret
   1a818:	stp	x29, x30, [sp, #-48]!
   1a81c:	stp	x20, x19, [sp, #32]
   1a820:	mov	x20, x1
   1a824:	mov	x19, x0
   1a828:	str	x21, [sp, #16]
   1a82c:	mov	x29, sp
   1a830:	cbz	x1, 1a848 <scols_init_debug@@SMARTCOLS_2.25+0x71b8>
   1a834:	mov	x0, x20
   1a838:	bl	74c0 <strlen@plt>
   1a83c:	mov	x21, x0
   1a840:	cbnz	x19, 1a850 <scols_init_debug@@SMARTCOLS_2.25+0x71c0>
   1a844:	b	1a874 <scols_init_debug@@SMARTCOLS_2.25+0x71e4>
   1a848:	mov	x21, xzr
   1a84c:	cbz	x19, 1a874 <scols_init_debug@@SMARTCOLS_2.25+0x71e4>
   1a850:	cbz	x21, 1a874 <scols_init_debug@@SMARTCOLS_2.25+0x71e4>
   1a854:	mov	x0, x19
   1a858:	mov	x1, x20
   1a85c:	mov	x2, x21
   1a860:	bl	7de0 <strncasecmp@plt>
   1a864:	add	x8, x19, x21
   1a868:	cmp	w0, #0x0
   1a86c:	csel	x0, x8, xzr, eq  // eq = none
   1a870:	b	1a878 <scols_init_debug@@SMARTCOLS_2.25+0x71e8>
   1a874:	mov	x0, xzr
   1a878:	ldp	x20, x19, [sp, #32]
   1a87c:	ldr	x21, [sp, #16]
   1a880:	ldp	x29, x30, [sp], #48
   1a884:	ret
   1a888:	ldr	w8, [x0, #32]
   1a88c:	tbnz	w8, #31, 1a898 <scols_init_debug@@SMARTCOLS_2.25+0x7208>
   1a890:	ldr	w0, [x0, #40]
   1a894:	ret
   1a898:	mov	w0, wzr
   1a89c:	ret
   1a8a0:	sub	sp, sp, #0x70
   1a8a4:	stp	x22, x21, [sp, #80]
   1a8a8:	stp	x20, x19, [sp, #96]
   1a8ac:	mov	x20, x3
   1a8b0:	mov	x21, x2
   1a8b4:	mov	w22, w1
   1a8b8:	mov	x19, x0
   1a8bc:	stp	x29, x30, [sp, #64]
   1a8c0:	add	x29, sp, #0x40
   1a8c4:	tbnz	w1, #6, 1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7264>
   1a8c8:	add	x1, sp, #0x8
   1a8cc:	mov	x0, x19
   1a8d0:	bl	7650 <localtime_r@plt>
   1a8d4:	cbz	x0, 1a904 <scols_init_debug@@SMARTCOLS_2.25+0x7274>
   1a8d8:	ldr	x1, [x19, #8]
   1a8dc:	add	x0, sp, #0x8
   1a8e0:	mov	w2, w22
   1a8e4:	mov	x3, x21
   1a8e8:	mov	x4, x20
   1a8ec:	bl	1a934 <scols_init_debug@@SMARTCOLS_2.25+0x72a4>
   1a8f0:	b	1a920 <scols_init_debug@@SMARTCOLS_2.25+0x7290>
   1a8f4:	add	x1, sp, #0x8
   1a8f8:	mov	x0, x19
   1a8fc:	bl	7a40 <gmtime_r@plt>
   1a900:	cbnz	x0, 1a8d8 <scols_init_debug@@SMARTCOLS_2.25+0x7248>
   1a904:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1a908:	add	x1, x1, #0xff8
   1a90c:	mov	w2, #0x5                   	// #5
   1a910:	bl	8090 <dcgettext@plt>
   1a914:	ldr	x1, [x19]
   1a918:	bl	7fa0 <warnx@plt>
   1a91c:	mov	w0, #0xffffffff            	// #-1
   1a920:	ldp	x20, x19, [sp, #96]
   1a924:	ldp	x22, x21, [sp, #80]
   1a928:	ldp	x29, x30, [sp, #64]
   1a92c:	add	sp, sp, #0x70
   1a930:	ret
   1a934:	stp	x29, x30, [sp, #-64]!
   1a938:	str	x23, [sp, #16]
   1a93c:	stp	x22, x21, [sp, #32]
   1a940:	stp	x20, x19, [sp, #48]
   1a944:	mov	x19, x4
   1a948:	mov	x20, x3
   1a94c:	mov	w22, w2
   1a950:	mov	x23, x1
   1a954:	mov	x21, x0
   1a958:	mov	x29, sp
   1a95c:	tbz	w2, #0, 1a9a0 <scols_init_debug@@SMARTCOLS_2.25+0x7310>
   1a960:	ldp	w9, w8, [x21, #16]
   1a964:	ldr	w5, [x21, #12]
   1a968:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1a96c:	sxtw	x8, w8
   1a970:	add	x3, x8, #0x76c
   1a974:	add	w4, w9, #0x1
   1a978:	add	x2, x2, #0xb0
   1a97c:	mov	x0, x20
   1a980:	mov	x1, x19
   1a984:	bl	77b0 <snprintf@plt>
   1a988:	tbnz	w0, #31, 1aa34 <scols_init_debug@@SMARTCOLS_2.25+0x73a4>
   1a98c:	sxtw	x8, w0
   1a990:	cmp	x8, x19
   1a994:	b.hi	1aa34 <scols_init_debug@@SMARTCOLS_2.25+0x73a4>  // b.pmore
   1a998:	sub	x19, x19, x8
   1a99c:	add	x20, x20, x8
   1a9a0:	tbz	w22, #1, 1a9c4 <scols_init_debug@@SMARTCOLS_2.25+0x7334>
   1a9a4:	tbz	w22, #0, 1a9c4 <scols_init_debug@@SMARTCOLS_2.25+0x7334>
   1a9a8:	cbz	x19, 1aa34 <scols_init_debug@@SMARTCOLS_2.25+0x73a4>
   1a9ac:	tst	w22, #0x20
   1a9b0:	mov	w8, #0x54                  	// #84
   1a9b4:	mov	w9, #0x20                  	// #32
   1a9b8:	csel	w8, w9, w8, eq  // eq = none
   1a9bc:	strb	w8, [x20], #1
   1a9c0:	sub	x19, x19, #0x1
   1a9c4:	tbz	w22, #1, 1a9f8 <scols_init_debug@@SMARTCOLS_2.25+0x7368>
   1a9c8:	ldp	w4, w3, [x21, #4]
   1a9cc:	ldr	w5, [x21]
   1a9d0:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1a9d4:	add	x2, x2, #0xbf
   1a9d8:	mov	x0, x20
   1a9dc:	mov	x1, x19
   1a9e0:	bl	77b0 <snprintf@plt>
   1a9e4:	tbnz	w0, #31, 1aa34 <scols_init_debug@@SMARTCOLS_2.25+0x73a4>
   1a9e8:	sxtw	x8, w0
   1a9ec:	subs	x19, x19, x8
   1a9f0:	b.cc	1aa34 <scols_init_debug@@SMARTCOLS_2.25+0x73a4>  // b.lo, b.ul, b.last
   1a9f4:	add	x20, x20, x8
   1a9f8:	tbnz	w22, #3, 1aa0c <scols_init_debug@@SMARTCOLS_2.25+0x737c>
   1a9fc:	tbz	w22, #4, 1aa68 <scols_init_debug@@SMARTCOLS_2.25+0x73d8>
   1aa00:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1aa04:	add	x2, x2, #0xd5
   1aa08:	b	1aa14 <scols_init_debug@@SMARTCOLS_2.25+0x7384>
   1aa0c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1aa10:	add	x2, x2, #0xce
   1aa14:	mov	x0, x20
   1aa18:	mov	x1, x19
   1aa1c:	mov	x3, x23
   1aa20:	bl	77b0 <snprintf@plt>
   1aa24:	tbnz	w0, #31, 1aa34 <scols_init_debug@@SMARTCOLS_2.25+0x73a4>
   1aa28:	sxtw	x8, w0
   1aa2c:	subs	x19, x19, x8
   1aa30:	b.cs	1aa64 <scols_init_debug@@SMARTCOLS_2.25+0x73d4>  // b.hs, b.nlast
   1aa34:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1aa38:	add	x1, x1, #0xe7
   1aa3c:	mov	w2, #0x5                   	// #5
   1aa40:	mov	x0, xzr
   1aa44:	bl	8090 <dcgettext@plt>
   1aa48:	bl	7fa0 <warnx@plt>
   1aa4c:	mov	w0, #0xffffffff            	// #-1
   1aa50:	ldp	x20, x19, [sp, #48]
   1aa54:	ldp	x22, x21, [sp, #32]
   1aa58:	ldr	x23, [sp, #16]
   1aa5c:	ldp	x29, x30, [sp], #64
   1aa60:	ret
   1aa64:	add	x20, x20, x8
   1aa68:	tbz	w22, #2, 1aaf4 <scols_init_debug@@SMARTCOLS_2.25+0x7464>
   1aa6c:	mov	x0, x21
   1aa70:	bl	1a888 <scols_init_debug@@SMARTCOLS_2.25+0x71f8>
   1aa74:	mov	w8, #0x8889                	// #34953
   1aa78:	movk	w8, #0x8888, lsl #16
   1aa7c:	smull	x10, w0, w8
   1aa80:	lsr	x10, x10, #32
   1aa84:	mov	w9, #0xb3c5                	// #46021
   1aa88:	add	w10, w10, w0
   1aa8c:	movk	w9, #0x91a2, lsl #16
   1aa90:	asr	w11, w10, #5
   1aa94:	smull	x9, w0, w9
   1aa98:	add	w10, w11, w10, lsr #31
   1aa9c:	lsr	x9, x9, #32
   1aaa0:	smull	x8, w10, w8
   1aaa4:	add	w9, w9, w0
   1aaa8:	lsr	x8, x8, #32
   1aaac:	asr	w11, w9, #11
   1aab0:	add	w8, w8, w10
   1aab4:	add	w3, w11, w9, lsr #31
   1aab8:	asr	w9, w8, #5
   1aabc:	add	w8, w9, w8, lsr #31
   1aac0:	mov	w9, #0x3c                  	// #60
   1aac4:	msub	w8, w8, w9, w10
   1aac8:	cmp	w8, #0x0
   1aacc:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1aad0:	cneg	w4, w8, mi  // mi = first
   1aad4:	add	x2, x2, #0xdc
   1aad8:	mov	x0, x20
   1aadc:	mov	x1, x19
   1aae0:	bl	77b0 <snprintf@plt>
   1aae4:	tbnz	w0, #31, 1aa34 <scols_init_debug@@SMARTCOLS_2.25+0x73a4>
   1aae8:	sxtw	x8, w0
   1aaec:	cmp	x19, x8
   1aaf0:	b.cc	1aa34 <scols_init_debug@@SMARTCOLS_2.25+0x73a4>  // b.lo, b.ul, b.last
   1aaf4:	mov	w0, wzr
   1aaf8:	b	1aa50 <scols_init_debug@@SMARTCOLS_2.25+0x73c0>
   1aafc:	stp	x29, x30, [sp, #-16]!
   1ab00:	mov	x4, x3
   1ab04:	mov	x3, x2
   1ab08:	mov	w2, w1
   1ab0c:	mov	x1, xzr
   1ab10:	mov	x29, sp
   1ab14:	bl	1a934 <scols_init_debug@@SMARTCOLS_2.25+0x72a4>
   1ab18:	ldp	x29, x30, [sp], #16
   1ab1c:	ret
   1ab20:	sub	sp, sp, #0x70
   1ab24:	stp	x22, x21, [sp, #80]
   1ab28:	stp	x20, x19, [sp, #96]
   1ab2c:	mov	x20, x3
   1ab30:	mov	x21, x2
   1ab34:	mov	w22, w1
   1ab38:	mov	x19, x0
   1ab3c:	stp	x29, x30, [sp, #64]
   1ab40:	add	x29, sp, #0x40
   1ab44:	tbnz	w1, #6, 1ab74 <scols_init_debug@@SMARTCOLS_2.25+0x74e4>
   1ab48:	add	x1, sp, #0x8
   1ab4c:	mov	x0, x19
   1ab50:	bl	7650 <localtime_r@plt>
   1ab54:	cbz	x0, 1ab84 <scols_init_debug@@SMARTCOLS_2.25+0x74f4>
   1ab58:	add	x0, sp, #0x8
   1ab5c:	mov	x1, xzr
   1ab60:	mov	w2, w22
   1ab64:	mov	x3, x21
   1ab68:	mov	x4, x20
   1ab6c:	bl	1a934 <scols_init_debug@@SMARTCOLS_2.25+0x72a4>
   1ab70:	b	1aba0 <scols_init_debug@@SMARTCOLS_2.25+0x7510>
   1ab74:	add	x1, sp, #0x8
   1ab78:	mov	x0, x19
   1ab7c:	bl	7a40 <gmtime_r@plt>
   1ab80:	cbnz	x0, 1ab58 <scols_init_debug@@SMARTCOLS_2.25+0x74c8>
   1ab84:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1ab88:	add	x1, x1, #0xff8
   1ab8c:	mov	w2, #0x5                   	// #5
   1ab90:	bl	8090 <dcgettext@plt>
   1ab94:	mov	x1, x19
   1ab98:	bl	7fa0 <warnx@plt>
   1ab9c:	mov	w0, #0xffffffff            	// #-1
   1aba0:	ldp	x20, x19, [sp, #96]
   1aba4:	ldp	x22, x21, [sp, #80]
   1aba8:	ldp	x29, x30, [sp, #64]
   1abac:	add	sp, sp, #0x70
   1abb0:	ret
   1abb4:	sub	sp, sp, #0xb0
   1abb8:	stp	x29, x30, [sp, #112]
   1abbc:	stp	x22, x21, [sp, #144]
   1abc0:	stp	x20, x19, [sp, #160]
   1abc4:	ldr	x8, [x1]
   1abc8:	str	x23, [sp, #128]
   1abcc:	mov	x19, x4
   1abd0:	mov	x20, x3
   1abd4:	mov	w21, w2
   1abd8:	mov	x22, x1
   1abdc:	mov	x23, x0
   1abe0:	add	x29, sp, #0x70
   1abe4:	cbnz	x8, 1abf4 <scols_init_debug@@SMARTCOLS_2.25+0x7564>
   1abe8:	mov	x0, x22
   1abec:	mov	x1, xzr
   1abf0:	bl	7a30 <gettimeofday@plt>
   1abf4:	add	x1, sp, #0x38
   1abf8:	mov	x0, x23
   1abfc:	bl	7650 <localtime_r@plt>
   1ac00:	mov	x1, sp
   1ac04:	mov	x0, x22
   1ac08:	bl	7650 <localtime_r@plt>
   1ac0c:	add	x0, sp, #0x38
   1ac10:	mov	x1, sp
   1ac14:	bl	1acb8 <scols_init_debug@@SMARTCOLS_2.25+0x7628>
   1ac18:	cbz	w0, 1ac54 <scols_init_debug@@SMARTCOLS_2.25+0x75c4>
   1ac1c:	ldp	w4, w3, [sp, #60]
   1ac20:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ac24:	add	x2, x2, #0xc4
   1ac28:	mov	x0, x20
   1ac2c:	mov	x1, x19
   1ac30:	bl	77b0 <snprintf@plt>
   1ac34:	mov	w8, w0
   1ac38:	mov	w0, #0xffffffff            	// #-1
   1ac3c:	tbnz	w8, #31, 1aca0 <scols_init_debug@@SMARTCOLS_2.25+0x7610>
   1ac40:	sxtw	x8, w8
   1ac44:	cmp	x8, x19
   1ac48:	b.hi	1aca0 <scols_init_debug@@SMARTCOLS_2.25+0x7610>  // b.pmore
   1ac4c:	mov	w0, wzr
   1ac50:	b	1aca0 <scols_init_debug@@SMARTCOLS_2.25+0x7610>
   1ac54:	add	x0, sp, #0x38
   1ac58:	mov	x1, sp
   1ac5c:	bl	1acf0 <scols_init_debug@@SMARTCOLS_2.25+0x7660>
   1ac60:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ac64:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ac68:	add	x8, x8, #0x12
   1ac6c:	add	x9, x9, #0x20
   1ac70:	tst	w21, #0x2
   1ac74:	adrp	x10, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ac78:	add	x10, x10, #0x1d
   1ac7c:	csel	x8, x9, x8, eq  // eq = none
   1ac80:	cmp	w0, #0x0
   1ac84:	csel	x2, x10, x8, eq  // eq = none
   1ac88:	add	x3, sp, #0x38
   1ac8c:	mov	x0, x20
   1ac90:	mov	x1, x19
   1ac94:	bl	76e0 <strftime@plt>
   1ac98:	cmp	w0, #0x1
   1ac9c:	csetm	w0, lt  // lt = tstop
   1aca0:	ldp	x20, x19, [sp, #160]
   1aca4:	ldp	x22, x21, [sp, #144]
   1aca8:	ldr	x23, [sp, #128]
   1acac:	ldp	x29, x30, [sp, #112]
   1acb0:	add	sp, sp, #0xb0
   1acb4:	ret
   1acb8:	stp	x29, x30, [sp, #-16]!
   1acbc:	ldr	w8, [x0, #28]
   1acc0:	ldr	w9, [x1, #28]
   1acc4:	mov	x29, sp
   1acc8:	cmp	w8, w9
   1accc:	b.ne	1ace4 <scols_init_debug@@SMARTCOLS_2.25+0x7654>  // b.any
   1acd0:	bl	1acf0 <scols_init_debug@@SMARTCOLS_2.25+0x7660>
   1acd4:	cmp	w0, #0x0
   1acd8:	cset	w0, ne  // ne = any
   1acdc:	ldp	x29, x30, [sp], #16
   1ace0:	ret
   1ace4:	mov	w0, wzr
   1ace8:	ldp	x29, x30, [sp], #16
   1acec:	ret
   1acf0:	ldr	w8, [x0, #20]
   1acf4:	ldr	w9, [x1, #20]
   1acf8:	cmp	w8, w9
   1acfc:	cset	w0, eq  // eq = none
   1ad00:	ret
   1ad04:	stp	x29, x30, [sp, #-48]!
   1ad08:	stp	x20, x19, [sp, #32]
   1ad0c:	mov	x20, x1
   1ad10:	mov	x19, x0
   1ad14:	str	x21, [sp, #16]
   1ad18:	mov	x29, sp
   1ad1c:	cbz	x1, 1ad34 <scols_init_debug@@SMARTCOLS_2.25+0x76a4>
   1ad20:	mov	x0, x20
   1ad24:	bl	74c0 <strlen@plt>
   1ad28:	mov	x21, x0
   1ad2c:	cbnz	x19, 1ad3c <scols_init_debug@@SMARTCOLS_2.25+0x76ac>
   1ad30:	b	1ad60 <scols_init_debug@@SMARTCOLS_2.25+0x76d0>
   1ad34:	mov	x21, xzr
   1ad38:	cbz	x19, 1ad60 <scols_init_debug@@SMARTCOLS_2.25+0x76d0>
   1ad3c:	cbz	x21, 1ad60 <scols_init_debug@@SMARTCOLS_2.25+0x76d0>
   1ad40:	mov	x0, x19
   1ad44:	mov	x1, x20
   1ad48:	mov	x2, x21
   1ad4c:	bl	79b0 <strncmp@plt>
   1ad50:	add	x8, x19, x21
   1ad54:	cmp	w0, #0x0
   1ad58:	csel	x0, x8, xzr, eq  // eq = none
   1ad5c:	b	1ad64 <scols_init_debug@@SMARTCOLS_2.25+0x76d4>
   1ad60:	mov	x0, xzr
   1ad64:	ldp	x20, x19, [sp, #32]
   1ad68:	ldr	x21, [sp, #16]
   1ad6c:	ldp	x29, x30, [sp], #48
   1ad70:	ret
   1ad74:	stp	x29, x30, [sp, #-48]!
   1ad78:	mov	x29, sp
   1ad7c:	stp	x20, x19, [sp, #32]
   1ad80:	mov	x19, x1
   1ad84:	mov	x20, x0
   1ad88:	add	x2, x29, #0x18
   1ad8c:	mov	w0, #0x1                   	// #1
   1ad90:	mov	w1, #0x5413                	// #21523
   1ad94:	str	x21, [sp, #16]
   1ad98:	bl	8390 <ioctl@plt>
   1ad9c:	ldrh	w8, [x29, #26]
   1ada0:	ldrh	w9, [x29, #24]
   1ada4:	cmp	w0, #0x0
   1ada8:	csel	w0, w8, wzr, eq  // eq = none
   1adac:	csel	w21, w9, wzr, eq  // eq = none
   1adb0:	cbz	x20, 1adc8 <scols_init_debug@@SMARTCOLS_2.25+0x7738>
   1adb4:	cbnz	w0, 1adc4 <scols_init_debug@@SMARTCOLS_2.25+0x7734>
   1adb8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1adbc:	add	x0, x0, #0x109
   1adc0:	bl	1adf8 <scols_init_debug@@SMARTCOLS_2.25+0x7768>
   1adc4:	str	w0, [x20]
   1adc8:	cbz	x19, 1ade4 <scols_init_debug@@SMARTCOLS_2.25+0x7754>
   1adcc:	cbnz	w21, 1ade0 <scols_init_debug@@SMARTCOLS_2.25+0x7750>
   1add0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1add4:	add	x0, x0, #0x111
   1add8:	bl	1adf8 <scols_init_debug@@SMARTCOLS_2.25+0x7768>
   1addc:	mov	w21, w0
   1ade0:	str	w21, [x19]
   1ade4:	ldp	x20, x19, [sp, #32]
   1ade8:	ldr	x21, [sp, #16]
   1adec:	mov	w0, wzr
   1adf0:	ldp	x29, x30, [sp], #48
   1adf4:	ret
   1adf8:	sub	sp, sp, #0x30
   1adfc:	stp	x29, x30, [sp, #16]
   1ae00:	stp	x20, x19, [sp, #32]
   1ae04:	add	x29, sp, #0x10
   1ae08:	bl	8250 <getenv@plt>
   1ae0c:	cbz	x0, 1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x77d0>
   1ae10:	mov	x19, x0
   1ae14:	str	xzr, [sp, #8]
   1ae18:	bl	8220 <__errno_location@plt>
   1ae1c:	mov	x20, x0
   1ae20:	str	wzr, [x0]
   1ae24:	add	x1, sp, #0x8
   1ae28:	mov	w2, #0xa                   	// #10
   1ae2c:	mov	x0, x19
   1ae30:	bl	7d40 <strtol@plt>
   1ae34:	ldr	w9, [x20]
   1ae38:	mov	w8, #0x1                   	// #1
   1ae3c:	cbnz	w9, 1ae5c <scols_init_debug@@SMARTCOLS_2.25+0x77cc>
   1ae40:	ldr	x9, [sp, #8]
   1ae44:	cbz	x9, 1ae5c <scols_init_debug@@SMARTCOLS_2.25+0x77cc>
   1ae48:	ldrb	w8, [x9]
   1ae4c:	cbz	w8, 1ae74 <scols_init_debug@@SMARTCOLS_2.25+0x77e4>
   1ae50:	mov	w8, #0x1                   	// #1
   1ae54:	cbnz	w8, 1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x77d0>
   1ae58:	b	1ae64 <scols_init_debug@@SMARTCOLS_2.25+0x77d4>
   1ae5c:	cbz	w8, 1ae64 <scols_init_debug@@SMARTCOLS_2.25+0x77d4>
   1ae60:	mov	w0, #0xffffffff            	// #-1
   1ae64:	ldp	x20, x19, [sp, #32]
   1ae68:	ldp	x29, x30, [sp, #16]
   1ae6c:	add	sp, sp, #0x30
   1ae70:	ret
   1ae74:	cmp	x9, x19
   1ae78:	sub	x8, x0, #0x1
   1ae7c:	mov	w9, #0x7ffffffe            	// #2147483646
   1ae80:	cset	w10, ls  // ls = plast
   1ae84:	cmp	x8, x9
   1ae88:	cset	w8, hi  // hi = pmore
   1ae8c:	orr	w8, w8, w10
   1ae90:	cbnz	w8, 1ae60 <scols_init_debug@@SMARTCOLS_2.25+0x77d0>
   1ae94:	b	1ae64 <scols_init_debug@@SMARTCOLS_2.25+0x77d4>
   1ae98:	stp	x29, x30, [sp, #-32]!
   1ae9c:	mov	x29, sp
   1aea0:	str	x19, [sp, #16]
   1aea4:	mov	w19, w0
   1aea8:	add	x0, x29, #0x1c
   1aeac:	mov	x1, xzr
   1aeb0:	str	wzr, [x29, #28]
   1aeb4:	bl	1ad74 <scols_init_debug@@SMARTCOLS_2.25+0x76e4>
   1aeb8:	ldr	w8, [x29, #28]
   1aebc:	cmp	w8, #0x0
   1aec0:	csel	w0, w8, w19, gt
   1aec4:	ldr	x19, [sp, #16]
   1aec8:	ldp	x29, x30, [sp], #32
   1aecc:	ret
   1aed0:	stp	x29, x30, [sp, #-32]!
   1aed4:	mov	w0, wzr
   1aed8:	str	x19, [sp, #16]
   1aedc:	mov	x29, sp
   1aee0:	bl	7fd0 <isatty@plt>
   1aee4:	mov	w19, wzr
   1aee8:	cbnz	w0, 1af14 <scols_init_debug@@SMARTCOLS_2.25+0x7884>
   1aeec:	mov	w0, #0x1                   	// #1
   1aef0:	mov	w19, #0x1                   	// #1
   1aef4:	bl	7fd0 <isatty@plt>
   1aef8:	cbnz	w0, 1af14 <scols_init_debug@@SMARTCOLS_2.25+0x7884>
   1aefc:	mov	w0, #0x2                   	// #2
   1af00:	mov	w19, #0x2                   	// #2
   1af04:	bl	7fd0 <isatty@plt>
   1af08:	cmp	w0, #0x0
   1af0c:	mov	w8, #0xffffffea            	// #-22
   1af10:	csel	w19, w8, w19, eq  // eq = none
   1af14:	mov	w0, w19
   1af18:	ldr	x19, [sp, #16]
   1af1c:	ldp	x29, x30, [sp], #32
   1af20:	ret
   1af24:	stp	x29, x30, [sp, #-48]!
   1af28:	stp	x22, x21, [sp, #16]
   1af2c:	stp	x20, x19, [sp, #32]
   1af30:	mov	x19, x2
   1af34:	mov	x21, x1
   1af38:	mov	x22, x0
   1af3c:	mov	x29, sp
   1af40:	cbz	x1, 1af48 <scols_init_debug@@SMARTCOLS_2.25+0x78b8>
   1af44:	str	xzr, [x21]
   1af48:	cbz	x22, 1af50 <scols_init_debug@@SMARTCOLS_2.25+0x78c0>
   1af4c:	str	xzr, [x22]
   1af50:	cbz	x19, 1af58 <scols_init_debug@@SMARTCOLS_2.25+0x78c8>
   1af54:	str	xzr, [x19]
   1af58:	bl	1aed0 <scols_init_debug@@SMARTCOLS_2.25+0x7840>
   1af5c:	tbnz	w0, #31, 1afe4 <scols_init_debug@@SMARTCOLS_2.25+0x7954>
   1af60:	bl	7640 <ttyname@plt>
   1af64:	cbz	x0, 1afd4 <scols_init_debug@@SMARTCOLS_2.25+0x7944>
   1af68:	mov	x20, x0
   1af6c:	cbz	x22, 1af74 <scols_init_debug@@SMARTCOLS_2.25+0x78e4>
   1af70:	str	x20, [x22]
   1af74:	orr	x8, x21, x19
   1af78:	cbz	x8, 1af9c <scols_init_debug@@SMARTCOLS_2.25+0x790c>
   1af7c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1af80:	add	x1, x1, #0x117
   1af84:	mov	w2, #0x5                   	// #5
   1af88:	mov	x0, x20
   1af8c:	bl	79b0 <strncmp@plt>
   1af90:	add	x8, x20, #0x5
   1af94:	cmp	w0, #0x0
   1af98:	csel	x20, x8, x20, eq  // eq = none
   1af9c:	cbz	x21, 1afa4 <scols_init_debug@@SMARTCOLS_2.25+0x7914>
   1afa0:	str	x20, [x21]
   1afa4:	cbz	x19, 1afcc <scols_init_debug@@SMARTCOLS_2.25+0x793c>
   1afa8:	ldrb	w21, [x20]
   1afac:	cbz	w21, 1afcc <scols_init_debug@@SMARTCOLS_2.25+0x793c>
   1afb0:	bl	7d20 <__ctype_b_loc@plt>
   1afb4:	ldr	x8, [x0]
   1afb8:	sxtb	x9, w21
   1afbc:	ldrh	w9, [x8, x9, lsl #1]
   1afc0:	tbnz	w9, #11, 1afdc <scols_init_debug@@SMARTCOLS_2.25+0x794c>
   1afc4:	ldrb	w21, [x20, #1]!
   1afc8:	cbnz	w21, 1afb8 <scols_init_debug@@SMARTCOLS_2.25+0x7928>
   1afcc:	mov	w0, wzr
   1afd0:	b	1afe4 <scols_init_debug@@SMARTCOLS_2.25+0x7954>
   1afd4:	mov	w0, #0xffffffff            	// #-1
   1afd8:	b	1afe4 <scols_init_debug@@SMARTCOLS_2.25+0x7954>
   1afdc:	mov	w0, wzr
   1afe0:	str	x20, [x19]
   1afe4:	ldp	x20, x19, [sp, #32]
   1afe8:	ldp	x22, x21, [sp, #16]
   1afec:	ldp	x29, x30, [sp], #48
   1aff0:	ret
   1aff4:	stp	x29, x30, [sp, #-32]!
   1aff8:	str	x19, [sp, #16]
   1affc:	mov	x19, x0
   1b000:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1b004:	add	x0, x0, #0x11d
   1b008:	mov	x29, sp
   1b00c:	bl	8250 <getenv@plt>
   1b010:	str	x0, [x19]
   1b014:	ldr	x19, [sp, #16]
   1b018:	cmp	x0, #0x0
   1b01c:	mov	w8, #0xffffffea            	// #-22
   1b020:	csel	w8, wzr, w8, eq  // eq = none
   1b024:	mov	w0, w8
   1b028:	ldp	x29, x30, [sp], #32
   1b02c:	ret
   1b030:	stp	x29, x30, [sp, #-48]!
   1b034:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1b038:	add	x0, x0, #0x122
   1b03c:	str	x21, [sp, #16]
   1b040:	stp	x20, x19, [sp, #32]
   1b044:	mov	x29, sp
   1b048:	bl	8250 <getenv@plt>
   1b04c:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1b050:	add	x8, x8, #0x128
   1b054:	cmp	x0, #0x0
   1b058:	csel	x19, x8, x0, eq  // eq = none
   1b05c:	mov	x0, x19
   1b060:	bl	1b0d4 <scols_init_debug@@SMARTCOLS_2.25+0x7a44>
   1b064:	bl	7ae0 <__xpg_basename@plt>
   1b068:	mov	x20, x0
   1b06c:	bl	74c0 <strlen@plt>
   1b070:	add	x0, x0, #0x2
   1b074:	bl	1b120 <scols_init_debug@@SMARTCOLS_2.25+0x7a90>
   1b078:	mov	w8, #0x2d                  	// #45
   1b07c:	mov	x21, x0
   1b080:	strb	w8, [x0], #1
   1b084:	mov	x1, x20
   1b088:	bl	7f30 <strcpy@plt>
   1b08c:	mov	x0, x19
   1b090:	mov	x1, x21
   1b094:	mov	x2, xzr
   1b098:	bl	7580 <execl@plt>
   1b09c:	bl	8220 <__errno_location@plt>
   1b0a0:	ldr	w8, [x0]
   1b0a4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1b0a8:	add	x1, x1, #0xe15
   1b0ac:	mov	w2, #0x5                   	// #5
   1b0b0:	cmp	w8, #0x2
   1b0b4:	mov	w8, #0x7e                  	// #126
   1b0b8:	mov	x0, xzr
   1b0bc:	cinc	w20, w8, eq  // eq = none
   1b0c0:	bl	8090 <dcgettext@plt>
   1b0c4:	mov	x1, x0
   1b0c8:	mov	w0, w20
   1b0cc:	mov	x2, x19
   1b0d0:	bl	8380 <err@plt>
   1b0d4:	stp	x29, x30, [sp, #-16]!
   1b0d8:	mov	x29, sp
   1b0dc:	cbz	x0, 1b0f0 <scols_init_debug@@SMARTCOLS_2.25+0x7a60>
   1b0e0:	bl	7b50 <strdup@plt>
   1b0e4:	cbz	x0, 1b110 <scols_init_debug@@SMARTCOLS_2.25+0x7a80>
   1b0e8:	ldp	x29, x30, [sp], #16
   1b0ec:	ret
   1b0f0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1b0f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1b0f8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1b0fc:	add	x0, x0, #0xd93
   1b100:	add	x1, x1, #0xd97
   1b104:	add	x3, x3, #0xdaa
   1b108:	mov	w2, #0x4a                  	// #74
   1b10c:	bl	8210 <__assert_fail@plt>
   1b110:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1b114:	add	x1, x1, #0xdc6
   1b118:	mov	w0, #0x1                   	// #1
   1b11c:	bl	8380 <err@plt>
   1b120:	stp	x29, x30, [sp, #-32]!
   1b124:	str	x19, [sp, #16]
   1b128:	mov	x29, sp
   1b12c:	mov	x19, x0
   1b130:	bl	78d0 <malloc@plt>
   1b134:	cbz	x19, 1b13c <scols_init_debug@@SMARTCOLS_2.25+0x7aac>
   1b138:	cbz	x0, 1b148 <scols_init_debug@@SMARTCOLS_2.25+0x7ab8>
   1b13c:	ldr	x19, [sp, #16]
   1b140:	ldp	x29, x30, [sp], #32
   1b144:	ret
   1b148:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1b14c:	add	x1, x1, #0xe3e
   1b150:	mov	w0, #0x1                   	// #1
   1b154:	mov	x2, x19
   1b158:	bl	8380 <err@plt>
   1b15c:	cbz	x0, 1b194 <scols_init_debug@@SMARTCOLS_2.25+0x7b04>
   1b160:	stp	x29, x30, [sp, #-32]!
   1b164:	stp	x20, x19, [sp, #16]
   1b168:	mov	x19, x0
   1b16c:	ldr	x0, [x0]
   1b170:	mov	x29, sp
   1b174:	cbz	x0, 1b188 <scols_init_debug@@SMARTCOLS_2.25+0x7af8>
   1b178:	add	x20, x19, #0x8
   1b17c:	bl	7d90 <free@plt>
   1b180:	ldr	x0, [x20], #8
   1b184:	cbnz	x0, 1b17c <scols_init_debug@@SMARTCOLS_2.25+0x7aec>
   1b188:	str	xzr, [x19]
   1b18c:	ldp	x20, x19, [sp, #16]
   1b190:	ldp	x29, x30, [sp], #32
   1b194:	ret
   1b198:	stp	x29, x30, [sp, #-32]!
   1b19c:	str	x19, [sp, #16]
   1b1a0:	mov	x29, sp
   1b1a4:	mov	x19, x0
   1b1a8:	bl	1b15c <scols_init_debug@@SMARTCOLS_2.25+0x7acc>
   1b1ac:	mov	x0, x19
   1b1b0:	bl	7d90 <free@plt>
   1b1b4:	ldr	x19, [sp, #16]
   1b1b8:	mov	x0, xzr
   1b1bc:	ldp	x29, x30, [sp], #32
   1b1c0:	ret
   1b1c4:	stp	x29, x30, [sp, #-48]!
   1b1c8:	str	x21, [sp, #16]
   1b1cc:	stp	x20, x19, [sp, #32]
   1b1d0:	mov	x29, sp
   1b1d4:	mov	x20, x0
   1b1d8:	bl	1b24c <scols_init_debug@@SMARTCOLS_2.25+0x7bbc>
   1b1dc:	add	w8, w0, #0x1
   1b1e0:	lsl	x0, x8, #3
   1b1e4:	bl	78d0 <malloc@plt>
   1b1e8:	mov	x19, x0
   1b1ec:	cbz	x0, 1b228 <scols_init_debug@@SMARTCOLS_2.25+0x7b98>
   1b1f0:	cbz	x20, 1b220 <scols_init_debug@@SMARTCOLS_2.25+0x7b90>
   1b1f4:	ldr	x0, [x20]
   1b1f8:	cbz	x0, 1b220 <scols_init_debug@@SMARTCOLS_2.25+0x7b90>
   1b1fc:	add	x21, x20, #0x8
   1b200:	mov	x20, x19
   1b204:	bl	7b50 <strdup@plt>
   1b208:	str	x0, [x20]
   1b20c:	cbz	x0, 1b23c <scols_init_debug@@SMARTCOLS_2.25+0x7bac>
   1b210:	ldr	x0, [x21], #8
   1b214:	add	x20, x20, #0x8
   1b218:	cbnz	x0, 1b204 <scols_init_debug@@SMARTCOLS_2.25+0x7b74>
   1b21c:	b	1b224 <scols_init_debug@@SMARTCOLS_2.25+0x7b94>
   1b220:	mov	x20, x19
   1b224:	str	xzr, [x20]
   1b228:	mov	x0, x19
   1b22c:	ldp	x20, x19, [sp, #32]
   1b230:	ldr	x21, [sp, #16]
   1b234:	ldp	x29, x30, [sp], #48
   1b238:	ret
   1b23c:	mov	x0, x19
   1b240:	bl	1b198 <scols_init_debug@@SMARTCOLS_2.25+0x7b08>
   1b244:	mov	x19, xzr
   1b248:	b	1b228 <scols_init_debug@@SMARTCOLS_2.25+0x7b98>
   1b24c:	cbz	x0, 1b270 <scols_init_debug@@SMARTCOLS_2.25+0x7be0>
   1b250:	ldr	x9, [x0]
   1b254:	mov	x8, x0
   1b258:	cbz	x9, 1b274 <scols_init_debug@@SMARTCOLS_2.25+0x7be4>
   1b25c:	mov	x0, xzr
   1b260:	add	x8, x8, #0x8
   1b264:	ldr	x9, [x8, x0, lsl #3]
   1b268:	add	x0, x0, #0x1
   1b26c:	cbnz	x9, 1b264 <scols_init_debug@@SMARTCOLS_2.25+0x7bd4>
   1b270:	ret
   1b274:	mov	w0, wzr
   1b278:	ret
   1b27c:	sub	sp, sp, #0x50
   1b280:	str	x21, [sp, #48]
   1b284:	stp	x20, x19, [sp, #64]
   1b288:	mov	x19, x1
   1b28c:	mov	x21, x0
   1b290:	stp	x29, x30, [sp, #32]
   1b294:	add	x29, sp, #0x20
   1b298:	cbz	x0, 1b304 <scols_init_debug@@SMARTCOLS_2.25+0x7c74>
   1b29c:	ldp	q0, q1, [x19]
   1b2a0:	cmn	x21, #0x1
   1b2a4:	cset	w8, ne  // ne = any
   1b2a8:	stp	q0, q1, [sp]
   1b2ac:	ldr	x9, [sp, #8]
   1b2b0:	ldrsw	x10, [sp, #24]
   1b2b4:	tbnz	w10, #31, 1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x7c48>
   1b2b8:	ldr	x10, [sp]
   1b2bc:	add	x11, x10, #0x8
   1b2c0:	str	x11, [sp]
   1b2c4:	ldr	x10, [x10]
   1b2c8:	cmn	x10, #0x1
   1b2cc:	b.ne	1b2f0 <scols_init_debug@@SMARTCOLS_2.25+0x7c60>  // b.any
   1b2d0:	ldrsw	x10, [sp, #24]
   1b2d4:	tbz	w10, #31, 1b2b8 <scols_init_debug@@SMARTCOLS_2.25+0x7c28>
   1b2d8:	add	w11, w10, #0x8
   1b2dc:	cmp	w11, #0x0
   1b2e0:	str	w11, [sp, #24]
   1b2e4:	b.gt	1b2b8 <scols_init_debug@@SMARTCOLS_2.25+0x7c28>
   1b2e8:	add	x10, x9, x10
   1b2ec:	b	1b2c4 <scols_init_debug@@SMARTCOLS_2.25+0x7c34>
   1b2f0:	cbz	x10, 1b308 <scols_init_debug@@SMARTCOLS_2.25+0x7c78>
   1b2f4:	add	w8, w8, #0x1
   1b2f8:	ldrsw	x10, [sp, #24]
   1b2fc:	tbz	w10, #31, 1b2b8 <scols_init_debug@@SMARTCOLS_2.25+0x7c28>
   1b300:	b	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x7c48>
   1b304:	mov	w8, wzr
   1b308:	add	w8, w8, #0x1
   1b30c:	lsl	x0, x8, #3
   1b310:	bl	78d0 <malloc@plt>
   1b314:	mov	x20, x0
   1b318:	cbz	x0, 1b3b4 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>
   1b31c:	cbz	x21, 1b3b0 <scols_init_debug@@SMARTCOLS_2.25+0x7d20>
   1b320:	cmn	x21, #0x1
   1b324:	b.eq	1b348 <scols_init_debug@@SMARTCOLS_2.25+0x7cb8>  // b.none
   1b328:	mov	x0, x21
   1b32c:	bl	7b50 <strdup@plt>
   1b330:	str	x0, [x20]
   1b334:	cbz	x0, 1b3cc <scols_init_debug@@SMARTCOLS_2.25+0x7d3c>
   1b338:	mov	w21, #0x1                   	// #1
   1b33c:	ldrsw	x8, [x19, #24]
   1b340:	tbz	w8, #31, 1b354 <scols_init_debug@@SMARTCOLS_2.25+0x7cc4>
   1b344:	b	1b374 <scols_init_debug@@SMARTCOLS_2.25+0x7ce4>
   1b348:	mov	w21, wzr
   1b34c:	ldrsw	x8, [x19, #24]
   1b350:	tbnz	w8, #31, 1b374 <scols_init_debug@@SMARTCOLS_2.25+0x7ce4>
   1b354:	ldr	x8, [x19]
   1b358:	add	x9, x8, #0x8
   1b35c:	str	x9, [x19]
   1b360:	ldr	x0, [x8]
   1b364:	cmn	x0, #0x1
   1b368:	b.ne	1b390 <scols_init_debug@@SMARTCOLS_2.25+0x7d00>  // b.any
   1b36c:	ldrsw	x8, [x19, #24]
   1b370:	tbz	w8, #31, 1b354 <scols_init_debug@@SMARTCOLS_2.25+0x7cc4>
   1b374:	add	w9, w8, #0x8
   1b378:	cmp	w9, #0x0
   1b37c:	str	w9, [x19, #24]
   1b380:	b.gt	1b354 <scols_init_debug@@SMARTCOLS_2.25+0x7cc4>
   1b384:	ldr	x9, [x19, #8]
   1b388:	add	x8, x9, x8
   1b38c:	b	1b360 <scols_init_debug@@SMARTCOLS_2.25+0x7cd0>
   1b390:	cbz	x0, 1b3b0 <scols_init_debug@@SMARTCOLS_2.25+0x7d20>
   1b394:	bl	7b50 <strdup@plt>
   1b398:	str	x0, [x20, w21, uxtw #3]
   1b39c:	cbz	x0, 1b3cc <scols_init_debug@@SMARTCOLS_2.25+0x7d3c>
   1b3a0:	add	w21, w21, #0x1
   1b3a4:	ldrsw	x8, [x19, #24]
   1b3a8:	tbz	w8, #31, 1b354 <scols_init_debug@@SMARTCOLS_2.25+0x7cc4>
   1b3ac:	b	1b374 <scols_init_debug@@SMARTCOLS_2.25+0x7ce4>
   1b3b0:	str	xzr, [x20, w21, uxtw #3]
   1b3b4:	mov	x0, x20
   1b3b8:	ldp	x20, x19, [sp, #64]
   1b3bc:	ldr	x21, [sp, #48]
   1b3c0:	ldp	x29, x30, [sp, #32]
   1b3c4:	add	sp, sp, #0x50
   1b3c8:	ret
   1b3cc:	mov	x0, x20
   1b3d0:	bl	1b198 <scols_init_debug@@SMARTCOLS_2.25+0x7b08>
   1b3d4:	mov	x20, xzr
   1b3d8:	b	1b3b4 <scols_init_debug@@SMARTCOLS_2.25+0x7d24>
   1b3dc:	sub	sp, sp, #0x120
   1b3e0:	stp	x29, x30, [sp, #256]
   1b3e4:	add	x29, sp, #0x100
   1b3e8:	mov	x8, #0xffffffffffffffc8    	// #-56
   1b3ec:	mov	x9, sp
   1b3f0:	sub	x10, x29, #0x78
   1b3f4:	movk	x8, #0xff80, lsl #32
   1b3f8:	add	x11, x29, #0x20
   1b3fc:	add	x9, x9, #0x80
   1b400:	add	x10, x10, #0x38
   1b404:	stp	x9, x8, [x29, #-16]
   1b408:	stp	x11, x10, [x29, #-32]
   1b40c:	stp	x1, x2, [x29, #-120]
   1b410:	stp	x3, x4, [x29, #-104]
   1b414:	stp	x5, x6, [x29, #-88]
   1b418:	stur	x7, [x29, #-72]
   1b41c:	stp	q0, q1, [sp]
   1b420:	ldp	q0, q1, [x29, #-32]
   1b424:	sub	x1, x29, #0x40
   1b428:	str	x28, [sp, #272]
   1b42c:	stp	q2, q3, [sp, #32]
   1b430:	stp	q4, q5, [sp, #64]
   1b434:	stp	q6, q7, [sp, #96]
   1b438:	stp	q0, q1, [x29, #-64]
   1b43c:	bl	1b27c <scols_init_debug@@SMARTCOLS_2.25+0x7bec>
   1b440:	ldr	x28, [sp, #272]
   1b444:	ldp	x29, x30, [sp, #256]
   1b448:	add	sp, sp, #0x120
   1b44c:	ret
   1b450:	stp	x29, x30, [sp, #-32]!
   1b454:	stp	x20, x19, [sp, #16]
   1b458:	mov	x29, sp
   1b45c:	cbz	x1, 1b488 <scols_init_debug@@SMARTCOLS_2.25+0x7df8>
   1b460:	mov	x8, x1
   1b464:	ldr	x1, [x1]
   1b468:	cbz	x1, 1b488 <scols_init_debug@@SMARTCOLS_2.25+0x7df8>
   1b46c:	mov	x19, x0
   1b470:	add	x20, x8, #0x8
   1b474:	mov	x0, x19
   1b478:	bl	1b498 <scols_init_debug@@SMARTCOLS_2.25+0x7e08>
   1b47c:	tbnz	w0, #31, 1b48c <scols_init_debug@@SMARTCOLS_2.25+0x7dfc>
   1b480:	ldr	x1, [x20], #8
   1b484:	cbnz	x1, 1b474 <scols_init_debug@@SMARTCOLS_2.25+0x7de4>
   1b488:	mov	w0, wzr
   1b48c:	ldp	x20, x19, [sp, #16]
   1b490:	ldp	x29, x30, [sp], #32
   1b494:	ret
   1b498:	stp	x29, x30, [sp, #-32]!
   1b49c:	str	x19, [sp, #16]
   1b4a0:	mov	x29, sp
   1b4a4:	cbz	x1, 1b4c8 <scols_init_debug@@SMARTCOLS_2.25+0x7e38>
   1b4a8:	mov	x19, x0
   1b4ac:	mov	x0, x1
   1b4b0:	bl	7b50 <strdup@plt>
   1b4b4:	cbz	x0, 1b4d0 <scols_init_debug@@SMARTCOLS_2.25+0x7e40>
   1b4b8:	mov	x1, x0
   1b4bc:	mov	x0, x19
   1b4c0:	bl	1b8a8 <scols_init_debug@@SMARTCOLS_2.25+0x8218>
   1b4c4:	b	1b4d4 <scols_init_debug@@SMARTCOLS_2.25+0x7e44>
   1b4c8:	mov	w0, wzr
   1b4cc:	b	1b4d4 <scols_init_debug@@SMARTCOLS_2.25+0x7e44>
   1b4d0:	mov	w0, #0xfffffff4            	// #-12
   1b4d4:	ldr	x19, [sp, #16]
   1b4d8:	ldp	x29, x30, [sp], #32
   1b4dc:	ret
   1b4e0:	stp	x29, x30, [sp, #-64]!
   1b4e4:	stp	x24, x23, [sp, #16]
   1b4e8:	stp	x22, x21, [sp, #32]
   1b4ec:	stp	x20, x19, [sp, #48]
   1b4f0:	mov	x29, sp
   1b4f4:	cbz	x1, 1b56c <scols_init_debug@@SMARTCOLS_2.25+0x7edc>
   1b4f8:	mov	x20, x0
   1b4fc:	ldr	x0, [x1]
   1b500:	cbz	x0, 1b56c <scols_init_debug@@SMARTCOLS_2.25+0x7edc>
   1b504:	mov	x19, x2
   1b508:	add	x24, x1, #0x8
   1b50c:	b	1b524 <scols_init_debug@@SMARTCOLS_2.25+0x7e94>
   1b510:	mov	w8, wzr
   1b514:	mov	w21, #0xfffffff4            	// #-12
   1b518:	tbz	w8, #0, 1b570 <scols_init_debug@@SMARTCOLS_2.25+0x7ee0>
   1b51c:	ldr	x0, [x24], #8
   1b520:	cbz	x0, 1b56c <scols_init_debug@@SMARTCOLS_2.25+0x7edc>
   1b524:	mov	x1, x19
   1b528:	bl	19d60 <scols_init_debug@@SMARTCOLS_2.25+0x66d0>
   1b52c:	cbz	x0, 1b510 <scols_init_debug@@SMARTCOLS_2.25+0x7e80>
   1b530:	mov	x22, x0
   1b534:	mov	x0, x20
   1b538:	mov	x1, x22
   1b53c:	bl	1b588 <scols_init_debug@@SMARTCOLS_2.25+0x7ef8>
   1b540:	tbnz	w0, #31, 1b550 <scols_init_debug@@SMARTCOLS_2.25+0x7ec0>
   1b544:	mov	w8, #0x1                   	// #1
   1b548:	tbnz	w8, #0, 1b51c <scols_init_debug@@SMARTCOLS_2.25+0x7e8c>
   1b54c:	b	1b570 <scols_init_debug@@SMARTCOLS_2.25+0x7ee0>
   1b550:	mov	w23, w0
   1b554:	mov	x0, x22
   1b558:	bl	7d90 <free@plt>
   1b55c:	mov	w8, wzr
   1b560:	mov	w21, w23
   1b564:	tbnz	w8, #0, 1b51c <scols_init_debug@@SMARTCOLS_2.25+0x7e8c>
   1b568:	b	1b570 <scols_init_debug@@SMARTCOLS_2.25+0x7ee0>
   1b56c:	mov	w21, wzr
   1b570:	mov	w0, w21
   1b574:	ldp	x20, x19, [sp, #48]
   1b578:	ldp	x22, x21, [sp, #32]
   1b57c:	ldp	x24, x23, [sp, #16]
   1b580:	ldp	x29, x30, [sp], #64
   1b584:	ret
   1b588:	stp	x29, x30, [sp, #-48]!
   1b58c:	str	x21, [sp, #16]
   1b590:	stp	x20, x19, [sp, #32]
   1b594:	mov	x29, sp
   1b598:	cbz	x1, 1b5f0 <scols_init_debug@@SMARTCOLS_2.25+0x7f60>
   1b59c:	mov	x19, x0
   1b5a0:	ldr	x0, [x0]
   1b5a4:	mov	x20, x1
   1b5a8:	bl	1b24c <scols_init_debug@@SMARTCOLS_2.25+0x7bbc>
   1b5ac:	cmn	w0, #0x3
   1b5b0:	b.hi	1b5e8 <scols_init_debug@@SMARTCOLS_2.25+0x7f58>  // b.pmore
   1b5b4:	mov	w21, w0
   1b5b8:	ldr	x0, [x19]
   1b5bc:	add	w8, w21, #0x2
   1b5c0:	lsl	x1, x8, #3
   1b5c4:	bl	7b20 <realloc@plt>
   1b5c8:	cbz	x0, 1b5e8 <scols_init_debug@@SMARTCOLS_2.25+0x7f58>
   1b5cc:	mov	x8, x0
   1b5d0:	mov	w0, wzr
   1b5d4:	add	w9, w21, #0x1
   1b5d8:	str	x20, [x8, w21, uxtw #3]
   1b5dc:	str	xzr, [x8, w9, uxtw #3]
   1b5e0:	str	x8, [x19]
   1b5e4:	b	1b5f4 <scols_init_debug@@SMARTCOLS_2.25+0x7f64>
   1b5e8:	mov	w0, #0xfffffff4            	// #-12
   1b5ec:	b	1b5f4 <scols_init_debug@@SMARTCOLS_2.25+0x7f64>
   1b5f0:	mov	w0, wzr
   1b5f4:	ldp	x20, x19, [sp, #32]
   1b5f8:	ldr	x21, [sp, #16]
   1b5fc:	ldp	x29, x30, [sp], #48
   1b600:	ret
   1b604:	sub	sp, sp, #0x40
   1b608:	stp	x29, x30, [sp, #16]
   1b60c:	str	x21, [sp, #32]
   1b610:	stp	x20, x19, [sp, #48]
   1b614:	add	x29, sp, #0x10
   1b618:	cbz	x0, 1b700 <scols_init_debug@@SMARTCOLS_2.25+0x8070>
   1b61c:	mov	x19, x1
   1b620:	mov	x21, x0
   1b624:	str	x0, [x29, #24]
   1b628:	add	x0, x29, #0x18
   1b62c:	add	x1, sp, #0x8
   1b630:	mov	x2, x19
   1b634:	mov	w3, wzr
   1b638:	bl	19e50 <scols_init_debug@@SMARTCOLS_2.25+0x67c0>
   1b63c:	cbz	x0, 1b66c <scols_init_debug@@SMARTCOLS_2.25+0x7fdc>
   1b640:	mov	w20, #0x1                   	// #1
   1b644:	add	x0, x29, #0x18
   1b648:	add	x1, sp, #0x8
   1b64c:	mov	x2, x19
   1b650:	mov	w3, wzr
   1b654:	bl	19e50 <scols_init_debug@@SMARTCOLS_2.25+0x67c0>
   1b658:	add	w20, w20, #0x1
   1b65c:	cbnz	x0, 1b644 <scols_init_debug@@SMARTCOLS_2.25+0x7fb4>
   1b660:	mov	w8, w20
   1b664:	lsl	x0, x8, #3
   1b668:	b	1b670 <scols_init_debug@@SMARTCOLS_2.25+0x7fe0>
   1b66c:	mov	w0, #0x8                   	// #8
   1b670:	bl	78d0 <malloc@plt>
   1b674:	mov	x20, x0
   1b678:	cbz	x0, 1b6e8 <scols_init_debug@@SMARTCOLS_2.25+0x8058>
   1b67c:	add	x0, x29, #0x18
   1b680:	add	x1, sp, #0x8
   1b684:	mov	x2, x19
   1b688:	mov	w3, wzr
   1b68c:	str	x21, [x29, #24]
   1b690:	bl	19e50 <scols_init_debug@@SMARTCOLS_2.25+0x67c0>
   1b694:	cbz	x0, 1b6d0 <scols_init_debug@@SMARTCOLS_2.25+0x8040>
   1b698:	mov	w21, wzr
   1b69c:	ldr	x1, [sp, #8]
   1b6a0:	bl	7e70 <strndup@plt>
   1b6a4:	str	x0, [x20, w21, uxtw #3]
   1b6a8:	cbz	x0, 1b6dc <scols_init_debug@@SMARTCOLS_2.25+0x804c>
   1b6ac:	add	x0, x29, #0x18
   1b6b0:	add	x1, sp, #0x8
   1b6b4:	mov	x2, x19
   1b6b8:	mov	w3, wzr
   1b6bc:	add	w21, w21, #0x1
   1b6c0:	bl	19e50 <scols_init_debug@@SMARTCOLS_2.25+0x67c0>
   1b6c4:	cbnz	x0, 1b69c <scols_init_debug@@SMARTCOLS_2.25+0x800c>
   1b6c8:	mov	w8, w21
   1b6cc:	b	1b6d4 <scols_init_debug@@SMARTCOLS_2.25+0x8044>
   1b6d0:	mov	x8, xzr
   1b6d4:	str	xzr, [x20, x8, lsl #3]
   1b6d8:	b	1b6e8 <scols_init_debug@@SMARTCOLS_2.25+0x8058>
   1b6dc:	mov	x0, x20
   1b6e0:	bl	1b198 <scols_init_debug@@SMARTCOLS_2.25+0x7b08>
   1b6e4:	mov	x20, xzr
   1b6e8:	mov	x0, x20
   1b6ec:	ldp	x20, x19, [sp, #48]
   1b6f0:	ldr	x21, [sp, #32]
   1b6f4:	ldp	x29, x30, [sp, #16]
   1b6f8:	add	sp, sp, #0x40
   1b6fc:	ret
   1b700:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1b704:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1b708:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1b70c:	add	x0, x0, #0xe8d
   1b710:	add	x1, x1, #0x130
   1b714:	add	x3, x3, #0x13b
   1b718:	mov	w2, #0xc1                  	// #193
   1b71c:	bl	8210 <__assert_fail@plt>
   1b720:	stp	x29, x30, [sp, #-64]!
   1b724:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1b728:	add	x8, x8, #0x80f
   1b72c:	cmp	x1, #0x0
   1b730:	stp	x20, x19, [sp, #48]
   1b734:	csel	x19, x8, x1, eq  // eq = none
   1b738:	mov	x20, x0
   1b73c:	mov	x0, x19
   1b740:	str	x23, [sp, #16]
   1b744:	stp	x22, x21, [sp, #32]
   1b748:	mov	x29, sp
   1b74c:	bl	74c0 <strlen@plt>
   1b750:	cbz	x20, 1b78c <scols_init_debug@@SMARTCOLS_2.25+0x80fc>
   1b754:	ldr	x8, [x20]
   1b758:	cbz	x8, 1b78c <scols_init_debug@@SMARTCOLS_2.25+0x80fc>
   1b75c:	mov	x21, x0
   1b760:	mov	x9, xzr
   1b764:	add	x22, x20, #0x8
   1b768:	add	x10, x9, x21
   1b76c:	cmp	x9, #0x0
   1b770:	mov	x0, x8
   1b774:	csel	x23, xzr, x10, eq  // eq = none
   1b778:	bl	74c0 <strlen@plt>
   1b77c:	ldr	x8, [x22], #8
   1b780:	add	x9, x0, x23
   1b784:	cbnz	x8, 1b768 <scols_init_debug@@SMARTCOLS_2.25+0x80d8>
   1b788:	b	1b790 <scols_init_debug@@SMARTCOLS_2.25+0x8100>
   1b78c:	mov	x9, xzr
   1b790:	add	x0, x9, #0x1
   1b794:	bl	78d0 <malloc@plt>
   1b798:	mov	x21, x0
   1b79c:	cbz	x0, 1b7e8 <scols_init_debug@@SMARTCOLS_2.25+0x8158>
   1b7a0:	mov	x0, x21
   1b7a4:	cbz	x20, 1b7e4 <scols_init_debug@@SMARTCOLS_2.25+0x8154>
   1b7a8:	ldr	x8, [x20]
   1b7ac:	mov	x0, x21
   1b7b0:	cbz	x8, 1b7e4 <scols_init_debug@@SMARTCOLS_2.25+0x8154>
   1b7b4:	add	x20, x20, #0x8
   1b7b8:	mov	x0, x21
   1b7bc:	b	1b7d0 <scols_init_debug@@SMARTCOLS_2.25+0x8140>
   1b7c0:	ldur	x1, [x20, #-8]
   1b7c4:	bl	77e0 <stpcpy@plt>
   1b7c8:	ldr	x8, [x20], #8
   1b7cc:	cbz	x8, 1b7e4 <scols_init_debug@@SMARTCOLS_2.25+0x8154>
   1b7d0:	cmp	x0, x21
   1b7d4:	b.eq	1b7c0 <scols_init_debug@@SMARTCOLS_2.25+0x8130>  // b.none
   1b7d8:	mov	x1, x19
   1b7dc:	bl	77e0 <stpcpy@plt>
   1b7e0:	b	1b7c0 <scols_init_debug@@SMARTCOLS_2.25+0x8130>
   1b7e4:	strb	wzr, [x0]
   1b7e8:	mov	x0, x21
   1b7ec:	ldp	x20, x19, [sp, #48]
   1b7f0:	ldp	x22, x21, [sp, #32]
   1b7f4:	ldr	x23, [sp, #16]
   1b7f8:	ldp	x29, x30, [sp], #64
   1b7fc:	ret
   1b800:	stp	x29, x30, [sp, #-64]!
   1b804:	str	x23, [sp, #16]
   1b808:	stp	x22, x21, [sp, #32]
   1b80c:	stp	x20, x19, [sp, #48]
   1b810:	mov	x29, sp
   1b814:	cbz	x1, 1b890 <scols_init_debug@@SMARTCOLS_2.25+0x8200>
   1b818:	ldr	x21, [x0]
   1b81c:	mov	x19, x0
   1b820:	mov	x20, x1
   1b824:	mov	x0, x21
   1b828:	bl	1b24c <scols_init_debug@@SMARTCOLS_2.25+0x7bbc>
   1b82c:	cmn	w0, #0x3
   1b830:	b.hi	1b888 <scols_init_debug@@SMARTCOLS_2.25+0x81f8>  // b.pmore
   1b834:	add	w8, w0, #0x2
   1b838:	mov	w22, w0
   1b83c:	lsl	x0, x8, #3
   1b840:	bl	78d0 <malloc@plt>
   1b844:	cbz	x0, 1b888 <scols_init_debug@@SMARTCOLS_2.25+0x81f8>
   1b848:	mov	x23, x0
   1b84c:	cbz	w22, 1b868 <scols_init_debug@@SMARTCOLS_2.25+0x81d8>
   1b850:	mov	w8, w22
   1b854:	add	x9, x23, #0x8
   1b858:	ldr	x10, [x21], #8
   1b85c:	subs	x8, x8, #0x1
   1b860:	str	x10, [x9], #8
   1b864:	b.ne	1b858 <scols_init_debug@@SMARTCOLS_2.25+0x81c8>  // b.any
   1b868:	add	w8, w22, #0x1
   1b86c:	str	x20, [x23]
   1b870:	str	xzr, [x23, w8, uxtw #3]
   1b874:	ldr	x0, [x19]
   1b878:	bl	7d90 <free@plt>
   1b87c:	mov	w0, wzr
   1b880:	str	x23, [x19]
   1b884:	b	1b894 <scols_init_debug@@SMARTCOLS_2.25+0x8204>
   1b888:	mov	w0, #0xfffffff4            	// #-12
   1b88c:	b	1b894 <scols_init_debug@@SMARTCOLS_2.25+0x8204>
   1b890:	mov	w0, wzr
   1b894:	ldp	x20, x19, [sp, #48]
   1b898:	ldp	x22, x21, [sp, #32]
   1b89c:	ldr	x23, [sp, #16]
   1b8a0:	ldp	x29, x30, [sp], #64
   1b8a4:	ret
   1b8a8:	stp	x29, x30, [sp, #-32]!
   1b8ac:	stp	x20, x19, [sp, #16]
   1b8b0:	mov	x29, sp
   1b8b4:	mov	x19, x1
   1b8b8:	bl	1b588 <scols_init_debug@@SMARTCOLS_2.25+0x7ef8>
   1b8bc:	mov	w20, w0
   1b8c0:	tbz	w0, #31, 1b8cc <scols_init_debug@@SMARTCOLS_2.25+0x823c>
   1b8c4:	mov	x0, x19
   1b8c8:	bl	7d90 <free@plt>
   1b8cc:	mov	w0, w20
   1b8d0:	ldp	x20, x19, [sp, #16]
   1b8d4:	ldp	x29, x30, [sp], #32
   1b8d8:	ret
   1b8dc:	stp	x29, x30, [sp, #-32]!
   1b8e0:	stp	x20, x19, [sp, #16]
   1b8e4:	mov	x29, sp
   1b8e8:	mov	x19, x1
   1b8ec:	bl	1b800 <scols_init_debug@@SMARTCOLS_2.25+0x8170>
   1b8f0:	mov	w20, w0
   1b8f4:	tbz	w0, #31, 1b900 <scols_init_debug@@SMARTCOLS_2.25+0x8270>
   1b8f8:	mov	x0, x19
   1b8fc:	bl	7d90 <free@plt>
   1b900:	mov	w0, w20
   1b904:	ldp	x20, x19, [sp, #16]
   1b908:	ldp	x29, x30, [sp], #32
   1b90c:	ret
   1b910:	stp	x29, x30, [sp, #-64]!
   1b914:	stp	x20, x19, [sp, #48]
   1b918:	mov	x19, x0
   1b91c:	str	x23, [sp, #16]
   1b920:	stp	x22, x21, [sp, #32]
   1b924:	mov	x29, sp
   1b928:	cbz	x0, 1b97c <scols_init_debug@@SMARTCOLS_2.25+0x82ec>
   1b92c:	mov	x20, x1
   1b930:	cbz	x1, 1b994 <scols_init_debug@@SMARTCOLS_2.25+0x8304>
   1b934:	ldr	x21, [x19]
   1b938:	mov	x22, x19
   1b93c:	cbz	x21, 1b978 <scols_init_debug@@SMARTCOLS_2.25+0x82e8>
   1b940:	add	x23, x19, #0x8
   1b944:	mov	x22, x19
   1b948:	b	1b958 <scols_init_debug@@SMARTCOLS_2.25+0x82c8>
   1b94c:	str	x21, [x22], #8
   1b950:	ldr	x21, [x23], #8
   1b954:	cbz	x21, 1b978 <scols_init_debug@@SMARTCOLS_2.25+0x82e8>
   1b958:	mov	x0, x21
   1b95c:	mov	x1, x20
   1b960:	bl	7cf0 <strcmp@plt>
   1b964:	cbnz	w0, 1b94c <scols_init_debug@@SMARTCOLS_2.25+0x82bc>
   1b968:	mov	x0, x21
   1b96c:	bl	7d90 <free@plt>
   1b970:	ldr	x21, [x23], #8
   1b974:	cbnz	x21, 1b958 <scols_init_debug@@SMARTCOLS_2.25+0x82c8>
   1b978:	str	xzr, [x22]
   1b97c:	mov	x0, x19
   1b980:	ldp	x20, x19, [sp, #48]
   1b984:	ldp	x22, x21, [sp, #32]
   1b988:	ldr	x23, [sp, #16]
   1b98c:	ldp	x29, x30, [sp], #64
   1b990:	ret
   1b994:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1b998:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1b99c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1b9a0:	add	x0, x0, #0xe8d
   1b9a4:	add	x1, x1, #0x130
   1b9a8:	add	x3, x3, #0x169
   1b9ac:	mov	w2, #0x15a                 	// #346
   1b9b0:	bl	8210 <__assert_fail@plt>
   1b9b4:	sub	sp, sp, #0x120
   1b9b8:	stp	x29, x30, [sp, #256]
   1b9bc:	add	x29, sp, #0x100
   1b9c0:	add	x9, sp, #0x80
   1b9c4:	mov	x10, sp
   1b9c8:	mov	x11, #0xffffffffffffffd0    	// #-48
   1b9cc:	add	x8, x29, #0x20
   1b9d0:	movk	x11, #0xff80, lsl #32
   1b9d4:	add	x9, x9, #0x30
   1b9d8:	add	x10, x10, #0x80
   1b9dc:	stp	x8, x9, [x29, #-32]
   1b9e0:	stp	x10, x11, [x29, #-16]
   1b9e4:	stp	q1, q2, [sp, #16]
   1b9e8:	str	q0, [sp]
   1b9ec:	ldp	q0, q1, [x29, #-32]
   1b9f0:	stp	x28, x19, [sp, #272]
   1b9f4:	mov	x19, x0
   1b9f8:	stp	x2, x3, [sp, #128]
   1b9fc:	sub	x0, x29, #0x28
   1ba00:	sub	x2, x29, #0x50
   1ba04:	stp	x4, x5, [sp, #144]
   1ba08:	stp	x6, x7, [sp, #160]
   1ba0c:	stp	q3, q4, [sp, #48]
   1ba10:	stp	q5, q6, [sp, #80]
   1ba14:	str	q7, [sp, #112]
   1ba18:	stp	q0, q1, [x29, #-80]
   1ba1c:	bl	7e10 <vasprintf@plt>
   1ba20:	tbnz	w0, #31, 1ba34 <scols_init_debug@@SMARTCOLS_2.25+0x83a4>
   1ba24:	ldur	x1, [x29, #-40]
   1ba28:	mov	x0, x19
   1ba2c:	bl	1b8a8 <scols_init_debug@@SMARTCOLS_2.25+0x8218>
   1ba30:	b	1ba38 <scols_init_debug@@SMARTCOLS_2.25+0x83a8>
   1ba34:	mov	w0, #0xfffffff4            	// #-12
   1ba38:	ldp	x28, x19, [sp, #272]
   1ba3c:	ldp	x29, x30, [sp, #256]
   1ba40:	add	sp, sp, #0x120
   1ba44:	ret
   1ba48:	sub	sp, sp, #0x40
   1ba4c:	stp	x29, x30, [sp, #32]
   1ba50:	str	x19, [sp, #48]
   1ba54:	ldp	q1, q0, [x2]
   1ba58:	add	x29, sp, #0x20
   1ba5c:	mov	x19, x0
   1ba60:	add	x0, x29, #0x18
   1ba64:	mov	x2, sp
   1ba68:	stp	q1, q0, [sp]
   1ba6c:	bl	7e10 <vasprintf@plt>
   1ba70:	tbnz	w0, #31, 1ba84 <scols_init_debug@@SMARTCOLS_2.25+0x83f4>
   1ba74:	ldr	x1, [x29, #24]
   1ba78:	mov	x0, x19
   1ba7c:	bl	1b8a8 <scols_init_debug@@SMARTCOLS_2.25+0x8218>
   1ba80:	b	1ba88 <scols_init_debug@@SMARTCOLS_2.25+0x83f8>
   1ba84:	mov	w0, #0xfffffff4            	// #-12
   1ba88:	ldr	x19, [sp, #48]
   1ba8c:	ldp	x29, x30, [sp, #32]
   1ba90:	add	sp, sp, #0x40
   1ba94:	ret
   1ba98:	stp	x29, x30, [sp, #-32]!
   1ba9c:	str	x19, [sp, #16]
   1baa0:	mov	x29, sp
   1baa4:	mov	x19, x0
   1baa8:	bl	1b24c <scols_init_debug@@SMARTCOLS_2.25+0x7bbc>
   1baac:	cmp	w0, #0x2
   1bab0:	b.cc	1bae8 <scols_init_debug@@SMARTCOLS_2.25+0x8458>  // b.lo, b.ul, b.last
   1bab4:	lsr	w8, w0, #1
   1bab8:	cbz	w8, 1bae8 <scols_init_debug@@SMARTCOLS_2.25+0x8458>
   1babc:	sub	w9, w0, #0x1
   1bac0:	mov	x10, x19
   1bac4:	mov	w11, w9
   1bac8:	lsl	x11, x11, #3
   1bacc:	ldr	x12, [x19, x11]
   1bad0:	ldr	x13, [x10]
   1bad4:	sub	x8, x8, #0x1
   1bad8:	sub	w9, w9, #0x1
   1badc:	str	x12, [x10], #8
   1bae0:	str	x13, [x19, x11]
   1bae4:	cbnz	x8, 1bac4 <scols_init_debug@@SMARTCOLS_2.25+0x8434>
   1bae8:	mov	x0, x19
   1baec:	ldr	x19, [sp, #16]
   1baf0:	ldp	x29, x30, [sp], #32
   1baf4:	ret
   1baf8:	sub	sp, sp, #0x120
   1bafc:	stp	x29, x30, [sp, #192]
   1bb00:	stp	x28, x27, [sp, #208]
   1bb04:	stp	x26, x25, [sp, #224]
   1bb08:	stp	x24, x23, [sp, #240]
   1bb0c:	stp	x22, x21, [sp, #256]
   1bb10:	stp	x20, x19, [sp, #272]
   1bb14:	str	x0, [sp, #184]
   1bb18:	ldp	w9, w2, [x1]
   1bb1c:	ldp	w20, w13, [x0]
   1bb20:	ldp	w24, w22, [x1, #16]
   1bb24:	ldp	w4, w5, [x0, #8]
   1bb28:	ldr	w26, [x0, #16]
   1bb2c:	ldp	w3, w23, [x1, #8]
   1bb30:	rev	w6, w9
   1bb34:	ror	w21, w20, #27
   1bb38:	ldp	w25, w18, [x1, #24]
   1bb3c:	ldp	w17, w16, [x1, #32]
   1bb40:	ldp	w15, w14, [x1, #40]
   1bb44:	ldp	w12, w11, [x1, #48]
   1bb48:	ldp	w10, w8, [x1, #56]
   1bb4c:	bic	w7, w5, w13
   1bb50:	and	w19, w4, w13
   1bb54:	mov	w0, w20
   1bb58:	rev	w1, w22
   1bb5c:	add	w22, w6, w21
   1bb60:	mov	w30, #0x7999                	// #31129
   1bb64:	stp	w4, w13, [sp, #176]
   1bb68:	ror	w13, w13, #2
   1bb6c:	mov	w29, w0
   1bb70:	orr	w7, w19, w7
   1bb74:	add	w22, w22, w26
   1bb78:	stp	w26, w5, [sp, #168]
   1bb7c:	movk	w30, #0x5a82, lsl #16
   1bb80:	mov	w28, w5
   1bb84:	bic	w20, w4, w20
   1bb88:	rev	w5, w2
   1bb8c:	and	w19, w13, w29
   1bb90:	add	w22, w22, w7
   1bb94:	mov	w27, w4
   1bb98:	rev	w4, w3
   1bb9c:	rev	w3, w23
   1bba0:	add	w23, w5, w28
   1bba4:	orr	w20, w19, w20
   1bba8:	add	w22, w22, w30
   1bbac:	ror	w9, w0, #2
   1bbb0:	add	w20, w23, w20
   1bbb4:	ror	w23, w22, #27
   1bbb8:	add	w19, w3, w13
   1bbbc:	bic	w13, w13, w22
   1bbc0:	add	w20, w20, w23
   1bbc4:	and	w23, w9, w22
   1bbc8:	add	w21, w4, w27
   1bbcc:	orr	w23, w23, w13
   1bbd0:	add	w20, w20, w30
   1bbd4:	rev	w2, w24
   1bbd8:	ror	w22, w22, #2
   1bbdc:	add	w21, w21, w23
   1bbe0:	ror	w23, w20, #27
   1bbe4:	add	w7, w2, w9
   1bbe8:	bic	w9, w9, w20
   1bbec:	add	w21, w21, w23
   1bbf0:	and	w23, w22, w20
   1bbf4:	rev	w18, w18
   1bbf8:	orr	w23, w23, w9
   1bbfc:	add	w21, w21, w30
   1bc00:	eor	w5, w3, w5
   1bc04:	eor	w3, w1, w3
   1bc08:	eor	w13, w18, w1
   1bc0c:	add	w24, w1, w22
   1bc10:	ror	w20, w20, #2
   1bc14:	add	w1, w19, w23
   1bc18:	ror	w19, w21, #27
   1bc1c:	bic	w22, w22, w21
   1bc20:	add	w19, w1, w19
   1bc24:	and	w1, w20, w21
   1bc28:	str	w0, [sp, #164]
   1bc2c:	rev	w0, w25
   1bc30:	rev	w17, w17
   1bc34:	orr	w22, w1, w22
   1bc38:	add	w19, w19, w30
   1bc3c:	eor	w6, w4, w6
   1bc40:	eor	w4, w2, w4
   1bc44:	eor	w2, w0, w2
   1bc48:	eor	w9, w17, w0
   1bc4c:	add	w23, w0, w20
   1bc50:	ror	w21, w21, #2
   1bc54:	add	w0, w7, w22
   1bc58:	ror	w7, w19, #27
   1bc5c:	bic	w20, w20, w19
   1bc60:	add	w7, w0, w7
   1bc64:	and	w0, w21, w19
   1bc68:	orr	w20, w0, w20
   1bc6c:	add	w7, w7, w30
   1bc70:	rev	w16, w16
   1bc74:	ror	w19, w19, #2
   1bc78:	add	w20, w24, w20
   1bc7c:	ror	w22, w7, #27
   1bc80:	eor	w1, w16, w18
   1bc84:	add	w18, w18, w21
   1bc88:	bic	w21, w21, w7
   1bc8c:	add	w20, w20, w22
   1bc90:	and	w22, w19, w7
   1bc94:	orr	w21, w22, w21
   1bc98:	add	w20, w20, w30
   1bc9c:	rev	w15, w15
   1bca0:	ror	w7, w7, #2
   1bca4:	add	w21, w23, w21
   1bca8:	ror	w23, w20, #27
   1bcac:	eor	w0, w15, w17
   1bcb0:	eor	w6, w6, w17
   1bcb4:	add	w17, w17, w19
   1bcb8:	bic	w19, w19, w20
   1bcbc:	add	w21, w21, w23
   1bcc0:	and	w23, w7, w20
   1bcc4:	rev	w14, w14
   1bcc8:	orr	w19, w23, w19
   1bccc:	add	w21, w21, w30
   1bcd0:	eor	w22, w14, w16
   1bcd4:	eor	w5, w5, w16
   1bcd8:	add	w24, w16, w7
   1bcdc:	ror	w20, w20, #2
   1bce0:	add	w16, w18, w19
   1bce4:	ror	w18, w21, #27
   1bce8:	bic	w7, w7, w21
   1bcec:	add	w18, w16, w18
   1bcf0:	and	w16, w20, w21
   1bcf4:	orr	w7, w16, w7
   1bcf8:	add	w18, w18, w30
   1bcfc:	rev	w12, w12
   1bd00:	ror	w19, w21, #2
   1bd04:	add	w17, w17, w7
   1bd08:	ror	w7, w18, #27
   1bd0c:	eor	w23, w12, w15
   1bd10:	eor	w4, w4, w15
   1bd14:	add	w15, w15, w20
   1bd18:	bic	w20, w20, w18
   1bd1c:	add	w17, w17, w7
   1bd20:	and	w7, w19, w18
   1bd24:	rev	w10, w10
   1bd28:	rev	w8, w8
   1bd2c:	orr	w7, w7, w20
   1bd30:	add	w17, w17, w30
   1bd34:	rev	w11, w11
   1bd38:	ror	w18, w18, #2
   1bd3c:	add	w7, w24, w7
   1bd40:	ror	w21, w17, #27
   1bd44:	eor	w5, w5, w10
   1bd48:	eor	w4, w4, w8
   1bd4c:	eor	w16, w11, w14
   1bd50:	eor	w3, w3, w14
   1bd54:	add	w14, w14, w19
   1bd58:	bic	w19, w19, w17
   1bd5c:	add	w7, w7, w21
   1bd60:	and	w21, w18, w17
   1bd64:	eor	w13, w13, w11
   1bd68:	eor	w24, w9, w10
   1bd6c:	eor	w9, w6, w11
   1bd70:	ror	w27, w5, #31
   1bd74:	ror	w5, w4, #31
   1bd78:	orr	w19, w21, w19
   1bd7c:	ror	w6, w9, #31
   1bd80:	eor	w4, w13, w5
   1bd84:	eor	w9, w22, w27
   1bd88:	eor	w13, w23, w5
   1bd8c:	mov	w22, w5
   1bd90:	add	w5, w7, w30
   1bd94:	ror	w17, w17, #2
   1bd98:	add	w15, w15, w19
   1bd9c:	ror	w7, w5, #27
   1bda0:	eor	w20, w10, w12
   1bda4:	eor	w2, w2, w12
   1bda8:	add	w12, w12, w18
   1bdac:	bic	w18, w18, w5
   1bdb0:	add	w15, w15, w7
   1bdb4:	and	w7, w17, w5
   1bdb8:	orr	w18, w7, w18
   1bdbc:	add	w15, w15, w30
   1bdc0:	ror	w5, w5, #2
   1bdc4:	add	w14, w14, w18
   1bdc8:	ror	w18, w15, #27
   1bdcc:	eor	w21, w8, w11
   1bdd0:	add	w11, w11, w17
   1bdd4:	bic	w17, w17, w15
   1bdd8:	add	w14, w14, w18
   1bddc:	and	w18, w5, w15
   1bde0:	orr	w17, w18, w17
   1bde4:	add	w14, w14, w30
   1bde8:	ror	w15, w15, #2
   1bdec:	add	w12, w12, w17
   1bdf0:	ror	w17, w14, #27
   1bdf4:	eor	w7, w6, w10
   1bdf8:	add	w10, w10, w5
   1bdfc:	bic	w5, w5, w14
   1be00:	add	w12, w12, w17
   1be04:	and	w17, w15, w14
   1be08:	orr	w17, w17, w5
   1be0c:	add	w12, w12, w30
   1be10:	ror	w14, w14, #2
   1be14:	add	w11, w11, w17
   1be18:	ror	w17, w12, #27
   1be1c:	eor	w1, w1, w8
   1be20:	eor	w3, w3, w6
   1be24:	eor	w0, w0, w6
   1be28:	eor	w18, w27, w8
   1be2c:	eor	w5, w22, w6
   1be30:	add	w8, w8, w15
   1be34:	bic	w15, w15, w12
   1be38:	add	w11, w11, w17
   1be3c:	and	w17, w14, w12
   1be40:	add	w6, w6, w14
   1be44:	eor	w2, w2, w27
   1be48:	orr	w15, w17, w15
   1be4c:	str	w6, [sp, #160]
   1be50:	add	w6, w11, w30
   1be54:	mov	w25, w22
   1be58:	str	w22, [sp, #144]
   1be5c:	ror	w3, w3, #31
   1be60:	ror	w22, w2, #31
   1be64:	add	w10, w10, w15
   1be68:	ror	w11, w6, #27
   1be6c:	ror	w19, w4, #31
   1be70:	eor	w2, w24, w3
   1be74:	eor	w16, w16, w3
   1be78:	mov	w23, w3
   1be7c:	eor	w3, w20, w22
   1be80:	ror	w20, w12, #2
   1be84:	add	w10, w10, w11
   1be88:	eor	w1, w1, w22
   1be8c:	eor	w0, w0, w19
   1be90:	bic	w12, w14, w6
   1be94:	stp	w20, w10, [sp, #148]
   1be98:	and	w10, w20, w6
   1be9c:	orr	w10, w10, w12
   1bea0:	ror	w14, w2, #31
   1bea4:	ror	w15, w1, #31
   1bea8:	ror	w0, w0, #31
   1beac:	add	w8, w8, w10
   1beb0:	eor	w9, w9, w14
   1beb4:	eor	w10, w13, w15
   1beb8:	eor	w12, w16, w0
   1bebc:	eor	w4, w21, w19
   1bec0:	str	w6, [sp, #156]
   1bec4:	eor	w13, w7, w14
   1bec8:	mov	w7, w14
   1becc:	eor	w14, w18, w15
   1bed0:	mov	w6, w15
   1bed4:	eor	w15, w5, w0
   1bed8:	mov	w5, w0
   1bedc:	ror	w0, w9, #31
   1bee0:	ror	w18, w10, #31
   1bee4:	ror	w16, w12, #31
   1bee8:	eor	w17, w23, w27
   1beec:	eor	w11, w22, w25
   1bef0:	stp	w8, w23, [sp, #136]
   1bef4:	eor	w8, w19, w23
   1bef8:	eor	w9, w3, w0
   1befc:	eor	w10, w4, w18
   1bf00:	eor	w12, w13, w16
   1bf04:	eor	w13, w17, w0
   1bf08:	mov	w2, w0
   1bf0c:	eor	w11, w11, w18
   1bf10:	mov	w1, w18
   1bf14:	eor	w8, w8, w16
   1bf18:	mov	w0, w16
   1bf1c:	ror	w18, w9, #31
   1bf20:	ror	w17, w10, #31
   1bf24:	ror	w16, w12, #31
   1bf28:	eor	w9, w14, w18
   1bf2c:	eor	w10, w15, w17
   1bf30:	eor	w12, w13, w16
   1bf34:	eor	w13, w7, w22
   1bf38:	eor	w13, w13, w18
   1bf3c:	ror	w4, w9, #31
   1bf40:	ror	w10, w10, #31
   1bf44:	ror	w12, w12, #31
   1bf48:	eor	w14, w6, w19
   1bf4c:	eor	w15, w5, w7
   1bf50:	eor	w9, w11, w4
   1bf54:	eor	w8, w8, w10
   1bf58:	mov	w3, w10
   1bf5c:	eor	w10, w13, w12
   1bf60:	eor	w11, w2, w6
   1bf64:	stp	w6, w7, [sp, #120]
   1bf68:	eor	w14, w14, w17
   1bf6c:	stp	w2, w5, [sp, #112]
   1bf70:	eor	w15, w15, w16
   1bf74:	mov	w7, w16
   1bf78:	mov	w16, w12
   1bf7c:	eor	w11, w11, w4
   1bf80:	eor	w12, w1, w5
   1bf84:	eor	w13, w0, w2
   1bf88:	ror	w9, w9, #31
   1bf8c:	ror	w5, w8, #31
   1bf90:	ror	w2, w10, #31
   1bf94:	eor	w8, w14, w9
   1bf98:	mov	w14, w9
   1bf9c:	eor	w9, w15, w5
   1bfa0:	eor	w10, w11, w2
   1bfa4:	eor	w11, w18, w1
   1bfa8:	stp	w0, w1, [sp, #104]
   1bfac:	eor	w12, w12, w3
   1bfb0:	eor	w13, w13, w16
   1bfb4:	eor	w11, w11, w14
   1bfb8:	mov	w1, w14
   1bfbc:	eor	w14, w17, w0
   1bfc0:	ror	w6, w8, #31
   1bfc4:	ror	w0, w9, #31
   1bfc8:	stp	w17, w18, [sp, #96]
   1bfcc:	eor	w15, w7, w18
   1bfd0:	ror	w18, w10, #31
   1bfd4:	eor	w8, w12, w6
   1bfd8:	eor	w9, w13, w0
   1bfdc:	eor	w14, w14, w5
   1bfe0:	stp	w4, w7, [sp, #88]
   1bfe4:	eor	w15, w15, w2
   1bfe8:	eor	w10, w11, w18
   1bfec:	eor	w11, w4, w17
   1bff0:	eor	w12, w3, w7
   1bff4:	eor	w13, w16, w4
   1bff8:	ror	w7, w8, #31
   1bffc:	ror	w4, w9, #31
   1c000:	eor	w11, w11, w6
   1c004:	ror	w17, w10, #31
   1c008:	eor	w8, w14, w7
   1c00c:	eor	w9, w15, w4
   1c010:	stp	w16, w3, [sp, #80]
   1c014:	eor	w12, w12, w0
   1c018:	eor	w13, w13, w18
   1c01c:	eor	w10, w11, w17
   1c020:	stp	w5, w1, [sp, #72]
   1c024:	eor	w11, w1, w3
   1c028:	eor	w15, w2, w1
   1c02c:	ror	w3, w8, #31
   1c030:	ror	w1, w9, #31
   1c034:	eor	w11, w11, w7
   1c038:	eor	w14, w5, w16
   1c03c:	ror	w16, w10, #31
   1c040:	eor	w8, w12, w3
   1c044:	eor	w9, w13, w1
   1c048:	eor	w14, w14, w4
   1c04c:	eor	w15, w15, w17
   1c050:	eor	w10, w11, w16
   1c054:	eor	w11, w6, w5
   1c058:	ror	w26, w8, #31
   1c05c:	ror	w28, w9, #31
   1c060:	eor	w11, w11, w3
   1c064:	eor	w12, w0, w2
   1c068:	eor	w13, w18, w6
   1c06c:	ror	w29, w10, #31
   1c070:	eor	w8, w14, w26
   1c074:	eor	w9, w15, w28
   1c078:	eor	w12, w12, w1
   1c07c:	eor	w13, w13, w16
   1c080:	eor	w10, w11, w29
   1c084:	eor	w11, w7, w0
   1c088:	ror	w21, w8, #31
   1c08c:	ror	w24, w9, #31
   1c090:	stp	w19, w22, [sp, #128]
   1c094:	eor	w11, w11, w26
   1c098:	eor	w14, w4, w18
   1c09c:	eor	w15, w17, w7
   1c0a0:	ror	w22, w10, #31
   1c0a4:	eor	w8, w12, w21
   1c0a8:	eor	w9, w13, w24
   1c0ac:	stp	w4, w7, [sp, #48]
   1c0b0:	eor	w14, w14, w28
   1c0b4:	eor	w15, w15, w29
   1c0b8:	eor	w10, w11, w22
   1c0bc:	eor	w11, w3, w4
   1c0c0:	ror	w4, w8, #31
   1c0c4:	ror	w20, w9, #31
   1c0c8:	stp	w6, w2, [sp, #64]
   1c0cc:	eor	w11, w11, w21
   1c0d0:	eor	w12, w1, w17
   1c0d4:	eor	w13, w16, w3
   1c0d8:	ror	w6, w10, #31
   1c0dc:	eor	w8, w14, w4
   1c0e0:	eor	w9, w15, w20
   1c0e4:	eor	w12, w12, w24
   1c0e8:	eor	w13, w13, w22
   1c0ec:	eor	w10, w11, w6
   1c0f0:	eor	w11, w26, w1
   1c0f4:	eor	w14, w28, w16
   1c0f8:	ror	w2, w8, #31
   1c0fc:	ror	w5, w9, #31
   1c100:	stp	w3, w17, [sp, #40]
   1c104:	eor	w11, w11, w4
   1c108:	eor	w17, w14, w20
   1c10c:	eor	w14, w29, w26
   1c110:	ror	w3, w10, #31
   1c114:	eor	w8, w12, w2
   1c118:	eor	w9, w13, w5
   1c11c:	stp	w18, w0, [sp, #56]
   1c120:	stp	w16, w1, [sp, #32]
   1c124:	eor	w18, w14, w6
   1c128:	eor	w10, w11, w3
   1c12c:	eor	w11, w21, w28
   1c130:	ror	w0, w8, #31
   1c134:	ror	w1, w9, #31
   1c138:	eor	w12, w11, w2
   1c13c:	eor	w11, w24, w29
   1c140:	ror	w16, w10, #31
   1c144:	eor	w8, w17, w0
   1c148:	eor	w10, w18, w1
   1c14c:	eor	w7, w11, w5
   1c150:	eor	w11, w22, w21
   1c154:	eor	w12, w12, w16
   1c158:	ror	w13, w8, #31
   1c15c:	ror	w14, w10, #31
   1c160:	eor	w17, w5, w6
   1c164:	eor	w19, w11, w3
   1c168:	eor	w9, w20, w22
   1c16c:	ror	w15, w12, #31
   1c170:	eor	w8, w7, w13
   1c174:	eor	w7, w17, w14
   1c178:	eor	w17, w3, w2
   1c17c:	eor	w23, w9, w1
   1c180:	eor	w9, w6, w4
   1c184:	eor	w18, w19, w14
   1c188:	eor	w19, w17, w15
   1c18c:	ror	w17, w8, #31
   1c190:	eor	w25, w9, w16
   1c194:	ror	w18, w18, #31
   1c198:	eor	w8, w23, w17
   1c19c:	eor	w23, w1, w3
   1c1a0:	eor	w25, w25, w18
   1c1a4:	eor	w10, w23, w18
   1c1a8:	ror	w23, w8, #31
   1c1ac:	ror	w9, w25, #31
   1c1b0:	eor	w8, w7, w23
   1c1b4:	eor	w7, w14, w16
   1c1b8:	eor	w19, w19, w9
   1c1bc:	str	w9, [sp, #28]
   1c1c0:	eor	w9, w7, w9
   1c1c4:	ror	w7, w8, #31
   1c1c8:	eor	w8, w10, w7
   1c1cc:	ror	w8, w8, #31
   1c1d0:	ror	w19, w19, #31
   1c1d4:	eor	w10, w18, w15
   1c1d8:	str	w8, [sp, #20]
   1c1dc:	eor	w8, w9, w8
   1c1e0:	ldp	w25, w9, [sp, #160]
   1c1e4:	eor	w10, w10, w19
   1c1e8:	ror	w8, w8, #31
   1c1ec:	str	w8, [sp, #24]
   1c1f0:	eor	w8, w10, w8
   1c1f4:	ror	w8, w8, #31
   1c1f8:	add	w8, w9, w8
   1c1fc:	str	w8, [sp, #164]
   1c200:	ldr	w8, [sp, #152]
   1c204:	ldr	w10, [sp, #136]
   1c208:	add	w8, w8, w30
   1c20c:	ror	w9, w8, #27
   1c210:	add	w11, w10, w9
   1c214:	ldr	w9, [sp, #156]
   1c218:	ldr	w10, [sp, #148]
   1c21c:	add	w11, w11, w30
   1c220:	ror	w9, w9, #2
   1c224:	add	w12, w27, w10
   1c228:	bic	w10, w10, w8
   1c22c:	and	w27, w9, w8
   1c230:	orr	w10, w27, w10
   1c234:	add	w10, w25, w10
   1c238:	ldr	w25, [sp, #144]
   1c23c:	ror	w27, w11, #27
   1c240:	ror	w8, w8, #2
   1c244:	add	w10, w10, w27
   1c248:	add	w27, w25, w9
   1c24c:	bic	w9, w9, w11
   1c250:	and	w25, w8, w11
   1c254:	orr	w9, w25, w9
   1c258:	add	w10, w10, w30
   1c25c:	add	w9, w12, w9
   1c260:	ror	w12, w10, #27
   1c264:	add	w9, w9, w12
   1c268:	ldr	w12, [sp, #140]
   1c26c:	ror	w11, w11, #2
   1c270:	and	w25, w11, w10
   1c274:	add	w9, w9, w30
   1c278:	add	w12, w12, w8
   1c27c:	bic	w8, w8, w10
   1c280:	orr	w8, w25, w8
   1c284:	add	w8, w27, w8
   1c288:	ror	w25, w9, #27
   1c28c:	add	w8, w8, w25
   1c290:	ldr	w25, [sp, #132]
   1c294:	ror	w10, w10, #2
   1c298:	and	w27, w10, w9
   1c29c:	add	w8, w8, w30
   1c2a0:	add	w25, w25, w11
   1c2a4:	bic	w11, w11, w9
   1c2a8:	orr	w11, w27, w11
   1c2ac:	add	w11, w12, w11
   1c2b0:	ror	w12, w8, #27
   1c2b4:	add	w11, w11, w12
   1c2b8:	ldr	w12, [sp, #128]
   1c2bc:	ror	w9, w9, #2
   1c2c0:	add	w11, w11, w30
   1c2c4:	ror	w27, w8, #2
   1c2c8:	add	w12, w12, w10
   1c2cc:	eor	w10, w9, w10
   1c2d0:	eor	w10, w10, w8
   1c2d4:	add	w10, w25, w10
   1c2d8:	ror	w25, w11, #27
   1c2dc:	add	w10, w10, w25
   1c2e0:	ldr	w25, [sp, #124]
   1c2e4:	eor	w8, w27, w9
   1c2e8:	eor	w8, w8, w11
   1c2ec:	ror	w11, w11, #2
   1c2f0:	add	w25, w25, w9
   1c2f4:	add	w9, w12, w8
   1c2f8:	mov	w8, #0xeba1                	// #60321
   1c2fc:	movk	w8, #0x6ed9, lsl #16
   1c300:	add	w10, w10, w8
   1c304:	ror	w12, w10, #27
   1c308:	add	w9, w9, w12
   1c30c:	ldr	w12, [sp, #120]
   1c310:	add	w9, w9, w8
   1c314:	add	w12, w12, w27
   1c318:	eor	w27, w11, w27
   1c31c:	eor	w27, w27, w10
   1c320:	add	w25, w25, w27
   1c324:	ror	w27, w9, #27
   1c328:	add	w25, w25, w27
   1c32c:	ldr	w27, [sp, #116]
   1c330:	ror	w10, w10, #2
   1c334:	add	w27, w27, w11
   1c338:	eor	w11, w10, w11
   1c33c:	eor	w11, w11, w9
   1c340:	add	w11, w12, w11
   1c344:	add	w12, w25, w8
   1c348:	ror	w25, w12, #27
   1c34c:	add	w11, w11, w25
   1c350:	ldr	w25, [sp, #112]
   1c354:	ror	w9, w9, #2
   1c358:	add	w11, w11, w8
   1c35c:	add	w25, w25, w10
   1c360:	eor	w10, w9, w10
   1c364:	eor	w10, w10, w12
   1c368:	add	w10, w27, w10
   1c36c:	ror	w27, w11, #27
   1c370:	add	w10, w10, w27
   1c374:	ldr	w27, [sp, #108]
   1c378:	ror	w12, w12, #2
   1c37c:	add	w10, w10, w8
   1c380:	add	w27, w27, w9
   1c384:	eor	w9, w12, w9
   1c388:	eor	w9, w9, w11
   1c38c:	add	w9, w25, w9
   1c390:	ror	w25, w10, #27
   1c394:	add	w9, w9, w25
   1c398:	ldr	w25, [sp, #104]
   1c39c:	ror	w11, w11, #2
   1c3a0:	add	w9, w9, w8
   1c3a4:	add	w25, w25, w12
   1c3a8:	eor	w12, w11, w12
   1c3ac:	eor	w12, w12, w10
   1c3b0:	add	w12, w27, w12
   1c3b4:	ror	w27, w9, #27
   1c3b8:	add	w12, w12, w27
   1c3bc:	ldr	w27, [sp, #100]
   1c3c0:	ror	w10, w10, #2
   1c3c4:	add	w12, w12, w8
   1c3c8:	add	w27, w27, w11
   1c3cc:	eor	w11, w10, w11
   1c3d0:	eor	w11, w11, w9
   1c3d4:	add	w11, w25, w11
   1c3d8:	ror	w25, w12, #27
   1c3dc:	add	w11, w11, w25
   1c3e0:	ldr	w25, [sp, #96]
   1c3e4:	ror	w9, w9, #2
   1c3e8:	add	w11, w11, w8
   1c3ec:	add	w25, w25, w10
   1c3f0:	eor	w10, w9, w10
   1c3f4:	eor	w10, w10, w12
   1c3f8:	add	w10, w27, w10
   1c3fc:	ror	w27, w11, #27
   1c400:	add	w10, w10, w27
   1c404:	ldr	w27, [sp, #92]
   1c408:	ror	w12, w12, #2
   1c40c:	add	w10, w10, w8
   1c410:	add	w27, w27, w9
   1c414:	eor	w9, w12, w9
   1c418:	eor	w9, w9, w11
   1c41c:	add	w9, w25, w9
   1c420:	ror	w25, w10, #27
   1c424:	add	w9, w9, w25
   1c428:	ldr	w25, [sp, #88]
   1c42c:	ror	w11, w11, #2
   1c430:	add	w9, w9, w8
   1c434:	add	w25, w25, w12
   1c438:	eor	w12, w11, w12
   1c43c:	eor	w12, w12, w10
   1c440:	add	w12, w27, w12
   1c444:	ror	w27, w9, #27
   1c448:	add	w12, w12, w27
   1c44c:	ldr	w27, [sp, #84]
   1c450:	ror	w10, w10, #2
   1c454:	add	w12, w12, w8
   1c458:	add	w27, w27, w11
   1c45c:	eor	w11, w10, w11
   1c460:	eor	w11, w11, w9
   1c464:	add	w11, w25, w11
   1c468:	ror	w25, w12, #27
   1c46c:	add	w11, w11, w25
   1c470:	ldr	w25, [sp, #80]
   1c474:	ror	w9, w9, #2
   1c478:	add	w11, w11, w8
   1c47c:	add	w25, w25, w10
   1c480:	eor	w10, w9, w10
   1c484:	eor	w10, w10, w12
   1c488:	add	w10, w27, w10
   1c48c:	ror	w27, w11, #27
   1c490:	add	w10, w10, w27
   1c494:	ldr	w27, [sp, #76]
   1c498:	ror	w12, w12, #2
   1c49c:	add	w10, w10, w8
   1c4a0:	add	w27, w27, w9
   1c4a4:	eor	w9, w12, w9
   1c4a8:	eor	w9, w9, w11
   1c4ac:	add	w9, w25, w9
   1c4b0:	ror	w25, w10, #27
   1c4b4:	add	w9, w9, w25
   1c4b8:	ldr	w25, [sp, #72]
   1c4bc:	ror	w11, w11, #2
   1c4c0:	add	w9, w9, w8
   1c4c4:	add	w25, w25, w12
   1c4c8:	eor	w12, w11, w12
   1c4cc:	eor	w12, w12, w10
   1c4d0:	add	w12, w27, w12
   1c4d4:	ror	w27, w9, #27
   1c4d8:	add	w12, w12, w27
   1c4dc:	ldr	w27, [sp, #68]
   1c4e0:	ror	w10, w10, #2
   1c4e4:	add	w12, w12, w8
   1c4e8:	add	w27, w27, w11
   1c4ec:	eor	w11, w10, w11
   1c4f0:	eor	w11, w11, w9
   1c4f4:	add	w11, w25, w11
   1c4f8:	ror	w25, w12, #27
   1c4fc:	add	w11, w11, w25
   1c500:	ldr	w25, [sp, #64]
   1c504:	ror	w9, w9, #2
   1c508:	add	w11, w11, w8
   1c50c:	add	w25, w25, w10
   1c510:	eor	w10, w9, w10
   1c514:	eor	w10, w10, w12
   1c518:	add	w10, w27, w10
   1c51c:	ror	w27, w11, #27
   1c520:	add	w10, w10, w27
   1c524:	ldr	w27, [sp, #60]
   1c528:	ror	w12, w12, #2
   1c52c:	add	w10, w10, w8
   1c530:	add	w27, w27, w9
   1c534:	eor	w9, w12, w9
   1c538:	eor	w9, w9, w11
   1c53c:	add	w9, w25, w9
   1c540:	ror	w25, w10, #27
   1c544:	add	w9, w9, w25
   1c548:	ldr	w25, [sp, #56]
   1c54c:	ror	w11, w11, #2
   1c550:	add	w9, w9, w8
   1c554:	add	w25, w25, w12
   1c558:	eor	w12, w11, w12
   1c55c:	eor	w12, w12, w10
   1c560:	add	w12, w27, w12
   1c564:	ror	w27, w9, #27
   1c568:	add	w12, w12, w27
   1c56c:	ldr	w27, [sp, #52]
   1c570:	ror	w10, w10, #2
   1c574:	add	w12, w12, w8
   1c578:	add	w27, w27, w11
   1c57c:	eor	w11, w10, w11
   1c580:	eor	w11, w11, w9
   1c584:	add	w11, w25, w11
   1c588:	ror	w25, w12, #27
   1c58c:	add	w11, w11, w25
   1c590:	ldr	w25, [sp, #48]
   1c594:	ror	w9, w9, #2
   1c598:	orr	w30, w12, w9
   1c59c:	add	w8, w11, w8
   1c5a0:	add	w25, w25, w10
   1c5a4:	and	w10, w30, w10
   1c5a8:	and	w11, w12, w9
   1c5ac:	orr	w10, w10, w11
   1c5b0:	add	w10, w27, w10
   1c5b4:	ror	w11, w8, #27
   1c5b8:	add	w10, w10, w11
   1c5bc:	ldr	w11, [sp, #44]
   1c5c0:	ror	w12, w12, #2
   1c5c4:	orr	w27, w8, w12
   1c5c8:	add	w11, w11, w9
   1c5cc:	and	w9, w27, w9
   1c5d0:	and	w27, w8, w12
   1c5d4:	orr	w9, w9, w27
   1c5d8:	mov	w27, #0xbcdc                	// #48348
   1c5dc:	movk	w27, #0x8f1b, lsl #16
   1c5e0:	add	w10, w10, w27
   1c5e4:	add	w9, w25, w9
   1c5e8:	ror	w25, w10, #27
   1c5ec:	add	w9, w9, w25
   1c5f0:	ldr	w25, [sp, #40]
   1c5f4:	ror	w8, w8, #2
   1c5f8:	orr	w30, w10, w8
   1c5fc:	add	w9, w9, w27
   1c600:	add	w25, w25, w12
   1c604:	and	w12, w30, w12
   1c608:	and	w30, w10, w8
   1c60c:	orr	w12, w12, w30
   1c610:	add	w11, w11, w12
   1c614:	ror	w12, w9, #27
   1c618:	add	w11, w11, w12
   1c61c:	ldr	w12, [sp, #36]
   1c620:	ror	w10, w10, #2
   1c624:	orr	w30, w9, w10
   1c628:	add	w11, w11, w27
   1c62c:	add	w12, w12, w8
   1c630:	and	w8, w30, w8
   1c634:	and	w30, w9, w10
   1c638:	orr	w8, w8, w30
   1c63c:	add	w8, w25, w8
   1c640:	ror	w25, w11, #27
   1c644:	add	w8, w8, w25
   1c648:	ldr	w25, [sp, #32]
   1c64c:	ror	w9, w9, #2
   1c650:	orr	w30, w11, w9
   1c654:	add	w8, w8, w27
   1c658:	add	w25, w25, w10
   1c65c:	and	w10, w30, w10
   1c660:	and	w30, w11, w9
   1c664:	orr	w10, w10, w30
   1c668:	add	w10, w12, w10
   1c66c:	ror	w12, w8, #27
   1c670:	ror	w11, w11, #2
   1c674:	add	w10, w10, w12
   1c678:	add	w12, w26, w9
   1c67c:	orr	w26, w8, w11
   1c680:	and	w9, w26, w9
   1c684:	and	w26, w8, w11
   1c688:	orr	w9, w9, w26
   1c68c:	add	w10, w10, w27
   1c690:	ror	w8, w8, #2
   1c694:	add	w9, w25, w9
   1c698:	ror	w25, w10, #27
   1c69c:	orr	w26, w10, w8
   1c6a0:	add	w9, w9, w25
   1c6a4:	add	w25, w28, w11
   1c6a8:	and	w11, w26, w11
   1c6ac:	and	w26, w10, w8
   1c6b0:	orr	w11, w11, w26
   1c6b4:	add	w9, w9, w27
   1c6b8:	ror	w10, w10, #2
   1c6bc:	add	w11, w12, w11
   1c6c0:	ror	w12, w9, #27
   1c6c4:	orr	w26, w9, w10
   1c6c8:	add	w11, w11, w12
   1c6cc:	add	w12, w29, w8
   1c6d0:	and	w8, w26, w8
   1c6d4:	and	w26, w9, w10
   1c6d8:	orr	w8, w8, w26
   1c6dc:	add	w11, w11, w27
   1c6e0:	add	w8, w25, w8
   1c6e4:	ror	w25, w11, #27
   1c6e8:	ror	w9, w9, #2
   1c6ec:	add	w8, w8, w25
   1c6f0:	orr	w25, w11, w9
   1c6f4:	add	w21, w21, w10
   1c6f8:	and	w10, w25, w10
   1c6fc:	and	w25, w11, w9
   1c700:	orr	w10, w10, w25
   1c704:	add	w8, w8, w27
   1c708:	add	w10, w12, w10
   1c70c:	ror	w12, w8, #27
   1c710:	ror	w11, w11, #2
   1c714:	add	w10, w10, w12
   1c718:	orr	w12, w8, w11
   1c71c:	and	w12, w12, w9
   1c720:	and	w25, w8, w11
   1c724:	orr	w12, w12, w25
   1c728:	add	w10, w10, w27
   1c72c:	add	w12, w21, w12
   1c730:	ror	w21, w10, #27
   1c734:	ror	w8, w8, #2
   1c738:	add	w12, w12, w21
   1c73c:	add	w21, w22, w11
   1c740:	orr	w22, w10, w8
   1c744:	and	w11, w22, w11
   1c748:	and	w22, w10, w8
   1c74c:	orr	w11, w11, w22
   1c750:	add	w9, w24, w9
   1c754:	add	w9, w9, w11
   1c758:	add	w11, w12, w27
   1c75c:	ror	w10, w10, #2
   1c760:	ror	w12, w11, #27
   1c764:	orr	w22, w11, w10
   1c768:	add	w9, w9, w12
   1c76c:	eor	w12, w4, w24
   1c770:	add	w4, w4, w8
   1c774:	and	w8, w22, w8
   1c778:	and	w22, w11, w10
   1c77c:	orr	w8, w8, w22
   1c780:	add	w9, w9, w27
   1c784:	add	w8, w21, w8
   1c788:	ror	w21, w9, #27
   1c78c:	ror	w11, w11, #2
   1c790:	add	w8, w8, w21
   1c794:	orr	w21, w9, w11
   1c798:	and	w21, w21, w10
   1c79c:	and	w22, w9, w11
   1c7a0:	orr	w21, w21, w22
   1c7a4:	add	w8, w8, w27
   1c7a8:	add	w4, w4, w21
   1c7ac:	ror	w21, w8, #27
   1c7b0:	ror	w9, w9, #2
   1c7b4:	add	w4, w4, w21
   1c7b8:	orr	w21, w8, w9
   1c7bc:	add	w6, w6, w11
   1c7c0:	and	w11, w21, w11
   1c7c4:	and	w21, w8, w9
   1c7c8:	orr	w11, w11, w21
   1c7cc:	add	w10, w20, w10
   1c7d0:	add	w10, w10, w11
   1c7d4:	add	w11, w4, w27
   1c7d8:	ror	w4, w11, #27
   1c7dc:	ror	w8, w8, #2
   1c7e0:	add	w10, w10, w4
   1c7e4:	eor	w4, w2, w20
   1c7e8:	orr	w20, w11, w8
   1c7ec:	add	w2, w2, w9
   1c7f0:	and	w9, w20, w9
   1c7f4:	and	w20, w11, w8
   1c7f8:	orr	w9, w9, w20
   1c7fc:	add	w10, w10, w27
   1c800:	ror	w11, w11, #2
   1c804:	add	w9, w6, w9
   1c808:	ror	w6, w10, #27
   1c80c:	add	w9, w9, w6
   1c810:	orr	w6, w10, w11
   1c814:	and	w6, w6, w8
   1c818:	and	w20, w10, w11
   1c81c:	orr	w6, w6, w20
   1c820:	add	w9, w9, w27
   1c824:	ror	w10, w10, #2
   1c828:	add	w2, w2, w6
   1c82c:	ror	w6, w9, #27
   1c830:	add	w2, w2, w6
   1c834:	orr	w6, w9, w10
   1c838:	add	w3, w3, w11
   1c83c:	and	w11, w6, w11
   1c840:	and	w6, w9, w10
   1c844:	add	w8, w5, w8
   1c848:	ror	w9, w9, #2
   1c84c:	add	w2, w2, w27
   1c850:	orr	w11, w11, w6
   1c854:	ror	w6, w2, #27
   1c858:	add	w8, w8, w11
   1c85c:	orr	w11, w2, w9
   1c860:	add	w8, w8, w6
   1c864:	and	w6, w2, w9
   1c868:	and	w11, w11, w10
   1c86c:	ror	w2, w2, #2
   1c870:	add	w8, w8, w27
   1c874:	orr	w11, w11, w6
   1c878:	ror	w6, w8, #27
   1c87c:	add	w11, w3, w11
   1c880:	orr	w3, w8, w2
   1c884:	add	w11, w11, w6
   1c888:	and	w6, w8, w2
   1c88c:	and	w3, w3, w9
   1c890:	orr	w3, w3, w6
   1c894:	add	w10, w0, w10
   1c898:	add	w6, w11, w27
   1c89c:	ror	w8, w8, #2
   1c8a0:	add	w10, w10, w3
   1c8a4:	ror	w11, w6, #27
   1c8a8:	add	w10, w10, w11
   1c8ac:	orr	w11, w6, w8
   1c8b0:	eor	w12, w12, w0
   1c8b4:	eor	w5, w0, w5
   1c8b8:	eor	w0, w16, w0
   1c8bc:	add	w16, w16, w2
   1c8c0:	and	w11, w11, w2
   1c8c4:	and	w2, w6, w8
   1c8c8:	orr	w2, w11, w2
   1c8cc:	add	w9, w1, w9
   1c8d0:	add	w10, w10, w27
   1c8d4:	eor	w3, w4, w13
   1c8d8:	add	w9, w9, w2
   1c8dc:	ror	w2, w10, #27
   1c8e0:	eor	w4, w5, w17
   1c8e4:	ror	w5, w6, #2
   1c8e8:	eor	w1, w13, w1
   1c8ec:	add	w9, w9, w2
   1c8f0:	eor	w2, w15, w13
   1c8f4:	add	w13, w13, w8
   1c8f8:	eor	w8, w5, w8
   1c8fc:	eor	w8, w8, w10
   1c900:	add	w9, w9, w27
   1c904:	mov	w11, #0xc1d6                	// #49622
   1c908:	add	w8, w16, w8
   1c90c:	ror	w10, w10, #2
   1c910:	ror	w6, w9, #27
   1c914:	movk	w11, #0xca62, lsl #16
   1c918:	eor	w16, w17, w14
   1c91c:	add	w14, w14, w5
   1c920:	eor	w5, w10, w5
   1c924:	add	w8, w8, w6
   1c928:	eor	w5, w5, w9
   1c92c:	add	w8, w8, w11
   1c930:	ror	w9, w9, #2
   1c934:	add	w13, w13, w5
   1c938:	ror	w5, w8, #27
   1c93c:	eor	w12, w12, w15
   1c940:	add	w15, w15, w10
   1c944:	eor	w10, w9, w10
   1c948:	add	w13, w13, w5
   1c94c:	eor	w10, w10, w8
   1c950:	ror	w8, w8, #2
   1c954:	add	w13, w13, w11
   1c958:	add	w10, w14, w10
   1c95c:	add	w14, w18, w8
   1c960:	ror	w18, w13, #27
   1c964:	add	w17, w17, w9
   1c968:	eor	w9, w8, w9
   1c96c:	add	w10, w10, w18
   1c970:	eor	w9, w9, w13
   1c974:	add	w10, w10, w11
   1c978:	ror	w13, w13, #2
   1c97c:	add	w9, w15, w9
   1c980:	ror	w15, w10, #27
   1c984:	eor	w8, w13, w8
   1c988:	add	w9, w9, w15
   1c98c:	eor	w8, w8, w10
   1c990:	add	w9, w9, w11
   1c994:	ror	w12, w12, #31
   1c998:	ror	w10, w10, #2
   1c99c:	add	w8, w17, w8
   1c9a0:	ror	w17, w9, #27
   1c9a4:	eor	w3, w3, w12
   1c9a8:	eor	w0, w0, w12
   1c9ac:	add	w12, w12, w13
   1c9b0:	eor	w13, w10, w13
   1c9b4:	add	w8, w8, w17
   1c9b8:	eor	w13, w13, w9
   1c9bc:	add	w8, w8, w11
   1c9c0:	ror	w9, w9, #2
   1c9c4:	add	w13, w14, w13
   1c9c8:	ldr	w14, [sp, #28]
   1c9cc:	ror	w17, w8, #27
   1c9d0:	add	w15, w23, w10
   1c9d4:	eor	w10, w9, w10
   1c9d8:	add	w13, w13, w17
   1c9dc:	eor	w10, w10, w8
   1c9e0:	add	w13, w13, w11
   1c9e4:	ror	w8, w8, #2
   1c9e8:	add	w10, w12, w10
   1c9ec:	ror	w17, w13, #27
   1c9f0:	add	w14, w14, w9
   1c9f4:	eor	w9, w8, w9
   1c9f8:	add	w10, w10, w17
   1c9fc:	eor	w9, w9, w13
   1ca00:	add	w10, w10, w11
   1ca04:	ror	w3, w3, #31
   1ca08:	ror	w13, w13, #2
   1ca0c:	add	w9, w15, w9
   1ca10:	ror	w17, w10, #27
   1ca14:	add	w12, w3, w8
   1ca18:	eor	w8, w13, w8
   1ca1c:	add	w9, w9, w17
   1ca20:	eor	w8, w8, w10
   1ca24:	add	w9, w9, w11
   1ca28:	ror	w10, w10, #2
   1ca2c:	add	w8, w14, w8
   1ca30:	ror	w17, w9, #27
   1ca34:	add	w15, w7, w13
   1ca38:	eor	w13, w10, w13
   1ca3c:	add	w8, w8, w17
   1ca40:	eor	w13, w13, w9
   1ca44:	add	w8, w8, w11
   1ca48:	ror	w9, w9, #2
   1ca4c:	add	w12, w12, w13
   1ca50:	ror	w17, w8, #27
   1ca54:	add	w14, w19, w10
   1ca58:	eor	w10, w9, w10
   1ca5c:	add	w12, w12, w17
   1ca60:	eor	w4, w4, w3
   1ca64:	eor	w10, w10, w8
   1ca68:	add	w12, w12, w11
   1ca6c:	ror	w4, w4, #31
   1ca70:	ror	w8, w8, #2
   1ca74:	add	w10, w15, w10
   1ca78:	ldr	w15, [sp, #20]
   1ca7c:	ror	w17, w12, #27
   1ca80:	add	w13, w4, w9
   1ca84:	eor	w9, w8, w9
   1ca88:	add	w10, w10, w17
   1ca8c:	eor	w9, w9, w12
   1ca90:	add	w10, w10, w11
   1ca94:	ror	w12, w12, #2
   1ca98:	add	w9, w14, w9
   1ca9c:	ror	w17, w10, #27
   1caa0:	eor	w0, w0, w19
   1caa4:	add	w15, w15, w8
   1caa8:	eor	w8, w12, w8
   1caac:	add	w9, w9, w17
   1cab0:	ror	w0, w0, #31
   1cab4:	eor	w8, w8, w10
   1cab8:	ror	w10, w10, #2
   1cabc:	add	w9, w9, w11
   1cac0:	add	w14, w0, w12
   1cac4:	add	w8, w13, w8
   1cac8:	eor	w12, w10, w12
   1cacc:	ror	w17, w9, #27
   1cad0:	eor	w1, w1, w23
   1cad4:	eor	w12, w12, w9
   1cad8:	add	w8, w8, w17
   1cadc:	eor	w1, w1, w4
   1cae0:	add	w12, w15, w12
   1cae4:	ldr	w15, [sp, #24]
   1cae8:	add	w8, w8, w11
   1caec:	ror	w1, w1, #31
   1caf0:	ror	w9, w9, #2
   1caf4:	ror	w17, w8, #27
   1caf8:	add	w13, w1, w10
   1cafc:	eor	w10, w9, w10
   1cb00:	add	w12, w12, w17
   1cb04:	eor	w2, w2, w3
   1cb08:	eor	w10, w10, w8
   1cb0c:	ror	w8, w8, #2
   1cb10:	add	w12, w12, w11
   1cb14:	eor	w16, w16, w7
   1cb18:	eor	w2, w2, w0
   1cb1c:	add	w15, w15, w9
   1cb20:	add	w10, w14, w10
   1cb24:	eor	w9, w8, w9
   1cb28:	ror	w17, w12, #27
   1cb2c:	eor	w16, w16, w1
   1cb30:	ror	w2, w2, #31
   1cb34:	eor	w9, w9, w12
   1cb38:	ror	w12, w12, #2
   1cb3c:	add	w10, w10, w17
   1cb40:	ror	w16, w16, #31
   1cb44:	add	w14, w2, w8
   1cb48:	eor	w8, w12, w8
   1cb4c:	add	w10, w10, w11
   1cb50:	add	w9, w13, w9
   1cb54:	add	w13, w16, w12
   1cb58:	ror	w16, w10, #27
   1cb5c:	eor	w8, w8, w10
   1cb60:	add	w9, w9, w16
   1cb64:	add	w8, w15, w8
   1cb68:	ldr	w15, [sp, #164]
   1cb6c:	ror	w10, w10, #2
   1cb70:	add	w9, w9, w11
   1cb74:	eor	w12, w10, w12
   1cb78:	ror	w16, w9, #27
   1cb7c:	eor	w12, w12, w9
   1cb80:	ror	w9, w9, #2
   1cb84:	add	w8, w8, w16
   1cb88:	add	w15, w15, w10
   1cb8c:	eor	w10, w9, w10
   1cb90:	add	w8, w8, w11
   1cb94:	eor	w10, w10, w8
   1cb98:	add	w12, w14, w12
   1cb9c:	ldr	w14, [sp, #168]
   1cba0:	add	w10, w13, w10
   1cba4:	ldr	w13, [sp, #172]
   1cba8:	ror	w16, w8, #27
   1cbac:	ror	w8, w8, #2
   1cbb0:	add	w14, w9, w14
   1cbb4:	eor	w9, w8, w9
   1cbb8:	add	w8, w8, w13
   1cbbc:	ldr	x13, [sp, #184]
   1cbc0:	add	w12, w12, w16
   1cbc4:	add	w12, w12, w11
   1cbc8:	eor	w9, w9, w12
   1cbcc:	stp	w8, w14, [x13, #12]
   1cbd0:	ror	w8, w12, #27
   1cbd4:	add	w8, w10, w8
   1cbd8:	ldr	w10, [sp, #176]
   1cbdc:	ror	w12, w12, #2
   1cbe0:	add	w8, w8, w11
   1cbe4:	add	w9, w15, w9
   1cbe8:	add	w10, w12, w10
   1cbec:	ldr	w12, [sp, #180]
   1cbf0:	str	w10, [x13, #8]
   1cbf4:	ror	w10, w8, #27
   1cbf8:	add	w9, w9, w10
   1cbfc:	add	w8, w8, w12
   1cc00:	str	w8, [x13, #4]
   1cc04:	add	w8, w9, w11
   1cc08:	str	w8, [x13]
   1cc0c:	ldp	x20, x19, [sp, #272]
   1cc10:	ldp	x22, x21, [sp, #256]
   1cc14:	ldp	x24, x23, [sp, #240]
   1cc18:	ldp	x26, x25, [sp, #224]
   1cc1c:	ldp	x28, x27, [sp, #208]
   1cc20:	ldp	x29, x30, [sp, #192]
   1cc24:	add	sp, sp, #0x120
   1cc28:	ret
   1cc2c:	mov	x8, #0x2301                	// #8961
   1cc30:	mov	x9, #0xdcfe                	// #56574
   1cc34:	movk	x8, #0x6745, lsl #16
   1cc38:	movk	x9, #0x98ba, lsl #16
   1cc3c:	movk	x8, #0xab89, lsl #32
   1cc40:	movk	x9, #0x5476, lsl #32
   1cc44:	mov	w10, #0xe1f0                	// #57840
   1cc48:	movk	x8, #0xefcd, lsl #48
   1cc4c:	movk	x9, #0x1032, lsl #48
   1cc50:	movk	w10, #0xc3d2, lsl #16
   1cc54:	stp	x8, x9, [x0]
   1cc58:	str	x10, [x0, #16]
   1cc5c:	str	wzr, [x0, #24]
   1cc60:	ret
   1cc64:	stp	x29, x30, [sp, #-64]!
   1cc68:	stp	x24, x23, [sp, #16]
   1cc6c:	stp	x22, x21, [sp, #32]
   1cc70:	stp	x20, x19, [sp, #48]
   1cc74:	ldr	w8, [x0, #20]
   1cc78:	mov	w19, w2
   1cc7c:	mov	x20, x1
   1cc80:	mov	x21, x0
   1cc84:	adds	w9, w8, w2, lsl #3
   1cc88:	mov	x29, sp
   1cc8c:	str	w9, [x0, #20]
   1cc90:	b.cc	1cca0 <scols_init_debug@@SMARTCOLS_2.25+0x9610>  // b.lo, b.ul, b.last
   1cc94:	ldr	w9, [x21, #24]
   1cc98:	add	w9, w9, #0x1
   1cc9c:	str	w9, [x21, #24]
   1cca0:	ldr	w9, [x21, #24]
   1cca4:	ubfx	x24, x8, #3, #6
   1cca8:	add	w8, w24, w19
   1ccac:	cmp	w8, #0x40
   1ccb0:	add	w9, w9, w19, lsr #29
   1ccb4:	str	w9, [x21, #24]
   1ccb8:	b.cc	1cd20 <scols_init_debug@@SMARTCOLS_2.25+0x9690>  // b.lo, b.ul, b.last
   1ccbc:	mov	w8, #0x40                  	// #64
   1ccc0:	add	x23, x21, #0x1c
   1ccc4:	sub	w22, w8, w24
   1ccc8:	add	x0, x23, x24
   1cccc:	mov	x1, x20
   1ccd0:	mov	x2, x22
   1ccd4:	bl	7400 <memcpy@plt>
   1ccd8:	mov	x0, x21
   1ccdc:	mov	x1, x23
   1cce0:	bl	1baf8 <scols_init_debug@@SMARTCOLS_2.25+0x8468>
   1cce4:	eor	w8, w24, #0x7f
   1cce8:	cmp	w8, w19
   1ccec:	b.cs	1cd28 <scols_init_debug@@SMARTCOLS_2.25+0x9698>  // b.hs, b.nlast
   1ccf0:	mov	w8, #0x7f                  	// #127
   1ccf4:	sub	w22, w8, w24
   1ccf8:	sub	w8, w22, #0x3f
   1ccfc:	add	x1, x20, x8
   1cd00:	mov	x0, x21
   1cd04:	bl	1baf8 <scols_init_debug@@SMARTCOLS_2.25+0x8468>
   1cd08:	add	w22, w22, #0x40
   1cd0c:	cmp	w22, w19
   1cd10:	b.cc	1ccf8 <scols_init_debug@@SMARTCOLS_2.25+0x9668>  // b.lo, b.ul, b.last
   1cd14:	mov	x24, xzr
   1cd18:	sub	w22, w22, #0x3f
   1cd1c:	b	1cd2c <scols_init_debug@@SMARTCOLS_2.25+0x969c>
   1cd20:	mov	w22, wzr
   1cd24:	b	1cd2c <scols_init_debug@@SMARTCOLS_2.25+0x969c>
   1cd28:	mov	x24, xzr
   1cd2c:	add	x8, x21, x24
   1cd30:	add	x1, x20, w22, uxtw
   1cd34:	add	x0, x8, #0x1c
   1cd38:	sub	w2, w19, w22
   1cd3c:	bl	7400 <memcpy@plt>
   1cd40:	ldp	x20, x19, [sp, #48]
   1cd44:	ldp	x22, x21, [sp, #32]
   1cd48:	ldp	x24, x23, [sp, #16]
   1cd4c:	ldp	x29, x30, [sp], #64
   1cd50:	ret
   1cd54:	sub	sp, sp, #0x30
   1cd58:	stp	x20, x19, [sp, #32]
   1cd5c:	mov	x19, x1
   1cd60:	mov	x20, x0
   1cd64:	mov	w8, wzr
   1cd68:	mov	x9, xzr
   1cd6c:	add	x10, sp, #0x8
   1cd70:	stp	x29, x30, [sp, #16]
   1cd74:	add	x29, sp, #0x10
   1cd78:	cmp	x9, #0x4
   1cd7c:	cset	w11, cc  // cc = lo, ul, last
   1cd80:	add	x11, x19, w11, uxtw #2
   1cd84:	ldr	w11, [x11, #20]
   1cd88:	mvn	w12, w8
   1cd8c:	and	w12, w12, #0x18
   1cd90:	add	w8, w8, #0x8
   1cd94:	lsr	w11, w11, w12
   1cd98:	strb	w11, [x10, x9]
   1cd9c:	add	x9, x9, #0x1
   1cda0:	cmp	x9, #0x8
   1cda4:	b.ne	1cd78 <scols_init_debug@@SMARTCOLS_2.25+0x96e8>  // b.any
   1cda8:	mov	w8, #0x80                  	// #128
   1cdac:	strb	w8, [sp, #4]
   1cdb0:	add	x1, sp, #0x4
   1cdb4:	mov	w2, #0x1                   	// #1
   1cdb8:	mov	x0, x19
   1cdbc:	bl	1cc64 <scols_init_debug@@SMARTCOLS_2.25+0x95d4>
   1cdc0:	ldr	w8, [x19, #20]
   1cdc4:	and	w8, w8, #0x1f8
   1cdc8:	cmp	w8, #0x1c0
   1cdcc:	b.eq	1cdd8 <scols_init_debug@@SMARTCOLS_2.25+0x9748>  // b.none
   1cdd0:	strb	wzr, [sp, #4]
   1cdd4:	b	1cdb0 <scols_init_debug@@SMARTCOLS_2.25+0x9720>
   1cdd8:	add	x1, sp, #0x8
   1cddc:	mov	w2, #0x8                   	// #8
   1cde0:	mov	x0, x19
   1cde4:	bl	1cc64 <scols_init_debug@@SMARTCOLS_2.25+0x95d4>
   1cde8:	mov	w8, wzr
   1cdec:	mov	x9, xzr
   1cdf0:	ubfx	x10, x9, #2, #30
   1cdf4:	ldr	w10, [x19, x10, lsl #2]
   1cdf8:	mvn	w11, w8
   1cdfc:	and	w11, w11, #0x18
   1ce00:	add	w8, w8, #0x8
   1ce04:	lsr	w10, w10, w11
   1ce08:	strb	w10, [x20, x9]
   1ce0c:	add	x9, x9, #0x1
   1ce10:	cmp	x9, #0x14
   1ce14:	b.ne	1cdf0 <scols_init_debug@@SMARTCOLS_2.25+0x9760>  // b.any
   1ce18:	movi	v0.2d, #0x0
   1ce1c:	stur	q0, [x19, #76]
   1ce20:	stp	q0, q0, [x19, #48]
   1ce24:	stp	q0, q0, [x19, #16]
   1ce28:	str	q0, [x19]
   1ce2c:	ldp	x20, x19, [sp, #32]
   1ce30:	ldp	x29, x30, [sp, #16]
   1ce34:	add	sp, sp, #0x30
   1ce38:	ret
   1ce3c:	sub	sp, sp, #0x90
   1ce40:	stp	x20, x19, [sp, #128]
   1ce44:	mov	x19, x0
   1ce48:	mov	x0, sp
   1ce4c:	stp	x29, x30, [sp, #96]
   1ce50:	str	x21, [sp, #112]
   1ce54:	add	x29, sp, #0x60
   1ce58:	mov	w21, w2
   1ce5c:	mov	x20, x1
   1ce60:	bl	1cc2c <scols_init_debug@@SMARTCOLS_2.25+0x959c>
   1ce64:	cbz	w21, 1ce88 <scols_init_debug@@SMARTCOLS_2.25+0x97f8>
   1ce68:	mov	w21, w21
   1ce6c:	mov	x0, sp
   1ce70:	mov	w2, #0x1                   	// #1
   1ce74:	mov	x1, x20
   1ce78:	bl	1cc64 <scols_init_debug@@SMARTCOLS_2.25+0x95d4>
   1ce7c:	subs	x21, x21, #0x1
   1ce80:	add	x20, x20, #0x1
   1ce84:	b.ne	1ce6c <scols_init_debug@@SMARTCOLS_2.25+0x97dc>  // b.any
   1ce88:	mov	x1, sp
   1ce8c:	mov	x0, x19
   1ce90:	bl	1cd54 <scols_init_debug@@SMARTCOLS_2.25+0x96c4>
   1ce94:	strb	wzr, [x19, #20]
   1ce98:	ldp	x20, x19, [sp, #128]
   1ce9c:	ldr	x21, [sp, #112]
   1cea0:	ldp	x29, x30, [sp, #96]
   1cea4:	add	sp, sp, #0x90
   1cea8:	ret
   1ceac:	stp	x29, x30, [sp, #-48]!
   1ceb0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ceb4:	add	x1, x1, #0x193
   1ceb8:	mov	w2, #0x3                   	// #3
   1cebc:	str	x21, [sp, #16]
   1cec0:	stp	x20, x19, [sp, #32]
   1cec4:	mov	x29, sp
   1cec8:	mov	x19, x0
   1cecc:	bl	7de0 <strncasecmp@plt>
   1ced0:	add	x8, x19, #0x3
   1ced4:	cmp	w0, #0x0
   1ced8:	csel	x19, x8, x19, eq  // eq = none
   1cedc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1cee0:	add	x1, x1, #0x4e3
   1cee4:	mov	w2, #0x2                   	// #2
   1cee8:	mov	x0, x19
   1ceec:	bl	7de0 <strncasecmp@plt>
   1cef0:	cbz	w0, 1cf24 <scols_init_debug@@SMARTCOLS_2.25+0x9894>
   1cef4:	adrp	x21, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1cef8:	mov	x20, xzr
   1cefc:	add	x21, x21, #0xb30
   1cf00:	ldr	x0, [x21, x20]
   1cf04:	mov	x1, x19
   1cf08:	bl	7b00 <strcasecmp@plt>
   1cf0c:	cbz	w0, 1cf30 <scols_init_debug@@SMARTCOLS_2.25+0x98a0>
   1cf10:	add	x20, x20, #0x10
   1cf14:	cmp	x20, #0x220
   1cf18:	b.ne	1cf00 <scols_init_debug@@SMARTCOLS_2.25+0x9870>  // b.any
   1cf1c:	mov	w0, #0xffffffff            	// #-1
   1cf20:	b	1cf38 <scols_init_debug@@SMARTCOLS_2.25+0x98a8>
   1cf24:	add	x0, x19, #0x2
   1cf28:	bl	1cf48 <scols_init_debug@@SMARTCOLS_2.25+0x98b8>
   1cf2c:	b	1cf38 <scols_init_debug@@SMARTCOLS_2.25+0x98a8>
   1cf30:	add	x8, x21, x20
   1cf34:	ldr	w0, [x8, #8]
   1cf38:	ldp	x20, x19, [sp, #32]
   1cf3c:	ldr	x21, [sp, #16]
   1cf40:	ldp	x29, x30, [sp], #48
   1cf44:	ret
   1cf48:	sub	sp, sp, #0x40
   1cf4c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1cf50:	add	x1, x1, #0x197
   1cf54:	mov	w2, #0x4                   	// #4
   1cf58:	stp	x29, x30, [sp, #16]
   1cf5c:	stp	x22, x21, [sp, #32]
   1cf60:	stp	x20, x19, [sp, #48]
   1cf64:	add	x29, sp, #0x10
   1cf68:	mov	x19, x0
   1cf6c:	str	xzr, [sp, #8]
   1cf70:	bl	7de0 <strncasecmp@plt>
   1cf74:	cbz	w0, 1cfa0 <scols_init_debug@@SMARTCOLS_2.25+0x9910>
   1cf78:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1cf7c:	add	x1, x1, #0x19c
   1cf80:	mov	w2, #0x4                   	// #4
   1cf84:	mov	x0, x19
   1cf88:	bl	7de0 <strncasecmp@plt>
   1cf8c:	cmp	w0, #0x0
   1cf90:	add	x8, x19, #0x4
   1cf94:	cset	w22, eq  // eq = none
   1cf98:	csel	x19, x8, x19, eq  // eq = none
   1cf9c:	b	1cfa8 <scols_init_debug@@SMARTCOLS_2.25+0x9918>
   1cfa0:	mov	w22, wzr
   1cfa4:	add	x19, x19, #0x4
   1cfa8:	bl	7d20 <__ctype_b_loc@plt>
   1cfac:	ldr	x8, [x0]
   1cfb0:	ldrsb	x9, [x19]
   1cfb4:	ldrh	w8, [x8, x9, lsl #1]
   1cfb8:	tbnz	w8, #11, 1cfd4 <scols_init_debug@@SMARTCOLS_2.25+0x9944>
   1cfbc:	mov	w0, #0xffffffff            	// #-1
   1cfc0:	ldp	x20, x19, [sp, #48]
   1cfc4:	ldp	x22, x21, [sp, #32]
   1cfc8:	ldp	x29, x30, [sp, #16]
   1cfcc:	add	sp, sp, #0x40
   1cfd0:	ret
   1cfd4:	bl	8220 <__errno_location@plt>
   1cfd8:	mov	x21, x0
   1cfdc:	str	wzr, [x0]
   1cfe0:	add	x1, sp, #0x8
   1cfe4:	mov	w2, #0xa                   	// #10
   1cfe8:	mov	x0, x19
   1cfec:	bl	7d40 <strtol@plt>
   1cff0:	ldr	x8, [sp, #8]
   1cff4:	mov	x20, x0
   1cff8:	mov	w0, #0xffffffff            	// #-1
   1cffc:	cbz	x8, 1cfc0 <scols_init_debug@@SMARTCOLS_2.25+0x9930>
   1d000:	cmp	x19, x8
   1d004:	b.eq	1cfc0 <scols_init_debug@@SMARTCOLS_2.25+0x9930>  // b.none
   1d008:	mov	w0, #0xffffffff            	// #-1
   1d00c:	tbnz	w20, #31, 1cfc0 <scols_init_debug@@SMARTCOLS_2.25+0x9930>
   1d010:	ldr	w8, [x21]
   1d014:	cbnz	w8, 1cfc0 <scols_init_debug@@SMARTCOLS_2.25+0x9930>
   1d018:	cbz	w22, 1d028 <scols_init_debug@@SMARTCOLS_2.25+0x9998>
   1d01c:	bl	7570 <__libc_current_sigrtmax@plt>
   1d020:	sub	w19, w0, w20
   1d024:	b	1d030 <scols_init_debug@@SMARTCOLS_2.25+0x99a0>
   1d028:	bl	79c0 <__libc_current_sigrtmin@plt>
   1d02c:	add	w19, w0, w20
   1d030:	bl	79c0 <__libc_current_sigrtmin@plt>
   1d034:	cmp	w19, w0
   1d038:	b.lt	1cfbc <scols_init_debug@@SMARTCOLS_2.25+0x992c>  // b.tstop
   1d03c:	bl	7570 <__libc_current_sigrtmax@plt>
   1d040:	cmp	w0, w19
   1d044:	csinv	w0, w19, wzr, ge  // ge = tcont
   1d048:	b	1cfc0 <scols_init_debug@@SMARTCOLS_2.25+0x9930>
   1d04c:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d050:	mov	x8, xzr
   1d054:	add	x9, x9, #0xb30
   1d058:	add	x10, x9, x8
   1d05c:	ldr	w10, [x10, #8]
   1d060:	cmp	w10, w0
   1d064:	b.eq	1d07c <scols_init_debug@@SMARTCOLS_2.25+0x99ec>  // b.none
   1d068:	add	x8, x8, #0x10
   1d06c:	cmp	x8, #0x220
   1d070:	b.ne	1d058 <scols_init_debug@@SMARTCOLS_2.25+0x99c8>  // b.any
   1d074:	mov	x0, xzr
   1d078:	ret
   1d07c:	ldr	x0, [x9, x8]
   1d080:	ret
   1d084:	cmp	x0, #0x21
   1d088:	b.ls	1d094 <scols_init_debug@@SMARTCOLS_2.25+0x9a04>  // b.plast
   1d08c:	mov	w0, #0xffffffff            	// #-1
   1d090:	ret
   1d094:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d098:	mov	x8, x0
   1d09c:	add	x9, x9, #0xb30
   1d0a0:	cbz	x1, 1d0b0 <scols_init_debug@@SMARTCOLS_2.25+0x9a20>
   1d0a4:	lsl	x10, x8, #4
   1d0a8:	ldr	x10, [x9, x10]
   1d0ac:	str	x10, [x1]
   1d0b0:	mov	w0, wzr
   1d0b4:	cbz	x2, 1d0c4 <scols_init_debug@@SMARTCOLS_2.25+0x9a34>
   1d0b8:	add	x8, x9, x8, lsl #4
   1d0bc:	ldr	w8, [x8, #8]
   1d0c0:	str	w8, [x2]
   1d0c4:	ret
   1d0c8:	stp	x29, x30, [sp, #-48]!
   1d0cc:	str	x21, [sp, #16]
   1d0d0:	adrp	x21, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d0d4:	ldr	w0, [x21, #2100]
   1d0d8:	stp	x20, x19, [sp, #32]
   1d0dc:	mov	x29, sp
   1d0e0:	cmn	w0, #0x1
   1d0e4:	b.ne	1d144 <scols_init_debug@@SMARTCOLS_2.25+0x9ab4>  // b.any
   1d0e8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d0ec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1d0f0:	add	x0, x0, #0x236
   1d0f4:	add	x1, x1, #0x62d
   1d0f8:	bl	7890 <fopen@plt>
   1d0fc:	cbz	x0, 1d13c <scols_init_debug@@SMARTCOLS_2.25+0x9aac>
   1d100:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d104:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d108:	add	x1, x1, #0x708
   1d10c:	add	x2, x2, #0x834
   1d110:	mov	x19, x0
   1d114:	bl	7980 <__isoc99_fscanf@plt>
   1d118:	mov	w20, w0
   1d11c:	mov	x0, x19
   1d120:	bl	7840 <fclose@plt>
   1d124:	cmp	w20, #0x1
   1d128:	b.eq	1d134 <scols_init_debug@@SMARTCOLS_2.25+0x9aa4>  // b.none
   1d12c:	mov	w8, #0x25                  	// #37
   1d130:	str	w8, [x21, #2100]
   1d134:	ldr	w0, [x21, #2100]
   1d138:	b	1d144 <scols_init_debug@@SMARTCOLS_2.25+0x9ab4>
   1d13c:	mov	w0, #0x25                  	// #37
   1d140:	str	w0, [x21, #2100]
   1d144:	ldp	x20, x19, [sp, #32]
   1d148:	ldr	x21, [sp, #16]
   1d14c:	ldp	x29, x30, [sp], #48
   1d150:	ret
   1d154:	sub	sp, sp, #0x1c0
   1d158:	stp	x20, x19, [sp, #432]
   1d15c:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d160:	ldr	w0, [x19, #2104]
   1d164:	stp	x29, x30, [sp, #400]
   1d168:	add	x29, sp, #0x190
   1d16c:	str	x28, [sp, #416]
   1d170:	cmn	w0, #0x1
   1d174:	str	xzr, [x29, #24]
   1d178:	str	wzr, [sp, #4]
   1d17c:	b.ne	1d1d8 <scols_init_debug@@SMARTCOLS_2.25+0x9b48>  // b.any
   1d180:	add	x0, sp, #0x8
   1d184:	add	x20, sp, #0x8
   1d188:	bl	8240 <uname@plt>
   1d18c:	cbnz	w0, 1d1b8 <scols_init_debug@@SMARTCOLS_2.25+0x9b28>
   1d190:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d194:	add	x0, x20, #0x82
   1d198:	add	x1, x1, #0x254
   1d19c:	add	x2, x29, #0x1c
   1d1a0:	add	x3, x29, #0x18
   1d1a4:	add	x4, sp, #0x4
   1d1a8:	bl	80d0 <__isoc99_sscanf@plt>
   1d1ac:	sub	w8, w0, #0x1
   1d1b0:	cmp	w8, #0x2
   1d1b4:	b.ls	1d1c0 <scols_init_debug@@SMARTCOLS_2.25+0x9b30>  // b.plast
   1d1b8:	mov	w0, wzr
   1d1bc:	b	1d1d4 <scols_init_debug@@SMARTCOLS_2.25+0x9b44>
   1d1c0:	ldp	w8, w9, [x29, #24]
   1d1c4:	ldr	w10, [sp, #4]
   1d1c8:	lsl	w8, w8, #8
   1d1cc:	add	w8, w8, w9, lsl #16
   1d1d0:	add	w0, w8, w10
   1d1d4:	str	w0, [x19, #2104]
   1d1d8:	ldp	x20, x19, [sp, #432]
   1d1dc:	ldr	x28, [sp, #416]
   1d1e0:	ldp	x29, x30, [sp, #400]
   1d1e4:	add	sp, sp, #0x1c0
   1d1e8:	ret
   1d1ec:	stp	x29, x30, [sp, #-48]!
   1d1f0:	stp	x22, x21, [sp, #16]
   1d1f4:	stp	x20, x19, [sp, #32]
   1d1f8:	mov	x29, sp
   1d1fc:	cbz	x0, 1d294 <scols_init_debug@@SMARTCOLS_2.25+0x9c04>
   1d200:	mov	x19, x0
   1d204:	ldr	w0, [x0, #136]
   1d208:	mov	x20, x1
   1d20c:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d210:	tbnz	w0, #31, 1d220 <scols_init_debug@@SMARTCOLS_2.25+0x9b90>
   1d214:	bl	7b90 <close@plt>
   1d218:	ldrb	w8, [x22, #2944]
   1d21c:	tbnz	w8, #2, 1d324 <scols_init_debug@@SMARTCOLS_2.25+0x9c94>
   1d220:	ldrb	w9, [x19, #156]
   1d224:	mov	w10, #0xfa                  	// #250
   1d228:	mov	w8, #0xffffffff            	// #-1
   1d22c:	movi	v0.2d, #0x0
   1d230:	and	w9, w9, w10
   1d234:	mov	x10, x19
   1d238:	strb	wzr, [x19]
   1d23c:	stp	x8, xzr, [x19, #136]
   1d240:	strb	w9, [x19, #156]
   1d244:	str	q0, [x10, #168]!
   1d248:	stur	q0, [x19, #184]
   1d24c:	stur	q0, [x19, #200]
   1d250:	stur	q0, [x19, #216]
   1d254:	stur	q0, [x19, #232]
   1d258:	stur	q0, [x19, #248]
   1d25c:	stp	q0, q0, [x10, #96]
   1d260:	stp	q0, q0, [x10, #128]
   1d264:	stp	q0, q0, [x10, #160]
   1d268:	stp	q0, q0, [x10, #192]
   1d26c:	str	xzr, [x10, #224]
   1d270:	cbz	x20, 1d304 <scols_init_debug@@SMARTCOLS_2.25+0x9c74>
   1d274:	ldrb	w8, [x20]
   1d278:	cmp	w8, #0x2f
   1d27c:	b.ne	1d29c <scols_init_debug@@SMARTCOLS_2.25+0x9c0c>  // b.any
   1d280:	mov	w2, #0x80                  	// #128
   1d284:	mov	x0, x19
   1d288:	mov	x1, x20
   1d28c:	bl	1d47c <scols_init_debug@@SMARTCOLS_2.25+0x9dec>
   1d290:	b	1d2fc <scols_init_debug@@SMARTCOLS_2.25+0x9c6c>
   1d294:	mov	w0, #0xffffffea            	// #-22
   1d298:	b	1d314 <scols_init_debug@@SMARTCOLS_2.25+0x9c84>
   1d29c:	ldrb	w8, [x19, #152]
   1d2a0:	tbnz	w8, #7, 1d2b0 <scols_init_debug@@SMARTCOLS_2.25+0x9c20>
   1d2a4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d2a8:	add	x3, x3, #0x117
   1d2ac:	b	1d2dc <scols_init_debug@@SMARTCOLS_2.25+0x9c4c>
   1d2b0:	mov	x0, x20
   1d2b4:	bl	74c0 <strlen@plt>
   1d2b8:	cmp	x0, #0x5
   1d2bc:	b.cs	1d2d0 <scols_init_debug@@SMARTCOLS_2.25+0x9c40>  // b.hs, b.nlast
   1d2c0:	mov	w8, wzr
   1d2c4:	tbnz	w8, #0, 1d2fc <scols_init_debug@@SMARTCOLS_2.25+0x9c6c>
   1d2c8:	mov	w0, #0xffffffff            	// #-1
   1d2cc:	b	1d314 <scols_init_debug@@SMARTCOLS_2.25+0x9c84>
   1d2d0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d2d4:	add	x20, x20, #0x4
   1d2d8:	add	x3, x3, #0x27d
   1d2dc:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d2e0:	add	x2, x2, #0x288
   1d2e4:	mov	w1, #0x80                  	// #128
   1d2e8:	mov	x0, x19
   1d2ec:	mov	x4, x20
   1d2f0:	bl	77b0 <snprintf@plt>
   1d2f4:	mov	w8, #0x1                   	// #1
   1d2f8:	tbz	w8, #0, 1d2c8 <scols_init_debug@@SMARTCOLS_2.25+0x9c38>
   1d2fc:	ldrb	w8, [x22, #2944]
   1d300:	tbnz	w8, #2, 1d36c <scols_init_debug@@SMARTCOLS_2.25+0x9cdc>
   1d304:	ldr	x0, [x19, #160]
   1d308:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   1d30c:	mov	w0, wzr
   1d310:	str	xzr, [x19, #160]
   1d314:	ldp	x20, x19, [sp, #32]
   1d318:	ldp	x22, x21, [sp, #16]
   1d31c:	ldp	x29, x30, [sp], #48
   1d320:	ret
   1d324:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d328:	ldr	x8, [x8, #4016]
   1d32c:	ldr	x21, [x8]
   1d330:	bl	7860 <getpid@plt>
   1d334:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d338:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d33c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d340:	mov	w2, w0
   1d344:	add	x1, x1, #0xd83
   1d348:	add	x3, x3, #0x25d
   1d34c:	add	x4, x4, #0x265
   1d350:	mov	x0, x21
   1d354:	bl	8350 <fprintf@plt>
   1d358:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d35c:	add	x1, x1, #0x269
   1d360:	mov	x0, x19
   1d364:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1d368:	b	1d220 <scols_init_debug@@SMARTCOLS_2.25+0x9b90>
   1d36c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d370:	ldr	x8, [x8, #4016]
   1d374:	ldr	x21, [x8]
   1d378:	bl	7860 <getpid@plt>
   1d37c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d380:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d384:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d388:	mov	w2, w0
   1d38c:	add	x1, x1, #0xd83
   1d390:	add	x3, x3, #0x25d
   1d394:	add	x4, x4, #0x265
   1d398:	mov	x0, x21
   1d39c:	bl	8350 <fprintf@plt>
   1d3a0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d3a4:	add	x1, x1, #0x28d
   1d3a8:	mov	x0, x19
   1d3ac:	mov	x2, x20
   1d3b0:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1d3b4:	b	1d304 <scols_init_debug@@SMARTCOLS_2.25+0x9c74>
   1d3b8:	sub	sp, sp, #0x120
   1d3bc:	stp	x29, x30, [sp, #240]
   1d3c0:	add	x29, sp, #0xf0
   1d3c4:	str	x28, [sp, #256]
   1d3c8:	stp	x20, x19, [sp, #272]
   1d3cc:	stp	x2, x3, [x29, #-112]
   1d3d0:	stp	x4, x5, [x29, #-96]
   1d3d4:	stp	x6, x7, [x29, #-80]
   1d3d8:	stp	q1, q2, [sp, #16]
   1d3dc:	stp	q3, q4, [sp, #48]
   1d3e0:	str	q0, [sp]
   1d3e4:	stp	q5, q6, [sp, #80]
   1d3e8:	str	q7, [sp, #112]
   1d3ec:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d3f0:	ldr	x20, [x20, #4016]
   1d3f4:	mov	x19, x1
   1d3f8:	cbz	x0, 1d420 <scols_init_debug@@SMARTCOLS_2.25+0x9d90>
   1d3fc:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d400:	ldrb	w9, [x9, #2947]
   1d404:	tbnz	w9, #0, 1d420 <scols_init_debug@@SMARTCOLS_2.25+0x9d90>
   1d408:	mov	x8, x0
   1d40c:	ldr	x0, [x20]
   1d410:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d414:	add	x1, x1, #0xda8
   1d418:	mov	x2, x8
   1d41c:	bl	8350 <fprintf@plt>
   1d420:	mov	x8, #0xffffffffffffffd0    	// #-48
   1d424:	mov	x10, sp
   1d428:	sub	x11, x29, #0x70
   1d42c:	movk	x8, #0xff80, lsl #32
   1d430:	add	x9, x29, #0x30
   1d434:	add	x10, x10, #0x80
   1d438:	add	x11, x11, #0x30
   1d43c:	stp	x10, x8, [x29, #-16]
   1d440:	stp	x9, x11, [x29, #-32]
   1d444:	ldp	q0, q1, [x29, #-32]
   1d448:	ldr	x0, [x20]
   1d44c:	sub	x2, x29, #0x40
   1d450:	mov	x1, x19
   1d454:	stp	q0, q1, [x29, #-64]
   1d458:	bl	81f0 <vfprintf@plt>
   1d45c:	ldr	x1, [x20]
   1d460:	mov	w0, #0xa                   	// #10
   1d464:	bl	7700 <fputc@plt>
   1d468:	ldp	x20, x19, [sp, #272]
   1d46c:	ldr	x28, [sp, #256]
   1d470:	ldp	x29, x30, [sp, #240]
   1d474:	add	sp, sp, #0x120
   1d478:	ret
   1d47c:	stp	x29, x30, [sp, #-32]!
   1d480:	str	x19, [sp, #16]
   1d484:	sub	x19, x2, #0x1
   1d488:	mov	x2, x19
   1d48c:	mov	x29, sp
   1d490:	bl	8160 <strncpy@plt>
   1d494:	strb	wzr, [x0, x19]
   1d498:	ldr	x19, [sp, #16]
   1d49c:	ldp	x29, x30, [sp], #32
   1d4a0:	ret
   1d4a4:	cbz	x0, 1d4b4 <scols_init_debug@@SMARTCOLS_2.25+0x9e24>
   1d4a8:	ldrb	w8, [x0]
   1d4ac:	cmp	w8, #0x0
   1d4b0:	cset	w0, ne  // ne = any
   1d4b4:	ret
   1d4b8:	stp	x29, x30, [sp, #-64]!
   1d4bc:	str	x28, [sp, #16]
   1d4c0:	stp	x22, x21, [sp, #32]
   1d4c4:	stp	x20, x19, [sp, #48]
   1d4c8:	mov	x29, sp
   1d4cc:	sub	sp, sp, #0x250
   1d4d0:	mov	x8, sp
   1d4d4:	movi	v0.2d, #0x0
   1d4d8:	add	x8, x8, #0x12c
   1d4dc:	str	xzr, [sp, #448]
   1d4e0:	stp	q0, q0, [sp, #320]
   1d4e4:	stp	q0, q0, [sp, #352]
   1d4e8:	stp	q0, q0, [sp, #384]
   1d4ec:	stp	q0, q0, [sp, #416]
   1d4f0:	stp	q0, q0, [sp]
   1d4f4:	stp	q0, q0, [sp, #32]
   1d4f8:	stp	q0, q0, [sp, #64]
   1d4fc:	stp	q0, q0, [sp, #96]
   1d500:	stp	q0, q0, [sp, #128]
   1d504:	stp	q0, q0, [sp, #160]
   1d508:	stp	q0, q0, [sp, #192]
   1d50c:	stp	q0, q0, [sp, #224]
   1d510:	stp	q0, q0, [sp, #256]
   1d514:	str	q0, [x8]
   1d518:	str	q0, [sp, #288]
   1d51c:	cbz	x0, 1d638 <scols_init_debug@@SMARTCOLS_2.25+0x9fa8>
   1d520:	mov	w20, w1
   1d524:	mov	x19, x0
   1d528:	bl	1d77c <scols_init_debug@@SMARTCOLS_2.25+0xa0ec>
   1d52c:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d530:	ldrb	w8, [x22, #2944]
   1d534:	tbnz	w8, #2, 1d654 <scols_init_debug@@SMARTCOLS_2.25+0x9fc4>
   1d538:	ldp	q0, q2, [sp, #320]
   1d53c:	mov	w8, #0xffffffff            	// #-1
   1d540:	add	x0, x19, #0x8c
   1d544:	mov	x1, sp
   1d548:	stp	q0, q2, [x19]
   1d54c:	ldp	q0, q1, [sp, #368]
   1d550:	ldr	q3, [sp, #352]
   1d554:	mov	w2, #0x13c                 	// #316
   1d558:	stp	q0, q1, [x19, #48]
   1d55c:	str	q3, [x19, #32]
   1d560:	ldp	q2, q0, [sp, #416]
   1d564:	ldr	x9, [sp, #448]
   1d568:	ldr	q1, [sp, #400]
   1d56c:	str	w8, [x19, #136]
   1d570:	stp	q2, q0, [x19, #96]
   1d574:	str	x9, [x19, #128]
   1d578:	str	q1, [x19, #80]
   1d57c:	bl	7400 <memcpy@plt>
   1d580:	mov	x0, x19
   1d584:	mov	x1, xzr
   1d588:	str	w20, [x19, #152]
   1d58c:	bl	1d1ec <scols_init_debug@@SMARTCOLS_2.25+0x9b5c>
   1d590:	cbnz	w0, 1d63c <scols_init_debug@@SMARTCOLS_2.25+0x9fac>
   1d594:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d598:	add	x0, x0, #0x886
   1d59c:	sub	x1, x29, #0x80
   1d5a0:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   1d5a4:	cbnz	w0, 1d5b8 <scols_init_debug@@SMARTCOLS_2.25+0x9f28>
   1d5a8:	ldur	w8, [x29, #-112]
   1d5ac:	and	w8, w8, #0xf000
   1d5b0:	cmp	w8, #0x4, lsl #12
   1d5b4:	b.eq	1d5d0 <scols_init_debug@@SMARTCOLS_2.25+0x9f40>  // b.none
   1d5b8:	ldr	w8, [x19, #152]
   1d5bc:	and	w8, w8, #0xffffff9f
   1d5c0:	orr	w8, w8, #0x20
   1d5c4:	str	w8, [x19, #152]
   1d5c8:	ldrb	w8, [x22, #2944]
   1d5cc:	tbnz	w8, #2, 1d69c <scols_init_debug@@SMARTCOLS_2.25+0xa00c>
   1d5d0:	ldrb	w8, [x19, #152]
   1d5d4:	tbnz	w8, #5, 1d600 <scols_init_debug@@SMARTCOLS_2.25+0x9f70>
   1d5d8:	bl	1d154 <scols_init_debug@@SMARTCOLS_2.25+0x9ac4>
   1d5dc:	mov	w8, #0x625                 	// #1573
   1d5e0:	movk	w8, #0x2, lsl #16
   1d5e4:	cmp	w0, w8
   1d5e8:	b.lt	1d600 <scols_init_debug@@SMARTCOLS_2.25+0x9f70>  // b.tstop
   1d5ec:	ldr	w8, [x19, #152]
   1d5f0:	orr	w8, w8, #0x40
   1d5f4:	str	w8, [x19, #152]
   1d5f8:	ldrb	w8, [x22, #2944]
   1d5fc:	tbnz	w8, #2, 1d6ec <scols_init_debug@@SMARTCOLS_2.25+0xa05c>
   1d600:	ldrb	w8, [x19, #153]
   1d604:	tbnz	w8, #0, 1d630 <scols_init_debug@@SMARTCOLS_2.25+0x9fa0>
   1d608:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d60c:	add	x0, x0, #0x2de
   1d610:	sub	x1, x29, #0x80
   1d614:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   1d618:	cbnz	w0, 1d630 <scols_init_debug@@SMARTCOLS_2.25+0x9fa0>
   1d61c:	ldr	w8, [x19, #152]
   1d620:	orr	w8, w8, #0x100
   1d624:	str	w8, [x19, #152]
   1d628:	ldrb	w8, [x22, #2944]
   1d62c:	tbnz	w8, #2, 1d734 <scols_init_debug@@SMARTCOLS_2.25+0xa0a4>
   1d630:	mov	w0, wzr
   1d634:	b	1d63c <scols_init_debug@@SMARTCOLS_2.25+0x9fac>
   1d638:	mov	w0, #0xffffffea            	// #-22
   1d63c:	add	sp, sp, #0x250
   1d640:	ldp	x20, x19, [sp, #48]
   1d644:	ldp	x22, x21, [sp, #32]
   1d648:	ldr	x28, [sp, #16]
   1d64c:	ldp	x29, x30, [sp], #64
   1d650:	ret
   1d654:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d658:	ldr	x8, [x8, #4016]
   1d65c:	ldr	x21, [x8]
   1d660:	bl	7860 <getpid@plt>
   1d664:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d668:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d66c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d670:	mov	w2, w0
   1d674:	add	x1, x1, #0xd83
   1d678:	add	x3, x3, #0x25d
   1d67c:	add	x4, x4, #0x265
   1d680:	mov	x0, x21
   1d684:	bl	8350 <fprintf@plt>
   1d688:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d68c:	add	x1, x1, #0x29e
   1d690:	mov	x0, x19
   1d694:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1d698:	b	1d538 <scols_init_debug@@SMARTCOLS_2.25+0x9ea8>
   1d69c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d6a0:	ldr	x8, [x8, #4016]
   1d6a4:	ldr	x20, [x8]
   1d6a8:	bl	7860 <getpid@plt>
   1d6ac:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d6b0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d6b4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d6b8:	mov	w2, w0
   1d6bc:	add	x1, x1, #0xd83
   1d6c0:	add	x3, x3, #0x25d
   1d6c4:	add	x4, x4, #0x265
   1d6c8:	mov	x0, x20
   1d6cc:	bl	8350 <fprintf@plt>
   1d6d0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d6d4:	add	x1, x1, #0x2b1
   1d6d8:	mov	x0, x19
   1d6dc:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1d6e0:	ldrb	w8, [x19, #152]
   1d6e4:	tbz	w8, #5, 1d5d8 <scols_init_debug@@SMARTCOLS_2.25+0x9f48>
   1d6e8:	b	1d600 <scols_init_debug@@SMARTCOLS_2.25+0x9f70>
   1d6ec:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d6f0:	ldr	x8, [x8, #4016]
   1d6f4:	ldr	x20, [x8]
   1d6f8:	bl	7860 <getpid@plt>
   1d6fc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d700:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d704:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d708:	mov	w2, w0
   1d70c:	add	x1, x1, #0xd83
   1d710:	add	x3, x3, #0x25d
   1d714:	add	x4, x4, #0x265
   1d718:	mov	x0, x20
   1d71c:	bl	8350 <fprintf@plt>
   1d720:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d724:	add	x1, x1, #0x2ca
   1d728:	mov	x0, x19
   1d72c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1d730:	b	1d600 <scols_init_debug@@SMARTCOLS_2.25+0x9f70>
   1d734:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d738:	ldr	x8, [x8, #4016]
   1d73c:	ldr	x20, [x8]
   1d740:	bl	7860 <getpid@plt>
   1d744:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d748:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d74c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d750:	mov	w2, w0
   1d754:	add	x1, x1, #0xd83
   1d758:	add	x3, x3, #0x25d
   1d75c:	add	x4, x4, #0x265
   1d760:	mov	x0, x20
   1d764:	bl	8350 <fprintf@plt>
   1d768:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d76c:	add	x1, x1, #0x2f0
   1d770:	mov	x0, x19
   1d774:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1d778:	b	1d630 <scols_init_debug@@SMARTCOLS_2.25+0x9fa0>
   1d77c:	stp	x29, x30, [sp, #-32]!
   1d780:	stp	x20, x19, [sp, #16]
   1d784:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d788:	ldr	w19, [x20, #2944]
   1d78c:	mov	x29, sp
   1d790:	cbnz	w19, 1d7ec <scols_init_debug@@SMARTCOLS_2.25+0xa15c>
   1d794:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d798:	add	x0, x0, #0x86f
   1d79c:	bl	8250 <getenv@plt>
   1d7a0:	tbnz	w19, #1, 1d7b0 <scols_init_debug@@SMARTCOLS_2.25+0xa120>
   1d7a4:	cbz	x0, 1d7ac <scols_init_debug@@SMARTCOLS_2.25+0xa11c>
   1d7a8:	bl	212ac <scols_init_debug@@SMARTCOLS_2.25+0xdc1c>
   1d7ac:	str	w0, [x20, #2944]
   1d7b0:	ldr	w8, [x20, #2944]
   1d7b4:	cbz	w8, 1d7e0 <scols_init_debug@@SMARTCOLS_2.25+0xa150>
   1d7b8:	bl	76b0 <getuid@plt>
   1d7bc:	mov	w19, w0
   1d7c0:	bl	7610 <geteuid@plt>
   1d7c4:	cmp	w19, w0
   1d7c8:	b.ne	1d7f8 <scols_init_debug@@SMARTCOLS_2.25+0xa168>  // b.any
   1d7cc:	bl	7dc0 <getgid@plt>
   1d7d0:	mov	w19, w0
   1d7d4:	bl	75d0 <getegid@plt>
   1d7d8:	cmp	w19, w0
   1d7dc:	b.ne	1d7f8 <scols_init_debug@@SMARTCOLS_2.25+0xa168>  // b.any
   1d7e0:	ldr	w8, [x20, #2944]
   1d7e4:	orr	w8, w8, #0x2
   1d7e8:	str	w8, [x20, #2944]
   1d7ec:	ldp	x20, x19, [sp, #16]
   1d7f0:	ldp	x29, x30, [sp], #32
   1d7f4:	ret
   1d7f8:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d7fc:	ldr	w8, [x20, #2944]
   1d800:	ldr	x9, [x9, #4016]
   1d804:	orr	w8, w8, #0x1000000
   1d808:	ldr	x19, [x9]
   1d80c:	str	w8, [x20, #2944]
   1d810:	bl	7860 <getpid@plt>
   1d814:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1d818:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d81c:	mov	w2, w0
   1d820:	add	x1, x1, #0x134
   1d824:	add	x3, x3, #0x25d
   1d828:	mov	x0, x19
   1d82c:	bl	8350 <fprintf@plt>
   1d830:	b	1d7e0 <scols_init_debug@@SMARTCOLS_2.25+0xa150>
   1d834:	stp	x29, x30, [sp, #-48]!
   1d838:	stp	x22, x21, [sp, #16]
   1d83c:	stp	x20, x19, [sp, #32]
   1d840:	mov	x29, sp
   1d844:	mov	x19, x0
   1d848:	bl	8220 <__errno_location@plt>
   1d84c:	cbz	x19, 1d888 <scols_init_debug@@SMARTCOLS_2.25+0xa1f8>
   1d850:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d854:	ldrb	w8, [x8, #2944]
   1d858:	ldr	w22, [x0]
   1d85c:	mov	x20, x0
   1d860:	tbnz	w8, #2, 1d898 <scols_init_debug@@SMARTCOLS_2.25+0xa208>
   1d864:	ldr	x0, [x19, #128]
   1d868:	bl	7d90 <free@plt>
   1d86c:	mov	x0, x19
   1d870:	mov	x1, xzr
   1d874:	str	xzr, [x19, #128]
   1d878:	bl	1d1ec <scols_init_debug@@SMARTCOLS_2.25+0x9b5c>
   1d87c:	mov	x0, x19
   1d880:	bl	1d8e0 <scols_init_debug@@SMARTCOLS_2.25+0xa250>
   1d884:	str	w22, [x20]
   1d888:	ldp	x20, x19, [sp, #32]
   1d88c:	ldp	x22, x21, [sp, #16]
   1d890:	ldp	x29, x30, [sp], #48
   1d894:	ret
   1d898:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d89c:	ldr	x8, [x8, #4016]
   1d8a0:	ldr	x21, [x8]
   1d8a4:	bl	7860 <getpid@plt>
   1d8a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d8ac:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d8b0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d8b4:	mov	w2, w0
   1d8b8:	add	x1, x1, #0xd83
   1d8bc:	add	x3, x3, #0x25d
   1d8c0:	add	x4, x4, #0x265
   1d8c4:	mov	x0, x21
   1d8c8:	bl	8350 <fprintf@plt>
   1d8cc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d8d0:	add	x1, x1, #0x30d
   1d8d4:	mov	x0, x19
   1d8d8:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1d8dc:	b	1d864 <scols_init_debug@@SMARTCOLS_2.25+0xa1d4>
   1d8e0:	cbz	x0, 1d94c <scols_init_debug@@SMARTCOLS_2.25+0xa2bc>
   1d8e4:	stp	x29, x30, [sp, #-48]!
   1d8e8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1d8ec:	ldrb	w8, [x8, #2944]
   1d8f0:	stp	x20, x19, [sp, #32]
   1d8f4:	mov	x20, x0
   1d8f8:	add	x19, x0, #0x190
   1d8fc:	str	x21, [sp, #16]
   1d900:	mov	x29, sp
   1d904:	tbnz	w8, #3, 1d954 <scols_init_debug@@SMARTCOLS_2.25+0xa2c4>
   1d908:	ldr	x0, [x20, #424]
   1d90c:	bl	7d90 <free@plt>
   1d910:	ldr	x0, [x20, #400]
   1d914:	cbz	x0, 1d91c <scols_init_debug@@SMARTCOLS_2.25+0xa28c>
   1d918:	bl	7840 <fclose@plt>
   1d91c:	ldr	x0, [x20, #408]
   1d920:	cbz	x0, 1d928 <scols_init_debug@@SMARTCOLS_2.25+0xa298>
   1d924:	bl	7b60 <closedir@plt>
   1d928:	movi	v0.2d, #0x0
   1d92c:	str	xzr, [x19, #48]
   1d930:	stp	q0, q0, [x19, #16]
   1d934:	str	q0, [x19]
   1d938:	ldp	x20, x19, [sp, #32]
   1d93c:	ldr	x21, [sp, #16]
   1d940:	mov	w0, wzr
   1d944:	ldp	x29, x30, [sp], #48
   1d948:	ret
   1d94c:	mov	w0, #0xffffffea            	// #-22
   1d950:	ret
   1d954:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1d958:	ldr	x8, [x8, #4016]
   1d95c:	ldr	x21, [x8]
   1d960:	bl	7860 <getpid@plt>
   1d964:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1d968:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d96c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d970:	mov	w2, w0
   1d974:	add	x1, x1, #0xd83
   1d978:	add	x3, x3, #0x25d
   1d97c:	add	x4, x4, #0x32f
   1d980:	mov	x0, x21
   1d984:	bl	8350 <fprintf@plt>
   1d988:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1d98c:	add	x1, x1, #0x30d
   1d990:	mov	x0, x19
   1d994:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1d998:	b	1d908 <scols_init_debug@@SMARTCOLS_2.25+0xa278>
   1d99c:	stp	x29, x30, [sp, #-16]!
   1d9a0:	mov	x29, sp
   1d9a4:	cbz	x0, 1d9b4 <scols_init_debug@@SMARTCOLS_2.25+0xa324>
   1d9a8:	ldrb	w8, [x0]
   1d9ac:	cbz	w8, 1d9bc <scols_init_debug@@SMARTCOLS_2.25+0xa32c>
   1d9b0:	bl	7b50 <strdup@plt>
   1d9b4:	ldp	x29, x30, [sp], #16
   1d9b8:	ret
   1d9bc:	mov	x0, xzr
   1d9c0:	ldp	x29, x30, [sp], #16
   1d9c4:	ret
   1d9c8:	cbz	x0, 1d9d8 <scols_init_debug@@SMARTCOLS_2.25+0xa348>
   1d9cc:	ldrb	w8, [x0]
   1d9d0:	cmp	w8, #0x0
   1d9d4:	csel	x0, xzr, x0, eq  // eq = none
   1d9d8:	ret
   1d9dc:	stp	x29, x30, [sp, #-32]!
   1d9e0:	stp	x20, x19, [sp, #16]
   1d9e4:	mov	x29, sp
   1d9e8:	cbz	x0, 1da30 <scols_init_debug@@SMARTCOLS_2.25+0xa3a0>
   1d9ec:	ldrb	w8, [x0]
   1d9f0:	mov	x19, x0
   1d9f4:	cbz	w8, 1da30 <scols_init_debug@@SMARTCOLS_2.25+0xa3a0>
   1d9f8:	ldr	w8, [x19, #136]
   1d9fc:	tbz	w8, #31, 1da28 <scols_init_debug@@SMARTCOLS_2.25+0xa398>
   1da00:	ldr	w8, [x19, #152]
   1da04:	mov	x0, x19
   1da08:	and	w8, w8, #0x2
   1da0c:	orr	w1, w8, #0x80000
   1da10:	str	w8, [x19, #140]
   1da14:	bl	7940 <open@plt>
   1da18:	str	w0, [x19, #136]
   1da1c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1da20:	ldrb	w8, [x8, #2944]
   1da24:	tbnz	w8, #2, 1da40 <scols_init_debug@@SMARTCOLS_2.25+0xa3b0>
   1da28:	ldr	w0, [x19, #136]
   1da2c:	b	1da34 <scols_init_debug@@SMARTCOLS_2.25+0xa3a4>
   1da30:	mov	w0, #0xffffffea            	// #-22
   1da34:	ldp	x20, x19, [sp, #16]
   1da38:	ldp	x29, x30, [sp], #32
   1da3c:	ret
   1da40:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1da44:	ldr	x8, [x8, #4016]
   1da48:	ldr	x20, [x8]
   1da4c:	bl	7860 <getpid@plt>
   1da50:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1da54:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1da58:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1da5c:	mov	w2, w0
   1da60:	add	x1, x1, #0xd83
   1da64:	add	x3, x3, #0x25d
   1da68:	add	x4, x4, #0x265
   1da6c:	mov	x0, x20
   1da70:	bl	8350 <fprintf@plt>
   1da74:	ldr	w8, [x19, #152]
   1da78:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1da7c:	adrp	x10, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1da80:	add	x9, x9, #0x32c
   1da84:	add	x10, x10, #0xc61
   1da88:	tst	w8, #0x2
   1da8c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1da90:	csel	x3, x10, x9, eq  // eq = none
   1da94:	add	x1, x1, #0x31b
   1da98:	mov	x0, x19
   1da9c:	mov	x2, x19
   1daa0:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1daa4:	b	1da28 <scols_init_debug@@SMARTCOLS_2.25+0xa398>
   1daa8:	cbz	x0, 1dabc <scols_init_debug@@SMARTCOLS_2.25+0xa42c>
   1daac:	mov	x8, x0
   1dab0:	mov	w0, wzr
   1dab4:	stp	w1, w2, [x8, #136]
   1dab8:	ret
   1dabc:	mov	w0, #0xffffffea            	// #-22
   1dac0:	ret
   1dac4:	sub	sp, sp, #0xb0
   1dac8:	stp	x29, x30, [sp, #128]
   1dacc:	stp	x22, x21, [sp, #144]
   1dad0:	stp	x20, x19, [sp, #160]
   1dad4:	add	x29, sp, #0x80
   1dad8:	cbz	x0, 1db70 <scols_init_debug@@SMARTCOLS_2.25+0xa4e0>
   1dadc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1dae0:	ldrb	w8, [x8, #2944]
   1dae4:	mov	w20, w1
   1dae8:	mov	x19, x0
   1daec:	add	x21, x0, #0x190
   1daf0:	tbnz	w8, #3, 1db90 <scols_init_debug@@SMARTCOLS_2.25+0xa500>
   1daf4:	movi	v0.2d, #0x0
   1daf8:	str	xzr, [x21, #48]
   1dafc:	stp	q0, q0, [x21, #16]
   1db00:	str	q0, [x21]
   1db04:	ldrb	w9, [x19, #444]
   1db08:	ldrb	w10, [x19, #156]
   1db0c:	mov	w8, #0xffffffff            	// #-1
   1db10:	str	w8, [x19, #416]
   1db14:	orr	w8, w9, #0x2
   1db18:	str	w20, [x19, #448]
   1db1c:	strb	w8, [x19, #444]
   1db20:	tbnz	w10, #1, 1db78 <scols_init_debug@@SMARTCOLS_2.25+0xa4e8>
   1db24:	ldrb	w8, [x19, #152]
   1db28:	tbnz	w8, #7, 1db5c <scols_init_debug@@SMARTCOLS_2.25+0xa4cc>
   1db2c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1db30:	add	x0, x0, #0x334
   1db34:	mov	x1, sp
   1db38:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   1db3c:	cbnz	w0, 1db5c <scols_init_debug@@SMARTCOLS_2.25+0xa4cc>
   1db40:	ldr	w8, [sp, #16]
   1db44:	and	w8, w8, #0xf000
   1db48:	cmp	w8, #0x4, lsl #12
   1db4c:	b.ne	1db5c <scols_init_debug@@SMARTCOLS_2.25+0xa4cc>  // b.any
   1db50:	ldr	w8, [x19, #152]
   1db54:	orr	w8, w8, #0x80
   1db58:	str	w8, [x19, #152]
   1db5c:	ldrb	w8, [x19, #156]
   1db60:	mov	w0, wzr
   1db64:	orr	w8, w8, #0x2
   1db68:	strb	w8, [x19, #156]
   1db6c:	b	1db7c <scols_init_debug@@SMARTCOLS_2.25+0xa4ec>
   1db70:	mov	w0, #0xffffffea            	// #-22
   1db74:	b	1db7c <scols_init_debug@@SMARTCOLS_2.25+0xa4ec>
   1db78:	mov	w0, wzr
   1db7c:	ldp	x20, x19, [sp, #160]
   1db80:	ldp	x22, x21, [sp, #144]
   1db84:	ldp	x29, x30, [sp, #128]
   1db88:	add	sp, sp, #0xb0
   1db8c:	ret
   1db90:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1db94:	ldr	x8, [x8, #4016]
   1db98:	ldr	x22, [x8]
   1db9c:	bl	7860 <getpid@plt>
   1dba0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1dba4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dba8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dbac:	mov	w2, w0
   1dbb0:	add	x1, x1, #0xd83
   1dbb4:	add	x3, x3, #0x25d
   1dbb8:	add	x4, x4, #0x32f
   1dbbc:	mov	x0, x22
   1dbc0:	bl	8350 <fprintf@plt>
   1dbc4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dbc8:	add	x1, x1, #0x310
   1dbcc:	mov	x0, x21
   1dbd0:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1dbd4:	b	1daf4 <scols_init_debug@@SMARTCOLS_2.25+0xa464>
   1dbd8:	sub	sp, sp, #0x40
   1dbdc:	stp	x29, x30, [sp, #16]
   1dbe0:	stp	x22, x21, [sp, #32]
   1dbe4:	stp	x20, x19, [sp, #48]
   1dbe8:	add	x29, sp, #0x10
   1dbec:	cbz	x0, 1dc64 <scols_init_debug@@SMARTCOLS_2.25+0xa5d4>
   1dbf0:	ldrb	w8, [x0, #444]
   1dbf4:	mov	x19, x0
   1dbf8:	tbnz	w8, #0, 1dd24 <scols_init_debug@@SMARTCOLS_2.25+0xa694>
   1dbfc:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1dc00:	ldrb	w8, [x22, #2944]
   1dc04:	add	x20, x19, #0x190
   1dc08:	tbnz	w8, #3, 1dca8 <scols_init_debug@@SMARTCOLS_2.25+0xa618>
   1dc0c:	ldrb	w8, [x19, #448]
   1dc10:	tbnz	w8, #1, 1dcf4 <scols_init_debug@@SMARTCOLS_2.25+0xa664>
   1dc14:	ldrb	w8, [x19, #444]
   1dc18:	tbz	w8, #1, 1dc78 <scols_init_debug@@SMARTCOLS_2.25+0xa5e8>
   1dc1c:	ldrb	w8, [x22, #2944]
   1dc20:	tbnz	w8, #3, 1dd3c <scols_init_debug@@SMARTCOLS_2.25+0xa6ac>
   1dc24:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dc28:	add	x21, x21, #0x6f2
   1dc2c:	ldr	w8, [x19, #416]
   1dc30:	add	w3, w8, #0x1
   1dc34:	cmp	w8, #0x6
   1dc38:	str	w3, [x19, #416]
   1dc3c:	b.gt	1dc6c <scols_init_debug@@SMARTCOLS_2.25+0xa5dc>
   1dc40:	mov	x0, sp
   1dc44:	mov	w1, #0x10                  	// #16
   1dc48:	mov	x2, x21
   1dc4c:	bl	77b0 <snprintf@plt>
   1dc50:	mov	x1, sp
   1dc54:	mov	x0, x19
   1dc58:	bl	1e214 <scols_init_debug@@SMARTCOLS_2.25+0xab84>
   1dc5c:	cbnz	w0, 1dc2c <scols_init_debug@@SMARTCOLS_2.25+0xa59c>
   1dc60:	b	1dd28 <scols_init_debug@@SMARTCOLS_2.25+0xa698>
   1dc64:	mov	w0, #0xffffffea            	// #-22
   1dc68:	b	1dd28 <scols_init_debug@@SMARTCOLS_2.25+0xa698>
   1dc6c:	ldrb	w8, [x19, #444]
   1dc70:	and	w8, w8, #0xfffffffd
   1dc74:	strb	w8, [x19, #444]
   1dc78:	ldr	x8, [x19, #424]
   1dc7c:	cbnz	x8, 1ddf0 <scols_init_debug@@SMARTCOLS_2.25+0xa760>
   1dc80:	ldrb	w8, [x22, #2944]
   1dc84:	add	x21, x19, #0x1a8
   1dc88:	tbnz	w8, #3, 1dd84 <scols_init_debug@@SMARTCOLS_2.25+0xa6f4>
   1dc8c:	ldrb	w8, [x19, #152]
   1dc90:	tbnz	w8, #7, 1ddd0 <scols_init_debug@@SMARTCOLS_2.25+0xa740>
   1dc94:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dc98:	add	x0, x0, #0x117
   1dc9c:	mov	w2, #0x1                   	// #1
   1dca0:	mov	x1, x21
   1dca4:	b	1dde0 <scols_init_debug@@SMARTCOLS_2.25+0xa750>
   1dca8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1dcac:	ldr	x8, [x8, #4016]
   1dcb0:	ldr	x21, [x8]
   1dcb4:	bl	7860 <getpid@plt>
   1dcb8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1dcbc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dcc0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dcc4:	mov	w2, w0
   1dcc8:	add	x1, x1, #0xd83
   1dccc:	add	x3, x3, #0x25d
   1dcd0:	add	x4, x4, #0x32f
   1dcd4:	mov	x0, x21
   1dcd8:	bl	8350 <fprintf@plt>
   1dcdc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dce0:	add	x1, x1, #0x33e
   1dce4:	mov	x0, x20
   1dce8:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1dcec:	ldrb	w8, [x19, #448]
   1dcf0:	tbz	w8, #1, 1dc14 <scols_init_debug@@SMARTCOLS_2.25+0xa584>
   1dcf4:	ldr	w8, [x19, #152]
   1dcf8:	mov	x0, x19
   1dcfc:	and	w8, w8, #0x60
   1dd00:	cmp	w8, #0x40
   1dd04:	b.ne	1dd14 <scols_init_debug@@SMARTCOLS_2.25+0xa684>  // b.any
   1dd08:	bl	1de3c <scols_init_debug@@SMARTCOLS_2.25+0xa7ac>
   1dd0c:	cbnz	w0, 1dd1c <scols_init_debug@@SMARTCOLS_2.25+0xa68c>
   1dd10:	b	1dd28 <scols_init_debug@@SMARTCOLS_2.25+0xa698>
   1dd14:	bl	1e048 <scols_init_debug@@SMARTCOLS_2.25+0xa9b8>
   1dd18:	cbz	w0, 1dd28 <scols_init_debug@@SMARTCOLS_2.25+0xa698>
   1dd1c:	mov	x0, x19
   1dd20:	bl	1d8e0 <scols_init_debug@@SMARTCOLS_2.25+0xa250>
   1dd24:	mov	w0, #0x1                   	// #1
   1dd28:	ldp	x20, x19, [sp, #48]
   1dd2c:	ldp	x22, x21, [sp, #32]
   1dd30:	ldp	x29, x30, [sp, #16]
   1dd34:	add	sp, sp, #0x40
   1dd38:	ret
   1dd3c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1dd40:	ldr	x8, [x8, #4016]
   1dd44:	ldr	x21, [x8]
   1dd48:	bl	7860 <getpid@plt>
   1dd4c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1dd50:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dd54:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dd58:	mov	w2, w0
   1dd5c:	add	x1, x1, #0xd83
   1dd60:	add	x3, x3, #0x25d
   1dd64:	add	x4, x4, #0x32f
   1dd68:	mov	x0, x21
   1dd6c:	bl	8350 <fprintf@plt>
   1dd70:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dd74:	add	x1, x1, #0x343
   1dd78:	mov	x0, x20
   1dd7c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1dd80:	b	1dc24 <scols_init_debug@@SMARTCOLS_2.25+0xa594>
   1dd84:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1dd88:	ldr	x8, [x8, #4016]
   1dd8c:	ldr	x22, [x8]
   1dd90:	bl	7860 <getpid@plt>
   1dd94:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1dd98:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dd9c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dda0:	mov	w2, w0
   1dda4:	add	x1, x1, #0xd83
   1dda8:	add	x3, x3, #0x25d
   1ddac:	add	x4, x4, #0x32f
   1ddb0:	mov	x0, x22
   1ddb4:	bl	8350 <fprintf@plt>
   1ddb8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ddbc:	add	x1, x1, #0x357
   1ddc0:	mov	x0, x20
   1ddc4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1ddc8:	ldrb	w8, [x19, #152]
   1ddcc:	tbz	w8, #7, 1dc94 <scols_init_debug@@SMARTCOLS_2.25+0xa604>
   1ddd0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ddd4:	add	x0, x0, #0x334
   1ddd8:	mov	x1, x21
   1dddc:	mov	w2, wzr
   1dde0:	bl	1e3a0 <scols_init_debug@@SMARTCOLS_2.25+0xad10>
   1dde4:	mov	w8, #0xffffffff            	// #-1
   1dde8:	str	w0, [x19, #432]
   1ddec:	str	w8, [x19, #416]
   1ddf0:	adrp	x20, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ddf4:	add	x20, x20, #0x6f2
   1ddf8:	ldrsw	x8, [x19, #416]
   1ddfc:	ldr	w9, [x19, #432]
   1de00:	add	x8, x8, #0x1
   1de04:	cmp	w8, w9
   1de08:	str	w8, [x19, #416]
   1de0c:	b.ge	1dd1c <scols_init_debug@@SMARTCOLS_2.25+0xa68c>  // b.tcont
   1de10:	ldr	x9, [x19, #424]
   1de14:	mov	x0, sp
   1de18:	mov	w1, #0x10                  	// #16
   1de1c:	mov	x2, x20
   1de20:	ldr	w3, [x9, x8, lsl #2]
   1de24:	bl	77b0 <snprintf@plt>
   1de28:	mov	x1, sp
   1de2c:	mov	x0, x19
   1de30:	bl	1e214 <scols_init_debug@@SMARTCOLS_2.25+0xab84>
   1de34:	cbnz	w0, 1ddf8 <scols_init_debug@@SMARTCOLS_2.25+0xa768>
   1de38:	b	1dd28 <scols_init_debug@@SMARTCOLS_2.25+0xa698>
   1de3c:	stp	x29, x30, [sp, #-96]!
   1de40:	stp	x28, x27, [sp, #16]
   1de44:	stp	x26, x25, [sp, #32]
   1de48:	stp	x24, x23, [sp, #48]
   1de4c:	stp	x22, x21, [sp, #64]
   1de50:	stp	x20, x19, [sp, #80]
   1de54:	mov	x29, sp
   1de58:	sub	sp, sp, #0x1a0
   1de5c:	adrp	x26, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1de60:	ldrb	w8, [x26, #2944]
   1de64:	mov	x19, x0
   1de68:	add	x20, x0, #0x190
   1de6c:	tbnz	w8, #3, 1de84 <scols_init_debug@@SMARTCOLS_2.25+0xa7f4>
   1de70:	ldr	x8, [x19, #408]
   1de74:	cbz	x8, 1ded0 <scols_init_debug@@SMARTCOLS_2.25+0xa840>
   1de78:	ldr	x0, [x19, #408]
   1de7c:	cbnz	x0, 1dee8 <scols_init_debug@@SMARTCOLS_2.25+0xa858>
   1de80:	b	1e01c <scols_init_debug@@SMARTCOLS_2.25+0xa98c>
   1de84:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1de88:	ldr	x8, [x8, #4016]
   1de8c:	ldr	x21, [x8]
   1de90:	bl	7860 <getpid@plt>
   1de94:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1de98:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1de9c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dea0:	mov	w2, w0
   1dea4:	add	x1, x1, #0xd83
   1dea8:	add	x3, x3, #0x25d
   1deac:	add	x4, x4, #0x32f
   1deb0:	mov	x0, x21
   1deb4:	bl	8350 <fprintf@plt>
   1deb8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1debc:	add	x1, x1, #0x87d
   1dec0:	mov	x0, x20
   1dec4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1dec8:	ldr	x8, [x19, #408]
   1decc:	cbnz	x8, 1de78 <scols_init_debug@@SMARTCOLS_2.25+0xa7e8>
   1ded0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ded4:	add	x0, x0, #0x886
   1ded8:	bl	76d0 <opendir@plt>
   1dedc:	str	x0, [x19, #408]
   1dee0:	ldr	x0, [x19, #408]
   1dee4:	cbz	x0, 1e01c <scols_init_debug@@SMARTCOLS_2.25+0xa98c>
   1dee8:	bl	7f40 <dirfd@plt>
   1deec:	ldr	x8, [x19, #408]
   1def0:	mov	w21, w0
   1def4:	mov	x0, x8
   1def8:	bl	7b10 <readdir@plt>
   1defc:	cbz	x0, 1e01c <scols_init_debug@@SMARTCOLS_2.25+0xa98c>
   1df00:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1df04:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1df08:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1df0c:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1df10:	mov	x27, x0
   1df14:	add	x22, x22, #0xc2b
   1df18:	add	x23, x23, #0xc2a
   1df1c:	add	x24, x24, #0x339
   1df20:	add	x25, x25, #0x89a
   1df24:	ldrb	w8, [x26, #2944]
   1df28:	tbnz	w8, #3, 1dfb8 <scols_init_debug@@SMARTCOLS_2.25+0xa928>
   1df2c:	add	x27, x27, #0x13
   1df30:	mov	x0, x27
   1df34:	mov	x1, x22
   1df38:	bl	7cf0 <strcmp@plt>
   1df3c:	cbz	w0, 1df94 <scols_init_debug@@SMARTCOLS_2.25+0xa904>
   1df40:	mov	x0, x27
   1df44:	mov	x1, x23
   1df48:	bl	7cf0 <strcmp@plt>
   1df4c:	cbz	w0, 1df94 <scols_init_debug@@SMARTCOLS_2.25+0xa904>
   1df50:	mov	w2, #0x4                   	// #4
   1df54:	mov	x0, x27
   1df58:	mov	x1, x24
   1df5c:	mov	w28, #0x4                   	// #4
   1df60:	bl	79b0 <strncmp@plt>
   1df64:	cbnz	w0, 1df98 <scols_init_debug@@SMARTCOLS_2.25+0xa908>
   1df68:	add	x0, sp, #0x84
   1df6c:	mov	w1, #0x112                 	// #274
   1df70:	mov	x2, x25
   1df74:	mov	x3, x27
   1df78:	bl	77b0 <snprintf@plt>
   1df7c:	add	x1, sp, #0x84
   1df80:	mov	x2, sp
   1df84:	mov	w0, w21
   1df88:	mov	w3, wzr
   1df8c:	bl	26ce8 <scols_init_debug@@SMARTCOLS_2.25+0x13658>
   1df90:	cbz	w0, 1e004 <scols_init_debug@@SMARTCOLS_2.25+0xa974>
   1df94:	mov	w28, #0x4                   	// #4
   1df98:	orr	w8, w28, #0x4
   1df9c:	cmp	w8, #0x4
   1dfa0:	b.ne	1e040 <scols_init_debug@@SMARTCOLS_2.25+0xa9b0>  // b.any
   1dfa4:	ldr	x0, [x19, #408]
   1dfa8:	bl	7b10 <readdir@plt>
   1dfac:	mov	x27, x0
   1dfb0:	cbnz	x0, 1df24 <scols_init_debug@@SMARTCOLS_2.25+0xa894>
   1dfb4:	b	1e01c <scols_init_debug@@SMARTCOLS_2.25+0xa98c>
   1dfb8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1dfbc:	ldr	x8, [x8, #4016]
   1dfc0:	ldr	x28, [x8]
   1dfc4:	bl	7860 <getpid@plt>
   1dfc8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1dfcc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dfd0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dfd4:	mov	w2, w0
   1dfd8:	mov	x0, x28
   1dfdc:	add	x1, x1, #0xd83
   1dfe0:	add	x3, x3, #0x25d
   1dfe4:	add	x4, x4, #0x32f
   1dfe8:	bl	8350 <fprintf@plt>
   1dfec:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1dff0:	add	x2, x27, #0x13
   1dff4:	mov	x0, x20
   1dff8:	add	x1, x1, #0x891
   1dffc:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e000:	b	1df2c <scols_init_debug@@SMARTCOLS_2.25+0xa89c>
   1e004:	mov	x0, x19
   1e008:	mov	x1, x27
   1e00c:	bl	1e214 <scols_init_debug@@SMARTCOLS_2.25+0xab84>
   1e010:	cmp	w0, #0x0
   1e014:	cset	w28, eq  // eq = none
   1e018:	b	1df98 <scols_init_debug@@SMARTCOLS_2.25+0xa908>
   1e01c:	mov	w0, #0x1                   	// #1
   1e020:	add	sp, sp, #0x1a0
   1e024:	ldp	x20, x19, [sp, #80]
   1e028:	ldp	x22, x21, [sp, #64]
   1e02c:	ldp	x24, x23, [sp, #48]
   1e030:	ldp	x26, x25, [sp, #32]
   1e034:	ldp	x28, x27, [sp, #16]
   1e038:	ldp	x29, x30, [sp], #96
   1e03c:	ret
   1e040:	mov	w0, wzr
   1e044:	b	1e020 <scols_init_debug@@SMARTCOLS_2.25+0xa990>
   1e048:	stp	x29, x30, [sp, #-96]!
   1e04c:	stp	x28, x27, [sp, #16]
   1e050:	stp	x26, x25, [sp, #32]
   1e054:	stp	x24, x23, [sp, #48]
   1e058:	stp	x22, x21, [sp, #64]
   1e05c:	stp	x20, x19, [sp, #80]
   1e060:	mov	x29, sp
   1e064:	sub	sp, sp, #0x2, lsl #12
   1e068:	sub	sp, sp, #0x90
   1e06c:	adrp	x27, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e070:	ldrb	w8, [x27, #2944]
   1e074:	mov	x19, x0
   1e078:	add	x20, x0, #0x190
   1e07c:	tbnz	w8, #3, 1e094 <scols_init_debug@@SMARTCOLS_2.25+0xaa04>
   1e080:	ldr	x8, [x20]
   1e084:	cbz	x8, 1e0e0 <scols_init_debug@@SMARTCOLS_2.25+0xaa50>
   1e088:	ldr	x8, [x20]
   1e08c:	cbnz	x8, 1e100 <scols_init_debug@@SMARTCOLS_2.25+0xaa70>
   1e090:	b	1e1e4 <scols_init_debug@@SMARTCOLS_2.25+0xab54>
   1e094:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e098:	ldr	x8, [x8, #4016]
   1e09c:	ldr	x21, [x8]
   1e0a0:	bl	7860 <getpid@plt>
   1e0a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e0a8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e0ac:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e0b0:	mov	w2, w0
   1e0b4:	add	x1, x1, #0xd83
   1e0b8:	add	x3, x3, #0x25d
   1e0bc:	add	x4, x4, #0x32f
   1e0c0:	mov	x0, x21
   1e0c4:	bl	8350 <fprintf@plt>
   1e0c8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e0cc:	add	x1, x1, #0x8af
   1e0d0:	mov	x0, x20
   1e0d4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e0d8:	ldr	x8, [x20]
   1e0dc:	cbnz	x8, 1e088 <scols_init_debug@@SMARTCOLS_2.25+0xa9f8>
   1e0e0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e0e4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1e0e8:	add	x0, x0, #0x8b4
   1e0ec:	add	x1, x1, #0x32a
   1e0f0:	bl	7890 <fopen@plt>
   1e0f4:	str	x0, [x20]
   1e0f8:	ldr	x8, [x20]
   1e0fc:	cbz	x8, 1e1e4 <scols_init_debug@@SMARTCOLS_2.25+0xab54>
   1e100:	ldr	x2, [x20]
   1e104:	add	x0, sp, #0x88
   1e108:	mov	w1, #0x2000                	// #8192
   1e10c:	bl	8360 <fgets@plt>
   1e110:	cbz	x0, 1e1e4 <scols_init_debug@@SMARTCOLS_2.25+0xab54>
   1e114:	adrp	x28, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e118:	ldr	x28, [x28, #4016]
   1e11c:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e120:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e124:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e128:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e12c:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e130:	add	x21, x21, #0x8c5
   1e134:	add	x22, x22, #0xd83
   1e138:	add	x23, x23, #0x25d
   1e13c:	add	x24, x24, #0x32f
   1e140:	add	x25, x25, #0x8db
   1e144:	add	x0, sp, #0x88
   1e148:	add	x2, sp, #0x84
   1e14c:	mov	x3, sp
   1e150:	mov	x1, x21
   1e154:	bl	80d0 <__isoc99_sscanf@plt>
   1e158:	cmp	w0, #0x2
   1e15c:	mov	w8, #0x4                   	// #4
   1e160:	b.ne	1e18c <scols_init_debug@@SMARTCOLS_2.25+0xaafc>  // b.any
   1e164:	ldr	w9, [sp, #132]
   1e168:	cmp	w9, #0x7
   1e16c:	b.ne	1e18c <scols_init_debug@@SMARTCOLS_2.25+0xaafc>  // b.any
   1e170:	ldrb	w8, [x27, #2944]
   1e174:	tbnz	w8, #3, 1e1b0 <scols_init_debug@@SMARTCOLS_2.25+0xab20>
   1e178:	mov	x1, sp
   1e17c:	mov	x0, x19
   1e180:	bl	1e214 <scols_init_debug@@SMARTCOLS_2.25+0xab84>
   1e184:	cmp	w0, #0x0
   1e188:	cset	w8, eq  // eq = none
   1e18c:	orr	w8, w8, #0x4
   1e190:	cmp	w8, #0x4
   1e194:	b.ne	1e20c <scols_init_debug@@SMARTCOLS_2.25+0xab7c>  // b.any
   1e198:	ldr	x2, [x20]
   1e19c:	add	x0, sp, #0x88
   1e1a0:	mov	w1, #0x2000                	// #8192
   1e1a4:	bl	8360 <fgets@plt>
   1e1a8:	cbnz	x0, 1e144 <scols_init_debug@@SMARTCOLS_2.25+0xaab4>
   1e1ac:	b	1e1e4 <scols_init_debug@@SMARTCOLS_2.25+0xab54>
   1e1b0:	ldr	x26, [x28]
   1e1b4:	bl	7860 <getpid@plt>
   1e1b8:	mov	w2, w0
   1e1bc:	mov	x0, x26
   1e1c0:	mov	x1, x22
   1e1c4:	mov	x3, x23
   1e1c8:	mov	x4, x24
   1e1cc:	bl	8350 <fprintf@plt>
   1e1d0:	mov	x2, sp
   1e1d4:	mov	x0, x20
   1e1d8:	mov	x1, x25
   1e1dc:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e1e0:	b	1e178 <scols_init_debug@@SMARTCOLS_2.25+0xaae8>
   1e1e4:	mov	w0, #0x1                   	// #1
   1e1e8:	add	sp, sp, #0x2, lsl #12
   1e1ec:	add	sp, sp, #0x90
   1e1f0:	ldp	x20, x19, [sp, #80]
   1e1f4:	ldp	x22, x21, [sp, #64]
   1e1f8:	ldp	x24, x23, [sp, #48]
   1e1fc:	ldp	x26, x25, [sp, #32]
   1e200:	ldp	x28, x27, [sp, #16]
   1e204:	ldp	x29, x30, [sp], #96
   1e208:	ret
   1e20c:	mov	w0, wzr
   1e210:	b	1e1e8 <scols_init_debug@@SMARTCOLS_2.25+0xab58>
   1e214:	stp	x29, x30, [sp, #-48]!
   1e218:	stp	x22, x21, [sp, #16]
   1e21c:	stp	x20, x19, [sp, #32]
   1e220:	mov	x29, sp
   1e224:	mov	x19, x0
   1e228:	bl	1d1ec <scols_init_debug@@SMARTCOLS_2.25+0x9b5c>
   1e22c:	cbnz	w0, 1e2ac <scols_init_debug@@SMARTCOLS_2.25+0xac1c>
   1e230:	ldrb	w8, [x19, #448]
   1e234:	tst	w8, #0x3
   1e238:	b.eq	1e278 <scols_init_debug@@SMARTCOLS_2.25+0xabe8>  // b.none
   1e23c:	mov	x0, x19
   1e240:	add	x20, x19, #0x190
   1e244:	bl	1e5e4 <scols_init_debug@@SMARTCOLS_2.25+0xaf54>
   1e248:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e24c:	ldr	w8, [x22, #2944]
   1e250:	cbz	w0, 1e280 <scols_init_debug@@SMARTCOLS_2.25+0xabf0>
   1e254:	tbnz	w8, #3, 1e2bc <scols_init_debug@@SMARTCOLS_2.25+0xac2c>
   1e258:	mov	x0, x19
   1e25c:	mov	x1, xzr
   1e260:	bl	1e968 <scols_init_debug@@SMARTCOLS_2.25+0xb2d8>
   1e264:	ldr	w8, [x19, #448]
   1e268:	cbnz	w0, 1e270 <scols_init_debug@@SMARTCOLS_2.25+0xabe0>
   1e26c:	tbnz	w8, #1, 1e278 <scols_init_debug@@SMARTCOLS_2.25+0xabe8>
   1e270:	cbz	w0, 1e294 <scols_init_debug@@SMARTCOLS_2.25+0xac04>
   1e274:	tbz	w8, #0, 1e294 <scols_init_debug@@SMARTCOLS_2.25+0xac04>
   1e278:	mov	w0, wzr
   1e27c:	b	1e2ac <scols_init_debug@@SMARTCOLS_2.25+0xac1c>
   1e280:	tbnz	w8, #3, 1e308 <scols_init_debug@@SMARTCOLS_2.25+0xac78>
   1e284:	bl	8220 <__errno_location@plt>
   1e288:	ldr	w8, [x0]
   1e28c:	neg	w0, w8
   1e290:	b	1e2ac <scols_init_debug@@SMARTCOLS_2.25+0xac1c>
   1e294:	ldrb	w8, [x22, #2944]
   1e298:	tbnz	w8, #3, 1e354 <scols_init_debug@@SMARTCOLS_2.25+0xacc4>
   1e29c:	mov	x0, x19
   1e2a0:	mov	x1, xzr
   1e2a4:	bl	1d1ec <scols_init_debug@@SMARTCOLS_2.25+0x9b5c>
   1e2a8:	mov	w0, #0x1                   	// #1
   1e2ac:	ldp	x20, x19, [sp, #32]
   1e2b0:	ldp	x22, x21, [sp, #16]
   1e2b4:	ldp	x29, x30, [sp], #48
   1e2b8:	ret
   1e2bc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e2c0:	ldr	x8, [x8, #4016]
   1e2c4:	ldr	x21, [x8]
   1e2c8:	bl	7860 <getpid@plt>
   1e2cc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e2d0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e2d4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e2d8:	mov	w2, w0
   1e2dc:	add	x1, x1, #0xd83
   1e2e0:	add	x3, x3, #0x25d
   1e2e4:	add	x4, x4, #0x32f
   1e2e8:	mov	x0, x21
   1e2ec:	bl	8350 <fprintf@plt>
   1e2f0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e2f4:	add	x1, x1, #0x8f9
   1e2f8:	mov	x0, x20
   1e2fc:	mov	x2, x19
   1e300:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e304:	b	1e258 <scols_init_debug@@SMARTCOLS_2.25+0xabc8>
   1e308:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e30c:	ldr	x8, [x8, #4016]
   1e310:	ldr	x21, [x8]
   1e314:	bl	7860 <getpid@plt>
   1e318:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e31c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e320:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e324:	mov	w2, w0
   1e328:	add	x1, x1, #0xd83
   1e32c:	add	x3, x3, #0x25d
   1e330:	add	x4, x4, #0x32f
   1e334:	mov	x0, x21
   1e338:	bl	8350 <fprintf@plt>
   1e33c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e340:	add	x1, x1, #0x8e7
   1e344:	mov	x0, x20
   1e348:	mov	x2, x19
   1e34c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e350:	b	1e284 <scols_init_debug@@SMARTCOLS_2.25+0xabf4>
   1e354:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e358:	ldr	x8, [x8, #4016]
   1e35c:	ldr	x21, [x8]
   1e360:	bl	7860 <getpid@plt>
   1e364:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e368:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e36c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e370:	mov	w2, w0
   1e374:	add	x1, x1, #0xd83
   1e378:	add	x3, x3, #0x25d
   1e37c:	add	x4, x4, #0x32f
   1e380:	mov	x0, x21
   1e384:	bl	8350 <fprintf@plt>
   1e388:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e38c:	add	x1, x1, #0x902
   1e390:	mov	x0, x20
   1e394:	mov	x2, x19
   1e398:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e39c:	b	1e29c <scols_init_debug@@SMARTCOLS_2.25+0xac0c>
   1e3a0:	sub	sp, sp, #0x80
   1e3a4:	stp	x22, x21, [sp, #96]
   1e3a8:	mov	w22, wzr
   1e3ac:	stp	x29, x30, [sp, #32]
   1e3b0:	stp	x28, x27, [sp, #48]
   1e3b4:	stp	x26, x25, [sp, #64]
   1e3b8:	stp	x24, x23, [sp, #80]
   1e3bc:	stp	x20, x19, [sp, #112]
   1e3c0:	add	x29, sp, #0x20
   1e3c4:	cbz	x0, 1e564 <scols_init_debug@@SMARTCOLS_2.25+0xaed4>
   1e3c8:	mov	x19, x1
   1e3cc:	cbz	x1, 1e564 <scols_init_debug@@SMARTCOLS_2.25+0xaed4>
   1e3d0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e3d4:	ldrb	w8, [x8, #2944]
   1e3d8:	mov	w20, w2
   1e3dc:	mov	x21, x0
   1e3e0:	tbnz	w8, #3, 1e588 <scols_init_debug@@SMARTCOLS_2.25+0xaef8>
   1e3e4:	mov	x0, x21
   1e3e8:	bl	76d0 <opendir@plt>
   1e3ec:	cbz	x0, 1e530 <scols_init_debug@@SMARTCOLS_2.25+0xaea0>
   1e3f0:	mov	x21, x0
   1e3f4:	ldr	x0, [x19]
   1e3f8:	bl	7d90 <free@plt>
   1e3fc:	mov	x0, x21
   1e400:	str	xzr, [x19]
   1e404:	bl	7b10 <readdir@plt>
   1e408:	cbz	x0, 1e538 <scols_init_debug@@SMARTCOLS_2.25+0xaea8>
   1e40c:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1e410:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1e414:	mov	w22, wzr
   1e418:	mov	w28, #0x1                   	// #1
   1e41c:	mov	w25, #0x441                 	// #1089
   1e420:	add	x23, x23, #0xc2b
   1e424:	add	x24, x24, #0xc2a
   1e428:	str	xzr, [sp, #8]
   1e42c:	b	1e444 <scols_init_debug@@SMARTCOLS_2.25+0xadb4>
   1e430:	ldr	w8, [x27]
   1e434:	cbz	w8, 1e4a0 <scols_init_debug@@SMARTCOLS_2.25+0xae10>
   1e438:	mov	x0, x21
   1e43c:	bl	7b10 <readdir@plt>
   1e440:	cbz	x0, 1e53c <scols_init_debug@@SMARTCOLS_2.25+0xaeac>
   1e444:	ldrb	w8, [x0, #18]
   1e448:	cmp	w8, #0xa
   1e44c:	b.hi	1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>  // b.pmore
   1e450:	lsl	w8, w28, w8
   1e454:	tst	w8, w25
   1e458:	b.eq	1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>  // b.none
   1e45c:	add	x26, x0, #0x13
   1e460:	mov	x0, x26
   1e464:	mov	x1, x23
   1e468:	bl	7cf0 <strcmp@plt>
   1e46c:	cbz	w0, 1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1e470:	mov	x0, x26
   1e474:	mov	x1, x24
   1e478:	bl	7cf0 <strcmp@plt>
   1e47c:	cbz	w0, 1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1e480:	cbz	w20, 1e4f0 <scols_init_debug@@SMARTCOLS_2.25+0xae60>
   1e484:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e488:	sub	x2, x29, #0x4
   1e48c:	mov	x0, x26
   1e490:	add	x1, x1, #0x927
   1e494:	bl	80d0 <__isoc99_sscanf@plt>
   1e498:	cmp	w0, #0x1
   1e49c:	b.ne	1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>  // b.any
   1e4a0:	ldur	w8, [x29, #-4]
   1e4a4:	cmp	w8, #0x8
   1e4a8:	b.cc	1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>  // b.lo, b.ul, b.last
   1e4ac:	ldr	x8, [sp, #8]
   1e4b0:	add	w26, w22, #0x1
   1e4b4:	cmp	w26, w8
   1e4b8:	b.ls	1e4d8 <scols_init_debug@@SMARTCOLS_2.25+0xae48>  // b.plast
   1e4bc:	ldr	x0, [x19]
   1e4c0:	add	w8, w8, #0x1
   1e4c4:	lsl	x1, x8, #2
   1e4c8:	str	x8, [sp, #8]
   1e4cc:	bl	7b20 <realloc@plt>
   1e4d0:	cbz	x0, 1e5c8 <scols_init_debug@@SMARTCOLS_2.25+0xaf38>
   1e4d4:	str	x0, [x19]
   1e4d8:	ldr	x8, [x19]
   1e4dc:	cbz	x8, 1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1e4e0:	ldur	w9, [x29, #-4]
   1e4e4:	str	w9, [x8, w22, uxtw #2]
   1e4e8:	mov	w22, w26
   1e4ec:	b	1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1e4f0:	str	xzr, [sp, #16]
   1e4f4:	bl	8220 <__errno_location@plt>
   1e4f8:	mov	x27, x0
   1e4fc:	str	wzr, [x0]
   1e500:	add	x1, sp, #0x10
   1e504:	mov	w2, #0xa                   	// #10
   1e508:	mov	x0, x26
   1e50c:	bl	7d40 <strtol@plt>
   1e510:	ldr	x8, [sp, #16]
   1e514:	stur	w0, [x29, #-4]
   1e518:	cmp	x26, x8
   1e51c:	b.eq	1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>  // b.none
   1e520:	cbz	x8, 1e430 <scols_init_debug@@SMARTCOLS_2.25+0xada0>
   1e524:	ldrb	w8, [x8]
   1e528:	cbnz	w8, 1e438 <scols_init_debug@@SMARTCOLS_2.25+0xada8>
   1e52c:	b	1e430 <scols_init_debug@@SMARTCOLS_2.25+0xada0>
   1e530:	mov	w22, wzr
   1e534:	b	1e564 <scols_init_debug@@SMARTCOLS_2.25+0xaed4>
   1e538:	mov	w22, wzr
   1e53c:	cbz	w22, 1e55c <scols_init_debug@@SMARTCOLS_2.25+0xaecc>
   1e540:	ldr	x0, [x19]
   1e544:	cbz	x0, 1e55c <scols_init_debug@@SMARTCOLS_2.25+0xaecc>
   1e548:	adrp	x3, 21000 <scols_init_debug@@SMARTCOLS_2.25+0xd970>
   1e54c:	mov	w1, w22
   1e550:	add	x3, x3, #0x390
   1e554:	mov	w2, #0x4                   	// #4
   1e558:	bl	7720 <qsort@plt>
   1e55c:	mov	x0, x21
   1e560:	bl	7b60 <closedir@plt>
   1e564:	mov	w0, w22
   1e568:	ldp	x20, x19, [sp, #112]
   1e56c:	ldp	x22, x21, [sp, #96]
   1e570:	ldp	x24, x23, [sp, #80]
   1e574:	ldp	x26, x25, [sp, #64]
   1e578:	ldp	x28, x27, [sp, #48]
   1e57c:	ldp	x29, x30, [sp, #32]
   1e580:	add	sp, sp, #0x80
   1e584:	ret
   1e588:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e58c:	ldr	x8, [x8, #4016]
   1e590:	ldr	x22, [x8]
   1e594:	bl	7860 <getpid@plt>
   1e598:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e59c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e5a0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e5a4:	mov	w2, w0
   1e5a8:	add	x1, x1, #0xd83
   1e5ac:	add	x3, x3, #0x25d
   1e5b0:	add	x4, x4, #0x32f
   1e5b4:	mov	x0, x22
   1e5b8:	bl	8350 <fprintf@plt>
   1e5bc:	mov	x1, x21
   1e5c0:	bl	212fc <scols_init_debug@@SMARTCOLS_2.25+0xdc6c>
   1e5c4:	b	1e3e4 <scols_init_debug@@SMARTCOLS_2.25+0xad54>
   1e5c8:	ldr	x0, [x19]
   1e5cc:	bl	7d90 <free@plt>
   1e5d0:	mov	x0, x21
   1e5d4:	str	xzr, [x19]
   1e5d8:	bl	7b60 <closedir@plt>
   1e5dc:	mov	w22, #0xffffffff            	// #-1
   1e5e0:	b	1e564 <scols_init_debug@@SMARTCOLS_2.25+0xaed4>
   1e5e4:	sub	sp, sp, #0x90
   1e5e8:	stp	x29, x30, [sp, #128]
   1e5ec:	add	x29, sp, #0x80
   1e5f0:	cbz	x0, 1e628 <scols_init_debug@@SMARTCOLS_2.25+0xaf98>
   1e5f4:	mov	x1, sp
   1e5f8:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   1e5fc:	cbnz	w0, 1e628 <scols_init_debug@@SMARTCOLS_2.25+0xaf98>
   1e600:	ldr	w8, [sp, #16]
   1e604:	and	w8, w8, #0xf000
   1e608:	cmp	w8, #0x6, lsl #12
   1e60c:	b.ne	1e628 <scols_init_debug@@SMARTCOLS_2.25+0xaf98>  // b.any
   1e610:	ldr	x0, [sp, #32]
   1e614:	bl	7c90 <gnu_dev_major@plt>
   1e618:	cmp	w0, #0x7
   1e61c:	b.ne	1e628 <scols_init_debug@@SMARTCOLS_2.25+0xaf98>  // b.any
   1e620:	mov	w0, #0x1                   	// #1
   1e624:	b	1e63c <scols_init_debug@@SMARTCOLS_2.25+0xafac>
   1e628:	bl	8220 <__errno_location@plt>
   1e62c:	mov	x8, x0
   1e630:	mov	w0, wzr
   1e634:	mov	w9, #0x13                  	// #19
   1e638:	str	w9, [x8]
   1e63c:	ldp	x29, x30, [sp, #128]
   1e640:	add	sp, sp, #0x90
   1e644:	ret
   1e648:	stp	x29, x30, [sp, #-48]!
   1e64c:	str	x21, [sp, #16]
   1e650:	stp	x20, x19, [sp, #32]
   1e654:	mov	x29, sp
   1e658:	cbz	x0, 1e6b8 <scols_init_debug@@SMARTCOLS_2.25+0xb028>
   1e65c:	ldrb	w8, [x0, #156]
   1e660:	mov	x19, x0
   1e664:	tbnz	w8, #2, 1e6b8 <scols_init_debug@@SMARTCOLS_2.25+0xb028>
   1e668:	bl	8220 <__errno_location@plt>
   1e66c:	str	wzr, [x0]
   1e670:	ldrb	w8, [x19, #156]
   1e674:	tbnz	w8, #0, 1e6dc <scols_init_debug@@SMARTCOLS_2.25+0xb04c>
   1e678:	mov	x0, x19
   1e67c:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   1e680:	tbnz	w0, #31, 1e6b0 <scols_init_debug@@SMARTCOLS_2.25+0xb020>
   1e684:	add	x20, x19, #0xa8
   1e688:	mov	w1, #0x4c05                	// #19461
   1e68c:	mov	x2, x20
   1e690:	bl	8390 <ioctl@plt>
   1e694:	ldrb	w8, [x19, #156]
   1e698:	cbz	w0, 1e6e4 <scols_init_debug@@SMARTCOLS_2.25+0xb054>
   1e69c:	orr	w8, w8, #0x4
   1e6a0:	strb	w8, [x19, #156]
   1e6a4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e6a8:	ldrb	w8, [x8, #2944]
   1e6ac:	tbnz	w8, #2, 1e744 <scols_init_debug@@SMARTCOLS_2.25+0xb0b4>
   1e6b0:	mov	x20, xzr
   1e6b4:	b	1e6c8 <scols_init_debug@@SMARTCOLS_2.25+0xb038>
   1e6b8:	bl	8220 <__errno_location@plt>
   1e6bc:	mov	w8, #0x16                  	// #22
   1e6c0:	mov	x20, xzr
   1e6c4:	str	w8, [x0]
   1e6c8:	mov	x0, x20
   1e6cc:	ldp	x20, x19, [sp, #32]
   1e6d0:	ldr	x21, [sp, #16]
   1e6d4:	ldp	x29, x30, [sp], #48
   1e6d8:	ret
   1e6dc:	add	x20, x19, #0xa8
   1e6e0:	b	1e6c8 <scols_init_debug@@SMARTCOLS_2.25+0xb038>
   1e6e4:	and	w8, w8, #0xfffffffb
   1e6e8:	orr	w8, w8, #0x1
   1e6ec:	strb	w8, [x19, #156]
   1e6f0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e6f4:	ldrb	w8, [x8, #2944]
   1e6f8:	tbz	w8, #2, 1e6c8 <scols_init_debug@@SMARTCOLS_2.25+0xb038>
   1e6fc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e700:	ldr	x8, [x8, #4016]
   1e704:	ldr	x21, [x8]
   1e708:	bl	7860 <getpid@plt>
   1e70c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e710:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e714:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e718:	mov	w2, w0
   1e71c:	add	x1, x1, #0xd83
   1e720:	add	x3, x3, #0x25d
   1e724:	add	x4, x4, #0x265
   1e728:	mov	x0, x21
   1e72c:	bl	8350 <fprintf@plt>
   1e730:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e734:	add	x1, x1, #0x36b
   1e738:	mov	x0, x19
   1e73c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e740:	b	1e6c8 <scols_init_debug@@SMARTCOLS_2.25+0xb038>
   1e744:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e748:	ldr	x8, [x8, #4016]
   1e74c:	ldr	x20, [x8]
   1e750:	bl	7860 <getpid@plt>
   1e754:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e758:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e75c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e760:	mov	w2, w0
   1e764:	add	x1, x1, #0xd83
   1e768:	add	x3, x3, #0x25d
   1e76c:	add	x4, x4, #0x265
   1e770:	mov	x0, x20
   1e774:	bl	8350 <fprintf@plt>
   1e778:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e77c:	add	x1, x1, #0x382
   1e780:	mov	x0, x19
   1e784:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e788:	b	1e6b0 <scols_init_debug@@SMARTCOLS_2.25+0xb020>
   1e78c:	sub	sp, sp, #0x30
   1e790:	stp	x29, x30, [sp, #16]
   1e794:	stp	x20, x19, [sp, #32]
   1e798:	add	x29, sp, #0x10
   1e79c:	mov	x19, x0
   1e7a0:	bl	1e85c <scols_init_debug@@SMARTCOLS_2.25+0xb1cc>
   1e7a4:	str	xzr, [sp, #8]
   1e7a8:	cbz	x0, 1e7bc <scols_init_debug@@SMARTCOLS_2.25+0xb12c>
   1e7ac:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e7b0:	add	x2, x2, #0x89d
   1e7b4:	add	x1, sp, #0x8
   1e7b8:	bl	23960 <scols_init_debug@@SMARTCOLS_2.25+0x102d0>
   1e7bc:	ldr	x8, [sp, #8]
   1e7c0:	cbnz	x8, 1e7f0 <scols_init_debug@@SMARTCOLS_2.25+0xb160>
   1e7c4:	ldrb	w8, [x19, #152]
   1e7c8:	tbnz	w8, #6, 1e7f0 <scols_init_debug@@SMARTCOLS_2.25+0xb160>
   1e7cc:	mov	x0, x19
   1e7d0:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1e7d4:	cbz	x0, 1e7f0 <scols_init_debug@@SMARTCOLS_2.25+0xb160>
   1e7d8:	add	x8, x0, #0x38
   1e7dc:	mov	w9, #0x2a                  	// #42
   1e7e0:	strh	w9, [x0, #118]
   1e7e4:	mov	x0, x8
   1e7e8:	bl	7b50 <strdup@plt>
   1e7ec:	str	x0, [sp, #8]
   1e7f0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e7f4:	ldrb	w8, [x8, #2944]
   1e7f8:	tbnz	w8, #2, 1e810 <scols_init_debug@@SMARTCOLS_2.25+0xb180>
   1e7fc:	ldr	x0, [sp, #8]
   1e800:	ldp	x20, x19, [sp, #32]
   1e804:	ldp	x29, x30, [sp, #16]
   1e808:	add	sp, sp, #0x30
   1e80c:	ret
   1e810:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e814:	ldr	x8, [x8, #4016]
   1e818:	ldr	x20, [x8]
   1e81c:	bl	7860 <getpid@plt>
   1e820:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e824:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e828:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e82c:	mov	w2, w0
   1e830:	add	x1, x1, #0xd83
   1e834:	add	x3, x3, #0x25d
   1e838:	add	x4, x4, #0x265
   1e83c:	mov	x0, x20
   1e840:	bl	8350 <fprintf@plt>
   1e844:	ldr	x2, [sp, #8]
   1e848:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e84c:	add	x1, x1, #0x39d
   1e850:	mov	x0, x19
   1e854:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e858:	b	1e7fc <scols_init_debug@@SMARTCOLS_2.25+0xb16c>
   1e85c:	stp	x29, x30, [sp, #-32]!
   1e860:	stp	x20, x19, [sp, #16]
   1e864:	mov	x29, sp
   1e868:	cbz	x0, 1e914 <scols_init_debug@@SMARTCOLS_2.25+0xb284>
   1e86c:	ldrb	w8, [x0]
   1e870:	mov	x19, x0
   1e874:	cbz	w8, 1e910 <scols_init_debug@@SMARTCOLS_2.25+0xb280>
   1e878:	ldrb	w8, [x19, #152]
   1e87c:	tbnz	w8, #5, 1e910 <scols_init_debug@@SMARTCOLS_2.25+0xb280>
   1e880:	ldr	x8, [x19, #160]
   1e884:	cbz	x8, 1e890 <scols_init_debug@@SMARTCOLS_2.25+0xb200>
   1e888:	ldr	x0, [x19, #160]
   1e88c:	b	1e914 <scols_init_debug@@SMARTCOLS_2.25+0xb284>
   1e890:	mov	x0, x19
   1e894:	bl	26ab0 <scols_init_debug@@SMARTCOLS_2.25+0x13420>
   1e898:	cbz	x0, 1e904 <scols_init_debug@@SMARTCOLS_2.25+0xb274>
   1e89c:	mov	x1, xzr
   1e8a0:	mov	x2, xzr
   1e8a4:	bl	25228 <scols_init_debug@@SMARTCOLS_2.25+0x11b98>
   1e8a8:	str	x0, [x19, #160]
   1e8ac:	cbnz	x0, 1e888 <scols_init_debug@@SMARTCOLS_2.25+0xb1f8>
   1e8b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e8b4:	ldrb	w8, [x8, #2944]
   1e8b8:	tbz	w8, #2, 1e888 <scols_init_debug@@SMARTCOLS_2.25+0xb1f8>
   1e8bc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e8c0:	ldr	x8, [x8, #4016]
   1e8c4:	ldr	x20, [x8]
   1e8c8:	bl	7860 <getpid@plt>
   1e8cc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e8d0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e8d4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e8d8:	mov	w2, w0
   1e8dc:	add	x1, x1, #0xd83
   1e8e0:	add	x3, x3, #0x25d
   1e8e4:	add	x4, x4, #0x265
   1e8e8:	mov	x0, x20
   1e8ec:	bl	8350 <fprintf@plt>
   1e8f0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e8f4:	add	x1, x1, #0x94d
   1e8f8:	mov	x0, x19
   1e8fc:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e900:	b	1e888 <scols_init_debug@@SMARTCOLS_2.25+0xb1f8>
   1e904:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e908:	ldrb	w8, [x8, #2944]
   1e90c:	tbnz	w8, #2, 1e920 <scols_init_debug@@SMARTCOLS_2.25+0xb290>
   1e910:	mov	x0, xzr
   1e914:	ldp	x20, x19, [sp, #16]
   1e918:	ldp	x29, x30, [sp], #32
   1e91c:	ret
   1e920:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1e924:	ldr	x8, [x8, #4016]
   1e928:	ldr	x20, [x8]
   1e92c:	bl	7860 <getpid@plt>
   1e930:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1e934:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e938:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e93c:	mov	w2, w0
   1e940:	add	x1, x1, #0xd83
   1e944:	add	x3, x3, #0x25d
   1e948:	add	x4, x4, #0x265
   1e94c:	mov	x0, x20
   1e950:	bl	8350 <fprintf@plt>
   1e954:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e958:	add	x1, x1, #0x92e
   1e95c:	mov	x0, x19
   1e960:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1e964:	b	1e910 <scols_init_debug@@SMARTCOLS_2.25+0xb280>
   1e968:	stp	x29, x30, [sp, #-48]!
   1e96c:	str	x21, [sp, #16]
   1e970:	stp	x20, x19, [sp, #32]
   1e974:	mov	x29, sp
   1e978:	mov	x21, x1
   1e97c:	mov	x19, x0
   1e980:	bl	1e85c <scols_init_debug@@SMARTCOLS_2.25+0xb1cc>
   1e984:	cbz	x0, 1e9a4 <scols_init_debug@@SMARTCOLS_2.25+0xb314>
   1e988:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1e98c:	add	x2, x2, #0x3b3
   1e990:	mov	x1, x21
   1e994:	bl	23e78 <scols_init_debug@@SMARTCOLS_2.25+0x107e8>
   1e998:	mov	w20, w0
   1e99c:	cbnz	w20, 1e9ac <scols_init_debug@@SMARTCOLS_2.25+0xb31c>
   1e9a0:	b	1e9e0 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   1e9a4:	mov	w20, #0xffffffea            	// #-22
   1e9a8:	cbz	w20, 1e9e0 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   1e9ac:	ldrb	w8, [x19, #152]
   1e9b0:	tbnz	w8, #6, 1e9e0 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   1e9b4:	mov	x0, x19
   1e9b8:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1e9bc:	cbz	x0, 1e9d4 <scols_init_debug@@SMARTCOLS_2.25+0xb344>
   1e9c0:	mov	w20, wzr
   1e9c4:	cbz	x21, 1e9e0 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   1e9c8:	ldr	x8, [x0, #24]
   1e9cc:	str	x8, [x21]
   1e9d0:	b	1e9e0 <scols_init_debug@@SMARTCOLS_2.25+0xb350>
   1e9d4:	bl	8220 <__errno_location@plt>
   1e9d8:	ldr	w8, [x0]
   1e9dc:	neg	w20, w8
   1e9e0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1e9e4:	ldrb	w8, [x8, #2944]
   1e9e8:	tbnz	w8, #2, 1ea00 <scols_init_debug@@SMARTCOLS_2.25+0xb370>
   1e9ec:	mov	w0, w20
   1e9f0:	ldp	x20, x19, [sp, #32]
   1e9f4:	ldr	x21, [sp, #16]
   1e9f8:	ldp	x29, x30, [sp], #48
   1e9fc:	ret
   1ea00:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1ea04:	ldr	x8, [x8, #4016]
   1ea08:	ldr	x21, [x8]
   1ea0c:	bl	7860 <getpid@plt>
   1ea10:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1ea14:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ea18:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ea1c:	mov	w2, w0
   1ea20:	add	x1, x1, #0xd83
   1ea24:	add	x3, x3, #0x25d
   1ea28:	add	x4, x4, #0x265
   1ea2c:	mov	x0, x21
   1ea30:	bl	8350 <fprintf@plt>
   1ea34:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ea38:	add	x1, x1, #0x3bf
   1ea3c:	mov	x0, x19
   1ea40:	mov	w2, w20
   1ea44:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1ea48:	b	1e9ec <scols_init_debug@@SMARTCOLS_2.25+0xb35c>
   1ea4c:	stp	x29, x30, [sp, #-48]!
   1ea50:	str	x21, [sp, #16]
   1ea54:	stp	x20, x19, [sp, #32]
   1ea58:	mov	x29, sp
   1ea5c:	mov	x21, x1
   1ea60:	mov	x19, x0
   1ea64:	bl	1e85c <scols_init_debug@@SMARTCOLS_2.25+0xb1cc>
   1ea68:	cbz	x0, 1ea88 <scols_init_debug@@SMARTCOLS_2.25+0xb3f8>
   1ea6c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ea70:	add	x2, x2, #0x3d2
   1ea74:	mov	x1, x21
   1ea78:	bl	23e78 <scols_init_debug@@SMARTCOLS_2.25+0x107e8>
   1ea7c:	mov	w20, w0
   1ea80:	cbnz	w20, 1ea90 <scols_init_debug@@SMARTCOLS_2.25+0xb400>
   1ea84:	b	1eae0 <scols_init_debug@@SMARTCOLS_2.25+0xb450>
   1ea88:	mov	w20, #0xffffffea            	// #-22
   1ea8c:	cbz	w20, 1eae0 <scols_init_debug@@SMARTCOLS_2.25+0xb450>
   1ea90:	mov	x0, x19
   1ea94:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   1ea98:	str	wzr, [x29, #28]
   1ea9c:	tbnz	w0, #31, 1eac0 <scols_init_debug@@SMARTCOLS_2.25+0xb430>
   1eaa0:	add	x1, x29, #0x1c
   1eaa4:	bl	13ce8 <scols_init_debug@@SMARTCOLS_2.25+0x658>
   1eaa8:	mov	w20, w0
   1eaac:	cbz	w0, 1ead0 <scols_init_debug@@SMARTCOLS_2.25+0xb440>
   1eab0:	mov	w8, wzr
   1eab4:	mov	w0, w20
   1eab8:	cbnz	w8, 1eae0 <scols_init_debug@@SMARTCOLS_2.25+0xb450>
   1eabc:	b	1eaf0 <scols_init_debug@@SMARTCOLS_2.25+0xb460>
   1eac0:	mov	w8, wzr
   1eac4:	mov	w0, #0xffffffea            	// #-22
   1eac8:	cbnz	w8, 1eae0 <scols_init_debug@@SMARTCOLS_2.25+0xb450>
   1eacc:	b	1eaf0 <scols_init_debug@@SMARTCOLS_2.25+0xb460>
   1ead0:	ldrsw	x8, [x29, #28]
   1ead4:	str	x8, [x21]
   1ead8:	mov	w8, #0x1                   	// #1
   1eadc:	cbz	w8, 1eaf0 <scols_init_debug@@SMARTCOLS_2.25+0xb460>
   1eae0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1eae4:	ldrb	w8, [x8, #2944]
   1eae8:	tbnz	w8, #2, 1eb00 <scols_init_debug@@SMARTCOLS_2.25+0xb470>
   1eaec:	mov	w0, w20
   1eaf0:	ldp	x20, x19, [sp, #32]
   1eaf4:	ldr	x21, [sp, #16]
   1eaf8:	ldp	x29, x30, [sp], #48
   1eafc:	ret
   1eb00:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1eb04:	ldr	x8, [x8, #4016]
   1eb08:	ldr	x21, [x8]
   1eb0c:	bl	7860 <getpid@plt>
   1eb10:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1eb14:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1eb18:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1eb1c:	mov	w2, w0
   1eb20:	add	x1, x1, #0xd83
   1eb24:	add	x3, x3, #0x25d
   1eb28:	add	x4, x4, #0x265
   1eb2c:	mov	x0, x21
   1eb30:	bl	8350 <fprintf@plt>
   1eb34:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1eb38:	add	x1, x1, #0x3eb
   1eb3c:	mov	x0, x19
   1eb40:	mov	w2, w20
   1eb44:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1eb48:	b	1eaec <scols_init_debug@@SMARTCOLS_2.25+0xb45c>
   1eb4c:	stp	x29, x30, [sp, #-48]!
   1eb50:	str	x21, [sp, #16]
   1eb54:	stp	x20, x19, [sp, #32]
   1eb58:	mov	x29, sp
   1eb5c:	mov	x21, x1
   1eb60:	mov	x19, x0
   1eb64:	bl	1e85c <scols_init_debug@@SMARTCOLS_2.25+0xb1cc>
   1eb68:	cbz	x0, 1eb88 <scols_init_debug@@SMARTCOLS_2.25+0xb4f8>
   1eb6c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1eb70:	add	x2, x2, #0x401
   1eb74:	mov	x1, x21
   1eb78:	bl	23e78 <scols_init_debug@@SMARTCOLS_2.25+0x107e8>
   1eb7c:	mov	w20, w0
   1eb80:	cbnz	w20, 1eb90 <scols_init_debug@@SMARTCOLS_2.25+0xb500>
   1eb84:	b	1ebc4 <scols_init_debug@@SMARTCOLS_2.25+0xb534>
   1eb88:	mov	w20, #0xffffffea            	// #-22
   1eb8c:	cbz	w20, 1ebc4 <scols_init_debug@@SMARTCOLS_2.25+0xb534>
   1eb90:	ldrb	w8, [x19, #152]
   1eb94:	tbnz	w8, #6, 1ebc4 <scols_init_debug@@SMARTCOLS_2.25+0xb534>
   1eb98:	mov	x0, x19
   1eb9c:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1eba0:	cbz	x0, 1ebb8 <scols_init_debug@@SMARTCOLS_2.25+0xb528>
   1eba4:	mov	w20, wzr
   1eba8:	cbz	x21, 1ebc4 <scols_init_debug@@SMARTCOLS_2.25+0xb534>
   1ebac:	ldr	x8, [x0, #32]
   1ebb0:	str	x8, [x21]
   1ebb4:	b	1ebc4 <scols_init_debug@@SMARTCOLS_2.25+0xb534>
   1ebb8:	bl	8220 <__errno_location@plt>
   1ebbc:	ldr	w8, [x0]
   1ebc0:	neg	w20, w8
   1ebc4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1ebc8:	ldrb	w8, [x8, #2944]
   1ebcc:	tbnz	w8, #2, 1ebe4 <scols_init_debug@@SMARTCOLS_2.25+0xb554>
   1ebd0:	mov	w0, w20
   1ebd4:	ldp	x20, x19, [sp, #32]
   1ebd8:	ldr	x21, [sp, #16]
   1ebdc:	ldp	x29, x30, [sp], #48
   1ebe0:	ret
   1ebe4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1ebe8:	ldr	x8, [x8, #4016]
   1ebec:	ldr	x21, [x8]
   1ebf0:	bl	7860 <getpid@plt>
   1ebf4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1ebf8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ebfc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ec00:	mov	w2, w0
   1ec04:	add	x1, x1, #0xd83
   1ec08:	add	x3, x3, #0x25d
   1ec0c:	add	x4, x4, #0x265
   1ec10:	mov	x0, x21
   1ec14:	bl	8350 <fprintf@plt>
   1ec18:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ec1c:	add	x1, x1, #0x410
   1ec20:	mov	x0, x19
   1ec24:	mov	w2, w20
   1ec28:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1ec2c:	b	1ebd0 <scols_init_debug@@SMARTCOLS_2.25+0xb540>
   1ec30:	stp	x29, x30, [sp, #-48]!
   1ec34:	str	x21, [sp, #16]
   1ec38:	stp	x20, x19, [sp, #32]
   1ec3c:	mov	x29, sp
   1ec40:	mov	x21, x1
   1ec44:	mov	x19, x0
   1ec48:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1ec4c:	cbz	x0, 1ec64 <scols_init_debug@@SMARTCOLS_2.25+0xb5d4>
   1ec50:	mov	w20, wzr
   1ec54:	cbz	x21, 1ec70 <scols_init_debug@@SMARTCOLS_2.25+0xb5e0>
   1ec58:	ldr	w8, [x0, #44]
   1ec5c:	str	w8, [x21]
   1ec60:	b	1ec70 <scols_init_debug@@SMARTCOLS_2.25+0xb5e0>
   1ec64:	bl	8220 <__errno_location@plt>
   1ec68:	ldr	w8, [x0]
   1ec6c:	neg	w20, w8
   1ec70:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1ec74:	ldrb	w8, [x8, #2944]
   1ec78:	tbnz	w8, #2, 1ec90 <scols_init_debug@@SMARTCOLS_2.25+0xb600>
   1ec7c:	mov	w0, w20
   1ec80:	ldp	x20, x19, [sp, #32]
   1ec84:	ldr	x21, [sp, #16]
   1ec88:	ldp	x29, x30, [sp], #48
   1ec8c:	ret
   1ec90:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1ec94:	ldr	x8, [x8, #4016]
   1ec98:	ldr	x21, [x8]
   1ec9c:	bl	7860 <getpid@plt>
   1eca0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1eca4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1eca8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ecac:	mov	w2, w0
   1ecb0:	add	x1, x1, #0xd83
   1ecb4:	add	x3, x3, #0x25d
   1ecb8:	add	x4, x4, #0x265
   1ecbc:	mov	x0, x21
   1ecc0:	bl	8350 <fprintf@plt>
   1ecc4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ecc8:	add	x1, x1, #0x426
   1eccc:	mov	x0, x19
   1ecd0:	mov	w2, w20
   1ecd4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1ecd8:	b	1ec7c <scols_init_debug@@SMARTCOLS_2.25+0xb5ec>
   1ecdc:	stp	x29, x30, [sp, #-32]!
   1ece0:	stp	x20, x19, [sp, #16]
   1ece4:	mov	x29, sp
   1ece8:	mov	x19, x0
   1ecec:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1ecf0:	cbz	x0, 1ecfc <scols_init_debug@@SMARTCOLS_2.25+0xb66c>
   1ecf4:	add	x0, x0, #0x78
   1ecf8:	b	1ed0c <scols_init_debug@@SMARTCOLS_2.25+0xb67c>
   1ecfc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1ed00:	ldrb	w8, [x8, #2944]
   1ed04:	tbnz	w8, #2, 1ed18 <scols_init_debug@@SMARTCOLS_2.25+0xb688>
   1ed08:	mov	x0, xzr
   1ed0c:	ldp	x20, x19, [sp, #16]
   1ed10:	ldp	x29, x30, [sp], #32
   1ed14:	ret
   1ed18:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1ed1c:	ldr	x8, [x8, #4016]
   1ed20:	ldr	x20, [x8]
   1ed24:	bl	7860 <getpid@plt>
   1ed28:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1ed2c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ed30:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ed34:	mov	w2, w0
   1ed38:	add	x1, x1, #0xd83
   1ed3c:	add	x3, x3, #0x25d
   1ed40:	add	x4, x4, #0x265
   1ed44:	mov	x0, x20
   1ed48:	bl	8350 <fprintf@plt>
   1ed4c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ed50:	add	x1, x1, #0x43f
   1ed54:	mov	x0, x19
   1ed58:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1ed5c:	b	1ed08 <scols_init_debug@@SMARTCOLS_2.25+0xb678>
   1ed60:	stp	x29, x30, [sp, #-48]!
   1ed64:	str	x21, [sp, #16]
   1ed68:	stp	x20, x19, [sp, #32]
   1ed6c:	mov	x29, sp
   1ed70:	mov	x21, x1
   1ed74:	mov	x19, x0
   1ed78:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1ed7c:	cbz	x0, 1ed94 <scols_init_debug@@SMARTCOLS_2.25+0xb704>
   1ed80:	mov	w20, wzr
   1ed84:	cbz	x21, 1eda0 <scols_init_debug@@SMARTCOLS_2.25+0xb710>
   1ed88:	ldr	x8, [x0]
   1ed8c:	str	x8, [x21]
   1ed90:	b	1eda0 <scols_init_debug@@SMARTCOLS_2.25+0xb710>
   1ed94:	bl	8220 <__errno_location@plt>
   1ed98:	ldr	w8, [x0]
   1ed9c:	neg	w20, w8
   1eda0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1eda4:	ldrb	w8, [x8, #2944]
   1eda8:	tbnz	w8, #2, 1edc0 <scols_init_debug@@SMARTCOLS_2.25+0xb730>
   1edac:	mov	w0, w20
   1edb0:	ldp	x20, x19, [sp, #32]
   1edb4:	ldr	x21, [sp, #16]
   1edb8:	ldp	x29, x30, [sp], #48
   1edbc:	ret
   1edc0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1edc4:	ldr	x8, [x8, #4016]
   1edc8:	ldr	x21, [x8]
   1edcc:	bl	7860 <getpid@plt>
   1edd0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1edd4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1edd8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1eddc:	mov	w2, w0
   1ede0:	add	x1, x1, #0xd83
   1ede4:	add	x3, x3, #0x25d
   1ede8:	add	x4, x4, #0x265
   1edec:	mov	x0, x21
   1edf0:	bl	8350 <fprintf@plt>
   1edf4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1edf8:	add	x1, x1, #0x455
   1edfc:	mov	x0, x19
   1ee00:	mov	w2, w20
   1ee04:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1ee08:	b	1edac <scols_init_debug@@SMARTCOLS_2.25+0xb71c>
   1ee0c:	stp	x29, x30, [sp, #-48]!
   1ee10:	str	x21, [sp, #16]
   1ee14:	stp	x20, x19, [sp, #32]
   1ee18:	mov	x29, sp
   1ee1c:	mov	x21, x1
   1ee20:	mov	x19, x0
   1ee24:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1ee28:	cbz	x0, 1ee40 <scols_init_debug@@SMARTCOLS_2.25+0xb7b0>
   1ee2c:	mov	w20, wzr
   1ee30:	cbz	x21, 1ee4c <scols_init_debug@@SMARTCOLS_2.25+0xb7bc>
   1ee34:	ldr	x8, [x0, #8]
   1ee38:	str	x8, [x21]
   1ee3c:	b	1ee4c <scols_init_debug@@SMARTCOLS_2.25+0xb7bc>
   1ee40:	bl	8220 <__errno_location@plt>
   1ee44:	ldr	w8, [x0]
   1ee48:	neg	w20, w8
   1ee4c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1ee50:	ldrb	w8, [x8, #2944]
   1ee54:	tbnz	w8, #2, 1ee6c <scols_init_debug@@SMARTCOLS_2.25+0xb7dc>
   1ee58:	mov	w0, w20
   1ee5c:	ldp	x20, x19, [sp, #32]
   1ee60:	ldr	x21, [sp, #16]
   1ee64:	ldp	x29, x30, [sp], #48
   1ee68:	ret
   1ee6c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1ee70:	ldr	x8, [x8, #4016]
   1ee74:	ldr	x21, [x8]
   1ee78:	bl	7860 <getpid@plt>
   1ee7c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1ee80:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ee84:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ee88:	mov	w2, w0
   1ee8c:	add	x1, x1, #0xd83
   1ee90:	add	x3, x3, #0x25d
   1ee94:	add	x4, x4, #0x265
   1ee98:	mov	x0, x21
   1ee9c:	bl	8350 <fprintf@plt>
   1eea0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1eea4:	add	x1, x1, #0x46f
   1eea8:	mov	x0, x19
   1eeac:	mov	w2, w20
   1eeb0:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1eeb4:	b	1ee58 <scols_init_debug@@SMARTCOLS_2.25+0xb7c8>
   1eeb8:	sub	sp, sp, #0x30
   1eebc:	stp	x29, x30, [sp, #16]
   1eec0:	add	x29, sp, #0x10
   1eec4:	stp	x20, x19, [sp, #32]
   1eec8:	stur	wzr, [x29, #-4]
   1eecc:	bl	1d154 <scols_init_debug@@SMARTCOLS_2.25+0x9ac4>
   1eed0:	mov	w8, #0x1ff                 	// #511
   1eed4:	movk	w8, #0x3, lsl #16
   1eed8:	cmp	w0, w8
   1eedc:	b.le	1eee8 <scols_init_debug@@SMARTCOLS_2.25+0xb858>
   1eee0:	mov	w0, #0x1                   	// #1
   1eee4:	b	1ef2c <scols_init_debug@@SMARTCOLS_2.25+0xb89c>
   1eee8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1eeec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   1eef0:	add	x0, x0, #0x489
   1eef4:	add	x1, x1, #0x32a
   1eef8:	bl	7890 <fopen@plt>
   1eefc:	cbz	x0, 1ef2c <scols_init_debug@@SMARTCOLS_2.25+0xb89c>
   1ef00:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ef04:	add	x1, x1, #0x708
   1ef08:	sub	x2, x29, #0x4
   1ef0c:	mov	x19, x0
   1ef10:	bl	7980 <__isoc99_fscanf@plt>
   1ef14:	mov	w20, w0
   1ef18:	mov	x0, x19
   1ef1c:	bl	7840 <fclose@plt>
   1ef20:	ldur	w8, [x29, #-4]
   1ef24:	cmp	w20, #0x1
   1ef28:	csel	w0, w8, wzr, eq  // eq = none
   1ef2c:	ldp	x20, x19, [sp, #32]
   1ef30:	ldp	x29, x30, [sp, #16]
   1ef34:	add	sp, sp, #0x30
   1ef38:	ret
   1ef3c:	sub	sp, sp, #0x20
   1ef40:	stp	x29, x30, [sp, #16]
   1ef44:	add	x29, sp, #0x10
   1ef48:	bl	1e85c <scols_init_debug@@SMARTCOLS_2.25+0xb1cc>
   1ef4c:	cbz	x0, 1ef64 <scols_init_debug@@SMARTCOLS_2.25+0xb8d4>
   1ef50:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ef54:	add	x2, x2, #0x4ae
   1ef58:	sub	x1, x29, #0x4
   1ef5c:	bl	23f80 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   1ef60:	cbz	w0, 1ef6c <scols_init_debug@@SMARTCOLS_2.25+0xb8dc>
   1ef64:	bl	1eeb8 <scols_init_debug@@SMARTCOLS_2.25+0xb828>
   1ef68:	b	1ef70 <scols_init_debug@@SMARTCOLS_2.25+0xb8e0>
   1ef6c:	ldur	w0, [x29, #-4]
   1ef70:	ldp	x29, x30, [sp, #16]
   1ef74:	add	sp, sp, #0x20
   1ef78:	ret
   1ef7c:	sub	sp, sp, #0x30
   1ef80:	stp	x29, x30, [sp, #16]
   1ef84:	stp	x20, x19, [sp, #32]
   1ef88:	add	x29, sp, #0x10
   1ef8c:	mov	x20, x0
   1ef90:	bl	1e85c <scols_init_debug@@SMARTCOLS_2.25+0xb1cc>
   1ef94:	cbz	x0, 1efbc <scols_init_debug@@SMARTCOLS_2.25+0xb92c>
   1ef98:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ef9c:	add	x2, x2, #0x4bc
   1efa0:	sub	x1, x29, #0x4
   1efa4:	bl	23f80 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   1efa8:	ldur	w19, [x29, #-4]
   1efac:	cbz	w0, 1efe4 <scols_init_debug@@SMARTCOLS_2.25+0xb954>
   1efb0:	ldrb	w8, [x20, #152]
   1efb4:	tbz	w8, #6, 1efc4 <scols_init_debug@@SMARTCOLS_2.25+0xb934>
   1efb8:	b	1efe0 <scols_init_debug@@SMARTCOLS_2.25+0xb950>
   1efbc:	ldrb	w8, [x20, #152]
   1efc0:	tbnz	w8, #6, 1efe0 <scols_init_debug@@SMARTCOLS_2.25+0xb950>
   1efc4:	mov	x0, x20
   1efc8:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1efcc:	cbz	x0, 1eff8 <scols_init_debug@@SMARTCOLS_2.25+0xb968>
   1efd0:	ldr	w9, [x0, #52]
   1efd4:	mov	w8, wzr
   1efd8:	and	w19, w9, #0x4
   1efdc:	cbz	w8, 1efe4 <scols_init_debug@@SMARTCOLS_2.25+0xb954>
   1efe0:	mov	w19, wzr
   1efe4:	mov	w0, w19
   1efe8:	ldp	x20, x19, [sp, #32]
   1efec:	ldp	x29, x30, [sp, #16]
   1eff0:	add	sp, sp, #0x30
   1eff4:	ret
   1eff8:	mov	w8, #0x1                   	// #1
   1effc:	cbnz	w8, 1efe0 <scols_init_debug@@SMARTCOLS_2.25+0xb950>
   1f000:	b	1efe4 <scols_init_debug@@SMARTCOLS_2.25+0xb954>
   1f004:	sub	sp, sp, #0x30
   1f008:	stp	x29, x30, [sp, #16]
   1f00c:	stp	x20, x19, [sp, #32]
   1f010:	add	x29, sp, #0x10
   1f014:	mov	x20, x0
   1f018:	bl	1e85c <scols_init_debug@@SMARTCOLS_2.25+0xb1cc>
   1f01c:	cbz	x0, 1f044 <scols_init_debug@@SMARTCOLS_2.25+0xb9b4>
   1f020:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   1f024:	add	x2, x2, #0xc61
   1f028:	sub	x1, x29, #0x4
   1f02c:	bl	23f80 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   1f030:	ldur	w19, [x29, #-4]
   1f034:	cbz	w0, 1f06c <scols_init_debug@@SMARTCOLS_2.25+0xb9dc>
   1f038:	ldrb	w8, [x20, #152]
   1f03c:	tbz	w8, #6, 1f04c <scols_init_debug@@SMARTCOLS_2.25+0xb9bc>
   1f040:	b	1f068 <scols_init_debug@@SMARTCOLS_2.25+0xb9d8>
   1f044:	ldrb	w8, [x20, #152]
   1f048:	tbnz	w8, #6, 1f068 <scols_init_debug@@SMARTCOLS_2.25+0xb9d8>
   1f04c:	mov	x0, x20
   1f050:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1f054:	cbz	x0, 1f080 <scols_init_debug@@SMARTCOLS_2.25+0xb9f0>
   1f058:	ldr	w9, [x0, #52]
   1f05c:	mov	w8, wzr
   1f060:	and	w19, w9, #0x1
   1f064:	cbz	w8, 1f06c <scols_init_debug@@SMARTCOLS_2.25+0xb9dc>
   1f068:	mov	w19, wzr
   1f06c:	mov	w0, w19
   1f070:	ldp	x20, x19, [sp, #32]
   1f074:	ldp	x29, x30, [sp, #16]
   1f078:	add	sp, sp, #0x30
   1f07c:	ret
   1f080:	mov	w8, #0x1                   	// #1
   1f084:	cbnz	w8, 1f068 <scols_init_debug@@SMARTCOLS_2.25+0xb9d8>
   1f088:	b	1f06c <scols_init_debug@@SMARTCOLS_2.25+0xb9dc>
   1f08c:	sub	sp, sp, #0x30
   1f090:	stp	x29, x30, [sp, #16]
   1f094:	stp	x20, x19, [sp, #32]
   1f098:	add	x29, sp, #0x10
   1f09c:	mov	x20, x0
   1f0a0:	bl	1e85c <scols_init_debug@@SMARTCOLS_2.25+0xb1cc>
   1f0a4:	cbz	x0, 1f0cc <scols_init_debug@@SMARTCOLS_2.25+0xba3c>
   1f0a8:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f0ac:	add	x2, x2, #0x4cb
   1f0b0:	sub	x1, x29, #0x4
   1f0b4:	bl	23f80 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   1f0b8:	ldur	w19, [x29, #-4]
   1f0bc:	cbz	w0, 1f0f4 <scols_init_debug@@SMARTCOLS_2.25+0xba64>
   1f0c0:	ldrb	w8, [x20, #152]
   1f0c4:	tbz	w8, #6, 1f0d4 <scols_init_debug@@SMARTCOLS_2.25+0xba44>
   1f0c8:	b	1f0f0 <scols_init_debug@@SMARTCOLS_2.25+0xba60>
   1f0cc:	ldrb	w8, [x20, #152]
   1f0d0:	tbnz	w8, #6, 1f0f0 <scols_init_debug@@SMARTCOLS_2.25+0xba60>
   1f0d4:	mov	x0, x20
   1f0d8:	bl	1e648 <scols_init_debug@@SMARTCOLS_2.25+0xafb8>
   1f0dc:	cbz	x0, 1f108 <scols_init_debug@@SMARTCOLS_2.25+0xba78>
   1f0e0:	ldr	w9, [x0, #52]
   1f0e4:	mov	w8, wzr
   1f0e8:	and	w19, w9, #0x10
   1f0ec:	cbz	w8, 1f0f4 <scols_init_debug@@SMARTCOLS_2.25+0xba64>
   1f0f0:	mov	w19, wzr
   1f0f4:	mov	w0, w19
   1f0f8:	ldp	x20, x19, [sp, #32]
   1f0fc:	ldp	x29, x30, [sp, #16]
   1f100:	add	sp, sp, #0x30
   1f104:	ret
   1f108:	mov	w8, #0x1                   	// #1
   1f10c:	cbnz	w8, 1f0f0 <scols_init_debug@@SMARTCOLS_2.25+0xba60>
   1f110:	b	1f0f4 <scols_init_debug@@SMARTCOLS_2.25+0xba64>
   1f114:	sub	sp, sp, #0x70
   1f118:	stp	x29, x30, [sp, #32]
   1f11c:	add	x29, sp, #0x20
   1f120:	str	x25, [sp, #48]
   1f124:	stp	x24, x23, [sp, #64]
   1f128:	stp	x22, x21, [sp, #80]
   1f12c:	stp	x20, x19, [sp, #96]
   1f130:	str	xzr, [x29, #24]
   1f134:	stur	xzr, [x29, #-8]
   1f138:	cbz	x0, 1f1cc <scols_init_debug@@SMARTCOLS_2.25+0xbb3c>
   1f13c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1f140:	ldrb	w8, [x8, #2944]
   1f144:	mov	w22, w5
   1f148:	mov	x19, x4
   1f14c:	mov	x21, x3
   1f150:	mov	x23, x2
   1f154:	mov	x24, x1
   1f158:	mov	x20, x0
   1f15c:	tbnz	w8, #2, 1f274 <scols_init_debug@@SMARTCOLS_2.25+0xbbe4>
   1f160:	cbz	x24, 1f184 <scols_init_debug@@SMARTCOLS_2.25+0xbaf4>
   1f164:	add	x1, x29, #0x18
   1f168:	mov	x0, x20
   1f16c:	bl	1ee0c <scols_init_debug@@SMARTCOLS_2.25+0xb77c>
   1f170:	cbnz	w0, 1f184 <scols_init_debug@@SMARTCOLS_2.25+0xbaf4>
   1f174:	sub	x1, x29, #0x8
   1f178:	mov	x0, x20
   1f17c:	bl	1ed60 <scols_init_debug@@SMARTCOLS_2.25+0xb6d0>
   1f180:	cbz	w0, 1f1e8 <scols_init_debug@@SMARTCOLS_2.25+0xbb58>
   1f184:	cbz	x23, 1f1c8 <scols_init_debug@@SMARTCOLS_2.25+0xbb38>
   1f188:	mov	x0, x20
   1f18c:	bl	1e78c <scols_init_debug@@SMARTCOLS_2.25+0xb0fc>
   1f190:	mov	x24, x0
   1f194:	cbz	x0, 1f1c0 <scols_init_debug@@SMARTCOLS_2.25+0xbb30>
   1f198:	mov	x0, x24
   1f19c:	mov	x1, x23
   1f1a0:	bl	7cf0 <strcmp@plt>
   1f1a4:	mov	w23, w0
   1f1a8:	mov	x0, x24
   1f1ac:	bl	7d90 <free@plt>
   1f1b0:	cbnz	w23, 1f1c8 <scols_init_debug@@SMARTCOLS_2.25+0xbb38>
   1f1b4:	tbnz	w22, #4, 1f20c <scols_init_debug@@SMARTCOLS_2.25+0xbb7c>
   1f1b8:	mov	w0, #0x1                   	// #1
   1f1bc:	b	1f1cc <scols_init_debug@@SMARTCOLS_2.25+0xbb3c>
   1f1c0:	mov	x0, x24
   1f1c4:	bl	7d90 <free@plt>
   1f1c8:	mov	w0, wzr
   1f1cc:	ldp	x20, x19, [sp, #96]
   1f1d0:	ldp	x22, x21, [sp, #80]
   1f1d4:	ldp	x24, x23, [sp, #64]
   1f1d8:	ldr	x25, [sp, #48]
   1f1dc:	ldp	x29, x30, [sp, #32]
   1f1e0:	add	sp, sp, #0x70
   1f1e4:	ret
   1f1e8:	ldr	x8, [x29, #24]
   1f1ec:	ldr	x9, [x24, #8]
   1f1f0:	cmp	x8, x9
   1f1f4:	b.ne	1f1c8 <scols_init_debug@@SMARTCOLS_2.25+0xbb38>  // b.any
   1f1f8:	ldur	x8, [x29, #-8]
   1f1fc:	ldr	x9, [x24]
   1f200:	cmp	x8, x9
   1f204:	b.eq	1f1b4 <scols_init_debug@@SMARTCOLS_2.25+0xbb24>  // b.none
   1f208:	b	1f1c8 <scols_init_debug@@SMARTCOLS_2.25+0xbb38>
   1f20c:	add	x1, sp, #0x10
   1f210:	mov	x0, x20
   1f214:	str	xzr, [sp, #16]
   1f218:	bl	1e968 <scols_init_debug@@SMARTCOLS_2.25+0xb2d8>
   1f21c:	ldr	x9, [sp, #16]
   1f220:	cmp	w0, #0x0
   1f224:	cset	w10, eq  // eq = none
   1f228:	mov	w8, w0
   1f22c:	cmp	x9, x21
   1f230:	cset	w11, eq  // eq = none
   1f234:	and	w0, w10, w11
   1f238:	tbz	w22, #9, 1f1cc <scols_init_debug@@SMARTCOLS_2.25+0xbb3c>
   1f23c:	cbnz	w8, 1f1cc <scols_init_debug@@SMARTCOLS_2.25+0xbb3c>
   1f240:	cmp	x9, x21
   1f244:	b.ne	1f1cc <scols_init_debug@@SMARTCOLS_2.25+0xbb3c>  // b.any
   1f248:	add	x1, sp, #0x8
   1f24c:	mov	x0, x20
   1f250:	str	xzr, [sp, #8]
   1f254:	bl	1eb4c <scols_init_debug@@SMARTCOLS_2.25+0xb4bc>
   1f258:	ldr	x8, [sp, #8]
   1f25c:	cmp	w0, #0x0
   1f260:	cset	w9, eq  // eq = none
   1f264:	cmp	x8, x19
   1f268:	cset	w8, eq  // eq = none
   1f26c:	and	w0, w9, w8
   1f270:	b	1f1cc <scols_init_debug@@SMARTCOLS_2.25+0xbb3c>
   1f274:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f278:	ldr	x8, [x8, #4016]
   1f27c:	ldr	x25, [x8]
   1f280:	bl	7860 <getpid@plt>
   1f284:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f288:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f28c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f290:	mov	w2, w0
   1f294:	add	x1, x1, #0xd83
   1f298:	add	x3, x3, #0x25d
   1f29c:	add	x4, x4, #0x265
   1f2a0:	mov	x0, x25
   1f2a4:	bl	8350 <fprintf@plt>
   1f2a8:	mov	x0, x20
   1f2ac:	bl	1d9c8 <scols_init_debug@@SMARTCOLS_2.25+0xa338>
   1f2b0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f2b4:	mov	x2, x0
   1f2b8:	add	x1, x1, #0x4d4
   1f2bc:	mov	x0, x20
   1f2c0:	mov	x3, x23
   1f2c4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f2c8:	cbnz	x24, 1f164 <scols_init_debug@@SMARTCOLS_2.25+0xbad4>
   1f2cc:	b	1f184 <scols_init_debug@@SMARTCOLS_2.25+0xbaf4>
   1f2d0:	stp	x29, x30, [sp, #-48]!
   1f2d4:	str	x21, [sp, #16]
   1f2d8:	stp	x20, x19, [sp, #32]
   1f2dc:	mov	x29, sp
   1f2e0:	cbz	x0, 1f304 <scols_init_debug@@SMARTCOLS_2.25+0xbc74>
   1f2e4:	str	x1, [x0, #192]
   1f2e8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1f2ec:	ldrb	w8, [x8, #2944]
   1f2f0:	mov	x19, x1
   1f2f4:	mov	x20, x0
   1f2f8:	tbnz	w8, #2, 1f318 <scols_init_debug@@SMARTCOLS_2.25+0xbc88>
   1f2fc:	mov	w0, wzr
   1f300:	b	1f308 <scols_init_debug@@SMARTCOLS_2.25+0xbc78>
   1f304:	mov	w0, #0xffffffea            	// #-22
   1f308:	ldp	x20, x19, [sp, #32]
   1f30c:	ldr	x21, [sp, #16]
   1f310:	ldp	x29, x30, [sp], #48
   1f314:	ret
   1f318:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f31c:	ldr	x8, [x8, #4016]
   1f320:	ldr	x21, [x8]
   1f324:	bl	7860 <getpid@plt>
   1f328:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f32c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f330:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f334:	mov	w2, w0
   1f338:	add	x1, x1, #0xd83
   1f33c:	add	x3, x3, #0x25d
   1f340:	add	x4, x4, #0x265
   1f344:	mov	x0, x21
   1f348:	bl	8350 <fprintf@plt>
   1f34c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f350:	add	x1, x1, #0x4e7
   1f354:	mov	x0, x20
   1f358:	mov	x2, x19
   1f35c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f360:	b	1f2fc <scols_init_debug@@SMARTCOLS_2.25+0xbc6c>
   1f364:	stp	x29, x30, [sp, #-48]!
   1f368:	str	x21, [sp, #16]
   1f36c:	stp	x20, x19, [sp, #32]
   1f370:	mov	x29, sp
   1f374:	cbz	x0, 1f398 <scols_init_debug@@SMARTCOLS_2.25+0xbd08>
   1f378:	str	x1, [x0, #200]
   1f37c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1f380:	ldrb	w8, [x8, #2944]
   1f384:	mov	x19, x1
   1f388:	mov	x20, x0
   1f38c:	tbnz	w8, #2, 1f3ac <scols_init_debug@@SMARTCOLS_2.25+0xbd1c>
   1f390:	mov	w0, wzr
   1f394:	b	1f39c <scols_init_debug@@SMARTCOLS_2.25+0xbd0c>
   1f398:	mov	w0, #0xffffffea            	// #-22
   1f39c:	ldp	x20, x19, [sp, #32]
   1f3a0:	ldr	x21, [sp, #16]
   1f3a4:	ldp	x29, x30, [sp], #48
   1f3a8:	ret
   1f3ac:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f3b0:	ldr	x8, [x8, #4016]
   1f3b4:	ldr	x21, [x8]
   1f3b8:	bl	7860 <getpid@plt>
   1f3bc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f3c0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f3c4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f3c8:	mov	w2, w0
   1f3cc:	add	x1, x1, #0xd83
   1f3d0:	add	x3, x3, #0x25d
   1f3d4:	add	x4, x4, #0x265
   1f3d8:	mov	x0, x21
   1f3dc:	bl	8350 <fprintf@plt>
   1f3e0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f3e4:	add	x1, x1, #0x4f6
   1f3e8:	mov	x0, x20
   1f3ec:	mov	x2, x19
   1f3f0:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f3f4:	b	1f390 <scols_init_debug@@SMARTCOLS_2.25+0xbd00>
   1f3f8:	stp	x29, x30, [sp, #-48]!
   1f3fc:	str	x21, [sp, #16]
   1f400:	stp	x20, x19, [sp, #32]
   1f404:	mov	x29, sp
   1f408:	cbz	x0, 1f42c <scols_init_debug@@SMARTCOLS_2.25+0xbd9c>
   1f40c:	str	x1, [x0, #144]
   1f410:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1f414:	ldrb	w8, [x8, #2944]
   1f418:	mov	x19, x1
   1f41c:	mov	x20, x0
   1f420:	tbnz	w8, #2, 1f440 <scols_init_debug@@SMARTCOLS_2.25+0xbdb0>
   1f424:	mov	w0, wzr
   1f428:	b	1f430 <scols_init_debug@@SMARTCOLS_2.25+0xbda0>
   1f42c:	mov	w0, #0xffffffea            	// #-22
   1f430:	ldp	x20, x19, [sp, #32]
   1f434:	ldr	x21, [sp, #16]
   1f438:	ldp	x29, x30, [sp], #48
   1f43c:	ret
   1f440:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f444:	ldr	x8, [x8, #4016]
   1f448:	ldr	x21, [x8]
   1f44c:	bl	7860 <getpid@plt>
   1f450:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f454:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f458:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f45c:	mov	w2, w0
   1f460:	add	x1, x1, #0xd83
   1f464:	add	x3, x3, #0x25d
   1f468:	add	x4, x4, #0x265
   1f46c:	mov	x0, x21
   1f470:	bl	8350 <fprintf@plt>
   1f474:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f478:	add	x1, x1, #0x508
   1f47c:	mov	x0, x20
   1f480:	mov	x2, x19
   1f484:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f488:	b	1f424 <scols_init_debug@@SMARTCOLS_2.25+0xbd94>
   1f48c:	stp	x29, x30, [sp, #-48]!
   1f490:	str	x21, [sp, #16]
   1f494:	stp	x20, x19, [sp, #32]
   1f498:	mov	x29, sp
   1f49c:	cbz	x0, 1f4c0 <scols_init_debug@@SMARTCOLS_2.25+0xbe30>
   1f4a0:	str	w1, [x0, #220]
   1f4a4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1f4a8:	ldrb	w8, [x8, #2944]
   1f4ac:	mov	w19, w1
   1f4b0:	mov	x20, x0
   1f4b4:	tbnz	w8, #2, 1f4d4 <scols_init_debug@@SMARTCOLS_2.25+0xbe44>
   1f4b8:	mov	w0, wzr
   1f4bc:	b	1f4c4 <scols_init_debug@@SMARTCOLS_2.25+0xbe34>
   1f4c0:	mov	w0, #0xffffffea            	// #-22
   1f4c4:	ldp	x20, x19, [sp, #32]
   1f4c8:	ldr	x21, [sp, #16]
   1f4cc:	ldp	x29, x30, [sp], #48
   1f4d0:	ret
   1f4d4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f4d8:	ldr	x8, [x8, #4016]
   1f4dc:	ldr	x21, [x8]
   1f4e0:	bl	7860 <getpid@plt>
   1f4e4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f4e8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f4ec:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f4f0:	mov	w2, w0
   1f4f4:	add	x1, x1, #0xd83
   1f4f8:	add	x3, x3, #0x25d
   1f4fc:	add	x4, x4, #0x265
   1f500:	mov	x0, x21
   1f504:	bl	8350 <fprintf@plt>
   1f508:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f50c:	add	x1, x1, #0x51a
   1f510:	mov	x0, x20
   1f514:	mov	w2, w19
   1f518:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f51c:	b	1f4b8 <scols_init_debug@@SMARTCOLS_2.25+0xbe28>
   1f520:	stp	x29, x30, [sp, #-48]!
   1f524:	str	x21, [sp, #16]
   1f528:	stp	x20, x19, [sp, #32]
   1f52c:	mov	x29, sp
   1f530:	cbz	x0, 1f570 <scols_init_debug@@SMARTCOLS_2.25+0xbee0>
   1f534:	mov	x19, x0
   1f538:	mov	x0, x1
   1f53c:	bl	14240 <scols_init_debug@@SMARTCOLS_2.25+0xbb0>
   1f540:	str	x0, [x19, #128]
   1f544:	cbz	x0, 1f578 <scols_init_debug@@SMARTCOLS_2.25+0xbee8>
   1f548:	add	x20, x19, #0xe0
   1f54c:	mov	x1, x0
   1f550:	mov	w2, #0x40                  	// #64
   1f554:	mov	x0, x20
   1f558:	bl	1d47c <scols_init_debug@@SMARTCOLS_2.25+0x9dec>
   1f55c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1f560:	ldrb	w8, [x8, #2944]
   1f564:	tbnz	w8, #2, 1f594 <scols_init_debug@@SMARTCOLS_2.25+0xbf04>
   1f568:	mov	w0, wzr
   1f56c:	b	1f584 <scols_init_debug@@SMARTCOLS_2.25+0xbef4>
   1f570:	mov	w0, #0xffffffea            	// #-22
   1f574:	b	1f584 <scols_init_debug@@SMARTCOLS_2.25+0xbef4>
   1f578:	bl	8220 <__errno_location@plt>
   1f57c:	ldr	w8, [x0]
   1f580:	neg	w0, w8
   1f584:	ldp	x20, x19, [sp, #32]
   1f588:	ldr	x21, [sp, #16]
   1f58c:	ldp	x29, x30, [sp], #48
   1f590:	ret
   1f594:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f598:	ldr	x8, [x8, #4016]
   1f59c:	ldr	x21, [x8]
   1f5a0:	bl	7860 <getpid@plt>
   1f5a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f5a8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f5ac:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f5b0:	mov	w2, w0
   1f5b4:	add	x1, x1, #0xd83
   1f5b8:	add	x3, x3, #0x25d
   1f5bc:	add	x4, x4, #0x265
   1f5c0:	mov	x0, x21
   1f5c4:	bl	8350 <fprintf@plt>
   1f5c8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f5cc:	add	x1, x1, #0x527
   1f5d0:	mov	x0, x19
   1f5d4:	mov	x2, x20
   1f5d8:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f5dc:	b	1f568 <scols_init_debug@@SMARTCOLS_2.25+0xbed8>
   1f5e0:	stp	x29, x30, [sp, #-80]!
   1f5e4:	stp	x26, x25, [sp, #16]
   1f5e8:	stp	x24, x23, [sp, #32]
   1f5ec:	stp	x22, x21, [sp, #48]
   1f5f0:	stp	x20, x19, [sp, #64]
   1f5f4:	mov	x29, sp
   1f5f8:	cbz	x0, 1f6cc <scols_init_debug@@SMARTCOLS_2.25+0xc03c>
   1f5fc:	ldrb	w8, [x0]
   1f600:	mov	x19, x0
   1f604:	cbz	w8, 1f6cc <scols_init_debug@@SMARTCOLS_2.25+0xc03c>
   1f608:	ldr	x8, [x19, #128]
   1f60c:	cbz	x8, 1f6cc <scols_init_debug@@SMARTCOLS_2.25+0xc03c>
   1f610:	adrp	x25, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1f614:	ldrb	w8, [x25, #2944]
   1f618:	tbnz	w8, #4, 1f81c <scols_init_debug@@SMARTCOLS_2.25+0xc18c>
   1f61c:	ldr	w8, [x19, #220]
   1f620:	ldr	x0, [x19, #128]
   1f624:	mov	w9, #0x2                   	// #2
   1f628:	bic	w22, w9, w8, lsl #1
   1f62c:	orr	w1, w22, #0x80000
   1f630:	bl	7940 <open@plt>
   1f634:	mov	w20, w0
   1f638:	tbz	w0, #31, 1f670 <scols_init_debug@@SMARTCOLS_2.25+0xbfe0>
   1f63c:	cbz	w22, 1f66c <scols_init_debug@@SMARTCOLS_2.25+0xbfdc>
   1f640:	bl	8220 <__errno_location@plt>
   1f644:	ldr	w8, [x0]
   1f648:	cmp	w8, #0x1e
   1f64c:	b.eq	1f658 <scols_init_debug@@SMARTCOLS_2.25+0xbfc8>  // b.none
   1f650:	cmp	w8, #0xd
   1f654:	b.ne	1f66c <scols_init_debug@@SMARTCOLS_2.25+0xbfdc>  // b.any
   1f658:	ldr	x0, [x19, #128]
   1f65c:	mov	w1, wzr
   1f660:	bl	7940 <open@plt>
   1f664:	mov	w20, w0
   1f668:	mov	w22, wzr
   1f66c:	tbnz	w20, #31, 1f804 <scols_init_debug@@SMARTCOLS_2.25+0xc174>
   1f670:	ldrb	w8, [x25, #2944]
   1f674:	tbnz	w8, #4, 1f864 <scols_init_debug@@SMARTCOLS_2.25+0xc1d4>
   1f678:	ldr	w8, [x19, #136]
   1f67c:	cmn	w8, #0x1
   1f680:	b.eq	1f6a8 <scols_init_debug@@SMARTCOLS_2.25+0xc018>  // b.none
   1f684:	ldr	w8, [x19, #140]
   1f688:	cmp	w8, w22
   1f68c:	b.eq	1f6a8 <scols_init_debug@@SMARTCOLS_2.25+0xc018>  // b.none
   1f690:	ldrb	w8, [x25, #2944]
   1f694:	tbnz	w8, #4, 1fa74 <scols_init_debug@@SMARTCOLS_2.25+0xc3e4>
   1f698:	ldr	w0, [x19, #136]
   1f69c:	bl	7b90 <close@plt>
   1f6a0:	mov	w8, #0xffffffff            	// #-1
   1f6a4:	str	x8, [x19, #136]
   1f6a8:	ldr	w8, [x19, #152]
   1f6ac:	cbz	w22, 1f6ec <scols_init_debug@@SMARTCOLS_2.25+0xc05c>
   1f6b0:	ldr	w9, [x19, #220]
   1f6b4:	orr	w8, w8, #0x2
   1f6b8:	and	w8, w8, #0xfffffffe
   1f6bc:	str	w8, [x19, #152]
   1f6c0:	and	w9, w9, #0xfffffffe
   1f6c4:	str	w9, [x19, #220]
   1f6c8:	b	1f700 <scols_init_debug@@SMARTCOLS_2.25+0xc070>
   1f6cc:	mov	w24, #0xffffffea            	// #-22
   1f6d0:	mov	w0, w24
   1f6d4:	ldp	x20, x19, [sp, #64]
   1f6d8:	ldp	x22, x21, [sp, #48]
   1f6dc:	ldp	x24, x23, [sp, #32]
   1f6e0:	ldp	x26, x25, [sp, #16]
   1f6e4:	ldp	x29, x30, [sp], #80
   1f6e8:	ret
   1f6ec:	ldr	w9, [x19, #220]
   1f6f0:	orr	w8, w8, #0x1
   1f6f4:	str	w8, [x19, #152]
   1f6f8:	orr	w8, w9, #0x1
   1f6fc:	str	w8, [x19, #220]
   1f700:	add	x23, x19, #0xa8
   1f704:	mov	w24, #0x11                  	// #17
   1f708:	bl	8220 <__errno_location@plt>
   1f70c:	mov	x21, x0
   1f710:	b	1f724 <scols_init_debug@@SMARTCOLS_2.25+0xc094>
   1f714:	mov	w0, #0x61a8                	// #25000
   1f718:	bl	1fbe0 <scols_init_debug@@SMARTCOLS_2.25+0xc550>
   1f71c:	subs	w24, w24, #0x1
   1f720:	b.eq	1f754 <scols_init_debug@@SMARTCOLS_2.25+0xc0c4>  // b.none
   1f724:	mov	x0, x19
   1f728:	str	wzr, [x21]
   1f72c:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   1f730:	mov	w22, w0
   1f734:	tbz	w0, #31, 1f754 <scols_init_debug@@SMARTCOLS_2.25+0xc0c4>
   1f738:	ldrb	w8, [x19, #156]
   1f73c:	tbz	w8, #3, 1f754 <scols_init_debug@@SMARTCOLS_2.25+0xc0c4>
   1f740:	ldr	w8, [x21]
   1f744:	cmp	w8, #0xd
   1f748:	b.eq	1f714 <scols_init_debug@@SMARTCOLS_2.25+0xc084>  // b.none
   1f74c:	cmp	w8, #0x2
   1f750:	b.eq	1f714 <scols_init_debug@@SMARTCOLS_2.25+0xc084>  // b.none
   1f754:	tbnz	w22, #31, 1f7a0 <scols_init_debug@@SMARTCOLS_2.25+0xc110>
   1f758:	ldrb	w8, [x25, #2944]
   1f75c:	tbnz	w8, #4, 1f8ac <scols_init_debug@@SMARTCOLS_2.25+0xc21c>
   1f760:	mov	w1, #0x4c00                	// #19456
   1f764:	mov	w0, w22
   1f768:	mov	w2, w20
   1f76c:	bl	8390 <ioctl@plt>
   1f770:	tbnz	w0, #31, 1f7b4 <scols_init_debug@@SMARTCOLS_2.25+0xc124>
   1f774:	ldrb	w8, [x25, #2944]
   1f778:	tbnz	w8, #4, 1f8f4 <scols_init_debug@@SMARTCOLS_2.25+0xc264>
   1f77c:	ldr	x1, [x19, #144]
   1f780:	cbz	x1, 1f95c <scols_init_debug@@SMARTCOLS_2.25+0xc2cc>
   1f784:	mov	x0, x19
   1f788:	bl	1fc38 <scols_init_debug@@SMARTCOLS_2.25+0xc5a8>
   1f78c:	tbz	w0, #31, 1f95c <scols_init_debug@@SMARTCOLS_2.25+0xc2cc>
   1f790:	mov	w24, w0
   1f794:	neg	w26, w0
   1f798:	tbz	w20, #31, 1f9a8 <scols_init_debug@@SMARTCOLS_2.25+0xc318>
   1f79c:	b	1f9b0 <scols_init_debug@@SMARTCOLS_2.25+0xc320>
   1f7a0:	ldr	w8, [x21]
   1f7a4:	mov	w26, wzr
   1f7a8:	neg	w24, w8
   1f7ac:	tbz	w20, #31, 1f9a8 <scols_init_debug@@SMARTCOLS_2.25+0xc318>
   1f7b0:	b	1f9b0 <scols_init_debug@@SMARTCOLS_2.25+0xc320>
   1f7b4:	ldr	w26, [x21]
   1f7b8:	ldrb	w8, [x25, #2944]
   1f7bc:	neg	w24, w26
   1f7c0:	tbz	w8, #4, 1f9a4 <scols_init_debug@@SMARTCOLS_2.25+0xc314>
   1f7c4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f7c8:	ldr	x8, [x8, #4016]
   1f7cc:	ldr	x23, [x8]
   1f7d0:	bl	7860 <getpid@plt>
   1f7d4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f7d8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f7dc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f7e0:	mov	w2, w0
   1f7e4:	add	x1, x1, #0xd83
   1f7e8:	add	x3, x3, #0x25d
   1f7ec:	add	x4, x4, #0x53b
   1f7f0:	mov	x0, x23
   1f7f4:	bl	8350 <fprintf@plt>
   1f7f8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f7fc:	add	x1, x1, #0x5c7
   1f800:	b	1fb88 <scols_init_debug@@SMARTCOLS_2.25+0xc4f8>
   1f804:	ldrb	w8, [x25, #2944]
   1f808:	tbnz	w8, #4, 1fb04 <scols_init_debug@@SMARTCOLS_2.25+0xc474>
   1f80c:	bl	8220 <__errno_location@plt>
   1f810:	ldr	w8, [x0]
   1f814:	neg	w24, w8
   1f818:	b	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xc040>
   1f81c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f820:	ldr	x8, [x8, #4016]
   1f824:	ldr	x20, [x8]
   1f828:	bl	7860 <getpid@plt>
   1f82c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f830:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f834:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f838:	mov	w2, w0
   1f83c:	add	x1, x1, #0xd83
   1f840:	add	x3, x3, #0x25d
   1f844:	add	x4, x4, #0x53b
   1f848:	mov	x0, x20
   1f84c:	bl	8350 <fprintf@plt>
   1f850:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f854:	add	x1, x1, #0x541
   1f858:	mov	x0, x19
   1f85c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f860:	b	1f61c <scols_init_debug@@SMARTCOLS_2.25+0xbf8c>
   1f864:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f868:	ldr	x8, [x8, #4016]
   1f86c:	ldr	x21, [x8]
   1f870:	bl	7860 <getpid@plt>
   1f874:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f878:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f87c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f880:	mov	w2, w0
   1f884:	add	x1, x1, #0xd83
   1f888:	add	x3, x3, #0x25d
   1f88c:	add	x4, x4, #0x53b
   1f890:	mov	x0, x21
   1f894:	bl	8350 <fprintf@plt>
   1f898:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f89c:	add	x1, x1, #0x575
   1f8a0:	mov	x0, x19
   1f8a4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f8a8:	b	1f678 <scols_init_debug@@SMARTCOLS_2.25+0xbfe8>
   1f8ac:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f8b0:	ldr	x8, [x8, #4016]
   1f8b4:	ldr	x24, [x8]
   1f8b8:	bl	7860 <getpid@plt>
   1f8bc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f8c0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f8c4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f8c8:	mov	w2, w0
   1f8cc:	add	x1, x1, #0xd83
   1f8d0:	add	x3, x3, #0x25d
   1f8d4:	add	x4, x4, #0x53b
   1f8d8:	mov	x0, x24
   1f8dc:	bl	8350 <fprintf@plt>
   1f8e0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f8e4:	add	x1, x1, #0x5b7
   1f8e8:	mov	x0, x19
   1f8ec:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f8f0:	b	1f760 <scols_init_debug@@SMARTCOLS_2.25+0xc0d0>
   1f8f4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f8f8:	ldr	x8, [x8, #4016]
   1f8fc:	ldr	x24, [x8]
   1f900:	bl	7860 <getpid@plt>
   1f904:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f908:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f90c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f910:	mov	w2, w0
   1f914:	add	x1, x1, #0xd83
   1f918:	add	x3, x3, #0x25d
   1f91c:	add	x4, x4, #0x53b
   1f920:	mov	x0, x24
   1f924:	bl	8350 <fprintf@plt>
   1f928:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f92c:	add	x1, x1, #0x5de
   1f930:	mov	x0, x19
   1f934:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1f938:	ldr	x1, [x19, #144]
   1f93c:	cbnz	x1, 1f784 <scols_init_debug@@SMARTCOLS_2.25+0xc0f4>
   1f940:	b	1f95c <scols_init_debug@@SMARTCOLS_2.25+0xc2cc>
   1f944:	ldr	w26, [x21]
   1f948:	cmp	w26, #0xb
   1f94c:	b.ne	1f998 <scols_init_debug@@SMARTCOLS_2.25+0xc308>  // b.any
   1f950:	mov	w0, #0xd090                	// #53392
   1f954:	movk	w0, #0x3, lsl #16
   1f958:	bl	1fbe0 <scols_init_debug@@SMARTCOLS_2.25+0xc550>
   1f95c:	mov	w1, #0x4c04                	// #19460
   1f960:	mov	w0, w22
   1f964:	mov	x2, x23
   1f968:	bl	8390 <ioctl@plt>
   1f96c:	cbnz	w0, 1f944 <scols_init_debug@@SMARTCOLS_2.25+0xc2b4>
   1f970:	ldrb	w8, [x25, #2944]
   1f974:	tbnz	w8, #4, 1fabc <scols_init_debug@@SMARTCOLS_2.25+0xc42c>
   1f978:	mov	x0, x19
   1f97c:	mov	w1, w20
   1f980:	bl	1fd40 <scols_init_debug@@SMARTCOLS_2.25+0xc6b0>
   1f984:	cbz	w0, 1fa28 <scols_init_debug@@SMARTCOLS_2.25+0xc398>
   1f988:	mov	w24, w0
   1f98c:	mov	w26, wzr
   1f990:	tbz	w20, #31, 1f9a8 <scols_init_debug@@SMARTCOLS_2.25+0xc318>
   1f994:	b	1f9b0 <scols_init_debug@@SMARTCOLS_2.25+0xc320>
   1f998:	ldrb	w8, [x25, #2944]
   1f99c:	neg	w24, w26
   1f9a0:	tbnz	w8, #4, 1fb4c <scols_init_debug@@SMARTCOLS_2.25+0xc4bc>
   1f9a4:	tbnz	w20, #31, 1f9b0 <scols_init_debug@@SMARTCOLS_2.25+0xc320>
   1f9a8:	mov	w0, w20
   1f9ac:	bl	7b90 <close@plt>
   1f9b0:	tbnz	w22, #31, 1f9cc <scols_init_debug@@SMARTCOLS_2.25+0xc33c>
   1f9b4:	cmn	w24, #0x10
   1f9b8:	b.eq	1f9cc <scols_init_debug@@SMARTCOLS_2.25+0xc33c>  // b.none
   1f9bc:	mov	w1, #0x4c01                	// #19457
   1f9c0:	mov	w0, w22
   1f9c4:	mov	w2, wzr
   1f9c8:	bl	8390 <ioctl@plt>
   1f9cc:	cbz	w26, 1f9d4 <scols_init_debug@@SMARTCOLS_2.25+0xc344>
   1f9d0:	str	w26, [x21]
   1f9d4:	ldrb	w8, [x25, #2944]
   1f9d8:	tbz	w8, #4, 1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xc040>
   1f9dc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1f9e0:	ldr	x8, [x8, #4016]
   1f9e4:	ldr	x20, [x8]
   1f9e8:	bl	7860 <getpid@plt>
   1f9ec:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1f9f0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f9f4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1f9f8:	mov	w2, w0
   1f9fc:	add	x1, x1, #0xd83
   1fa00:	add	x3, x3, #0x25d
   1fa04:	add	x4, x4, #0x53b
   1fa08:	mov	x0, x20
   1fa0c:	bl	8350 <fprintf@plt>
   1fa10:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fa14:	add	x1, x1, #0x630
   1fa18:	mov	x0, x19
   1fa1c:	mov	w2, w24
   1fa20:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1fa24:	b	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xc040>
   1fa28:	mov	w0, w20
   1fa2c:	bl	7b90 <close@plt>
   1fa30:	movi	v0.2d, #0x0
   1fa34:	stp	q0, q0, [x23]
   1fa38:	stp	q0, q0, [x23, #32]
   1fa3c:	stp	q0, q0, [x23, #64]
   1fa40:	stp	q0, q0, [x23, #96]
   1fa44:	stp	q0, q0, [x23, #128]
   1fa48:	stp	q0, q0, [x23, #160]
   1fa4c:	stp	q0, q0, [x23, #192]
   1fa50:	str	xzr, [x23, #224]
   1fa54:	ldrb	w8, [x19, #156]
   1fa58:	mov	w9, #0xfa                  	// #250
   1fa5c:	and	w8, w8, w9
   1fa60:	strb	w8, [x19, #156]
   1fa64:	ldrb	w8, [x25, #2944]
   1fa68:	tbnz	w8, #4, 1fb98 <scols_init_debug@@SMARTCOLS_2.25+0xc508>
   1fa6c:	mov	w24, wzr
   1fa70:	b	1f6d0 <scols_init_debug@@SMARTCOLS_2.25+0xc040>
   1fa74:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fa78:	ldr	x8, [x8, #4016]
   1fa7c:	ldr	x21, [x8]
   1fa80:	bl	7860 <getpid@plt>
   1fa84:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fa88:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fa8c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fa90:	mov	w2, w0
   1fa94:	add	x1, x1, #0xd83
   1fa98:	add	x3, x3, #0x25d
   1fa9c:	add	x4, x4, #0x53b
   1faa0:	mov	x0, x21
   1faa4:	bl	8350 <fprintf@plt>
   1faa8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1faac:	add	x1, x1, #0x58b
   1fab0:	mov	x0, x19
   1fab4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1fab8:	b	1f698 <scols_init_debug@@SMARTCOLS_2.25+0xc008>
   1fabc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fac0:	ldr	x8, [x8, #4016]
   1fac4:	ldr	x24, [x8]
   1fac8:	bl	7860 <getpid@plt>
   1facc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fad0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fad4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fad8:	mov	w2, w0
   1fadc:	add	x1, x1, #0xd83
   1fae0:	add	x3, x3, #0x25d
   1fae4:	add	x4, x4, #0x53b
   1fae8:	mov	x0, x24
   1faec:	bl	8350 <fprintf@plt>
   1faf0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1faf4:	add	x1, x1, #0x60b
   1faf8:	mov	x0, x19
   1fafc:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1fb00:	b	1f978 <scols_init_debug@@SMARTCOLS_2.25+0xc2e8>
   1fb04:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fb08:	ldr	x8, [x8, #4016]
   1fb0c:	ldr	x20, [x8]
   1fb10:	bl	7860 <getpid@plt>
   1fb14:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fb18:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fb1c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fb20:	mov	w2, w0
   1fb24:	add	x1, x1, #0xd83
   1fb28:	add	x3, x3, #0x25d
   1fb2c:	add	x4, x4, #0x53b
   1fb30:	mov	x0, x20
   1fb34:	bl	8350 <fprintf@plt>
   1fb38:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fb3c:	add	x1, x1, #0x558
   1fb40:	mov	x0, x19
   1fb44:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1fb48:	b	1f80c <scols_init_debug@@SMARTCOLS_2.25+0xc17c>
   1fb4c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fb50:	ldr	x8, [x8, #4016]
   1fb54:	ldr	x23, [x8]
   1fb58:	bl	7860 <getpid@plt>
   1fb5c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fb60:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fb64:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fb68:	mov	w2, w0
   1fb6c:	add	x1, x1, #0xd83
   1fb70:	add	x3, x3, #0x25d
   1fb74:	add	x4, x4, #0x53b
   1fb78:	mov	x0, x23
   1fb7c:	bl	8350 <fprintf@plt>
   1fb80:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fb84:	add	x1, x1, #0x5ee
   1fb88:	mov	x0, x19
   1fb8c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1fb90:	tbz	w20, #31, 1f9a8 <scols_init_debug@@SMARTCOLS_2.25+0xc318>
   1fb94:	b	1f9b0 <scols_init_debug@@SMARTCOLS_2.25+0xc320>
   1fb98:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fb9c:	ldr	x8, [x8, #4016]
   1fba0:	ldr	x20, [x8]
   1fba4:	bl	7860 <getpid@plt>
   1fba8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fbac:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fbb0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fbb4:	mov	w2, w0
   1fbb8:	add	x1, x1, #0xd83
   1fbbc:	add	x3, x3, #0x25d
   1fbc0:	add	x4, x4, #0x53b
   1fbc4:	mov	x0, x20
   1fbc8:	bl	8350 <fprintf@plt>
   1fbcc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fbd0:	add	x1, x1, #0x621
   1fbd4:	mov	x0, x19
   1fbd8:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1fbdc:	b	1fa6c <scols_init_debug@@SMARTCOLS_2.25+0xc3dc>
   1fbe0:	sub	sp, sp, #0x20
   1fbe4:	mov	x9, #0x34db                	// #13531
   1fbe8:	movk	x9, #0xd7b6, lsl #16
   1fbec:	movk	x9, #0xde82, lsl #32
   1fbf0:	mov	w8, w0
   1fbf4:	movk	x9, #0x431b, lsl #48
   1fbf8:	mov	w10, #0x4240                	// #16960
   1fbfc:	umulh	x9, x8, x9
   1fc00:	movk	w10, #0xf, lsl #16
   1fc04:	lsr	x9, x9, #18
   1fc08:	mov	w11, #0x3e8                 	// #1000
   1fc0c:	msub	x8, x9, x10, x8
   1fc10:	mul	x8, x8, x11
   1fc14:	mov	x0, sp
   1fc18:	mov	x1, xzr
   1fc1c:	stp	x29, x30, [sp, #16]
   1fc20:	add	x29, sp, #0x10
   1fc24:	stp	x9, x8, [sp]
   1fc28:	bl	7e00 <nanosleep@plt>
   1fc2c:	ldp	x29, x30, [sp, #16]
   1fc30:	add	sp, sp, #0x20
   1fc34:	ret
   1fc38:	stp	x29, x30, [sp, #-48]!
   1fc3c:	str	x21, [sp, #16]
   1fc40:	stp	x20, x19, [sp, #32]
   1fc44:	mov	x29, sp
   1fc48:	mov	x20, x1
   1fc4c:	mov	x19, x0
   1fc50:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   1fc54:	tbnz	w0, #31, 1fc7c <scols_init_debug@@SMARTCOLS_2.25+0xc5ec>
   1fc58:	mov	w1, #0x4c09                	// #19465
   1fc5c:	mov	x2, x20
   1fc60:	bl	8390 <ioctl@plt>
   1fc64:	tbnz	w0, #31, 1fc84 <scols_init_debug@@SMARTCOLS_2.25+0xc5f4>
   1fc68:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1fc6c:	ldrb	w8, [x8, #2944]
   1fc70:	tbnz	w8, #2, 1fcb0 <scols_init_debug@@SMARTCOLS_2.25+0xc620>
   1fc74:	mov	w20, wzr
   1fc78:	b	1fc9c <scols_init_debug@@SMARTCOLS_2.25+0xc60c>
   1fc7c:	mov	w20, #0xffffffea            	// #-22
   1fc80:	b	1fc9c <scols_init_debug@@SMARTCOLS_2.25+0xc60c>
   1fc84:	bl	8220 <__errno_location@plt>
   1fc88:	ldr	w8, [x0]
   1fc8c:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1fc90:	ldrb	w9, [x9, #2944]
   1fc94:	neg	w20, w8
   1fc98:	tbnz	w9, #2, 1fcf8 <scols_init_debug@@SMARTCOLS_2.25+0xc668>
   1fc9c:	mov	w0, w20
   1fca0:	ldp	x20, x19, [sp, #32]
   1fca4:	ldr	x21, [sp, #16]
   1fca8:	ldp	x29, x30, [sp], #48
   1fcac:	ret
   1fcb0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fcb4:	ldr	x8, [x8, #4016]
   1fcb8:	ldr	x20, [x8]
   1fcbc:	bl	7860 <getpid@plt>
   1fcc0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fcc4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fcc8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fccc:	mov	w2, w0
   1fcd0:	add	x1, x1, #0xd83
   1fcd4:	add	x3, x3, #0x25d
   1fcd8:	add	x4, x4, #0x265
   1fcdc:	mov	x0, x20
   1fce0:	bl	8350 <fprintf@plt>
   1fce4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fce8:	add	x1, x1, #0x6b4
   1fcec:	mov	x0, x19
   1fcf0:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1fcf4:	b	1fc74 <scols_init_debug@@SMARTCOLS_2.25+0xc5e4>
   1fcf8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fcfc:	ldr	x8, [x8, #4016]
   1fd00:	ldr	x21, [x8]
   1fd04:	bl	7860 <getpid@plt>
   1fd08:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fd0c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fd10:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fd14:	mov	w2, w0
   1fd18:	add	x1, x1, #0xd83
   1fd1c:	add	x3, x3, #0x25d
   1fd20:	add	x4, x4, #0x265
   1fd24:	mov	x0, x21
   1fd28:	bl	8350 <fprintf@plt>
   1fd2c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fd30:	add	x1, x1, #0x695
   1fd34:	mov	x0, x19
   1fd38:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1fd3c:	b	1fc9c <scols_init_debug@@SMARTCOLS_2.25+0xc60c>
   1fd40:	sub	sp, sp, #0xc0
   1fd44:	stp	x29, x30, [sp, #144]
   1fd48:	stp	x22, x21, [sp, #160]
   1fd4c:	stp	x20, x19, [sp, #176]
   1fd50:	ldr	x8, [x0, #192]
   1fd54:	mov	x19, x0
   1fd58:	mov	w20, w1
   1fd5c:	add	x29, sp, #0x90
   1fd60:	cbnz	x8, 1fd6c <scols_init_debug@@SMARTCOLS_2.25+0xc6dc>
   1fd64:	ldr	x8, [x19, #200]
   1fd68:	cbz	x8, 1feb4 <scols_init_debug@@SMARTCOLS_2.25+0xc824>
   1fd6c:	mov	x1, sp
   1fd70:	mov	w0, w20
   1fd74:	bl	26cd8 <scols_init_debug@@SMARTCOLS_2.25+0x13648>
   1fd78:	cbz	w0, 1fd98 <scols_init_debug@@SMARTCOLS_2.25+0xc708>
   1fd7c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1fd80:	ldrb	w8, [x8, #2944]
   1fd84:	tbnz	w8, #2, 1fecc <scols_init_debug@@SMARTCOLS_2.25+0xc83c>
   1fd88:	bl	8220 <__errno_location@plt>
   1fd8c:	ldr	w8, [x0]
   1fd90:	neg	w0, w8
   1fd94:	b	1feb8 <scols_init_debug@@SMARTCOLS_2.25+0xc828>
   1fd98:	ldr	w8, [sp, #16]
   1fd9c:	and	w8, w8, #0xf000
   1fda0:	cmp	w8, #0x6, lsl #12
   1fda4:	b.ne	1fe04 <scols_init_debug@@SMARTCOLS_2.25+0xc774>  // b.any
   1fda8:	sub	x1, x29, #0x10
   1fdac:	mov	w0, w20
   1fdb0:	bl	13bc4 <scols_init_debug@@SMARTCOLS_2.25+0x534>
   1fdb4:	cbz	w0, 1fe0c <scols_init_debug@@SMARTCOLS_2.25+0xc77c>
   1fdb8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1fdbc:	ldrb	w8, [x8, #2944]
   1fdc0:	tbz	w8, #2, 1fd88 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   1fdc4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fdc8:	ldr	x8, [x8, #4016]
   1fdcc:	ldr	x20, [x8]
   1fdd0:	bl	7860 <getpid@plt>
   1fdd4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fdd8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fddc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fde0:	mov	w2, w0
   1fde4:	add	x1, x1, #0xd83
   1fde8:	add	x3, x3, #0x25d
   1fdec:	add	x4, x4, #0x265
   1fdf0:	mov	x0, x20
   1fdf4:	bl	8350 <fprintf@plt>
   1fdf8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fdfc:	add	x1, x1, #0x97d
   1fe00:	b	1ff08 <scols_init_debug@@SMARTCOLS_2.25+0xc878>
   1fe04:	ldr	x8, [sp, #48]
   1fe08:	stur	x8, [x29, #-16]
   1fe0c:	ldur	x8, [x29, #-16]
   1fe10:	cbz	x8, 1fea8 <scols_init_debug@@SMARTCOLS_2.25+0xc818>
   1fe14:	ldr	x9, [x19, #192]
   1fe18:	subs	x8, x8, x9
   1fe1c:	b.ls	1fea8 <scols_init_debug@@SMARTCOLS_2.25+0xc818>  // b.plast
   1fe20:	cbz	x9, 1fe28 <scols_init_debug@@SMARTCOLS_2.25+0xc798>
   1fe24:	stur	x8, [x29, #-16]
   1fe28:	ldr	x8, [x19, #200]
   1fe2c:	cbz	x8, 1fe40 <scols_init_debug@@SMARTCOLS_2.25+0xc7b0>
   1fe30:	ldur	x9, [x29, #-16]
   1fe34:	cmp	x8, x9
   1fe38:	b.cs	1fe40 <scols_init_debug@@SMARTCOLS_2.25+0xc7b0>  // b.hs, b.nlast
   1fe3c:	stur	x8, [x29, #-16]
   1fe40:	mov	x0, x19
   1fe44:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   1fe48:	tbnz	w0, #31, 1ff14 <scols_init_debug@@SMARTCOLS_2.25+0xc884>
   1fe4c:	sub	x1, x29, #0x8
   1fe50:	mov	w20, w0
   1fe54:	bl	13bc4 <scols_init_debug@@SMARTCOLS_2.25+0x534>
   1fe58:	cbz	w0, 1ff60 <scols_init_debug@@SMARTCOLS_2.25+0xc8d0>
   1fe5c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1fe60:	ldrb	w8, [x8, #2944]
   1fe64:	tbz	w8, #2, 1fd88 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   1fe68:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fe6c:	ldr	x8, [x8, #4016]
   1fe70:	ldr	x20, [x8]
   1fe74:	bl	7860 <getpid@plt>
   1fe78:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fe7c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fe80:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fe84:	mov	w2, w0
   1fe88:	add	x1, x1, #0xd83
   1fe8c:	add	x3, x3, #0x25d
   1fe90:	add	x4, x4, #0x265
   1fe94:	mov	x0, x20
   1fe98:	bl	8350 <fprintf@plt>
   1fe9c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fea0:	add	x1, x1, #0x9d5
   1fea4:	b	1ff08 <scols_init_debug@@SMARTCOLS_2.25+0xc878>
   1fea8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1feac:	ldrb	w8, [x8, #2944]
   1feb0:	tbnz	w8, #2, 1ffcc <scols_init_debug@@SMARTCOLS_2.25+0xc93c>
   1feb4:	mov	w0, wzr
   1feb8:	ldp	x20, x19, [sp, #176]
   1febc:	ldp	x22, x21, [sp, #160]
   1fec0:	ldp	x29, x30, [sp, #144]
   1fec4:	add	sp, sp, #0xc0
   1fec8:	ret
   1fecc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1fed0:	ldr	x8, [x8, #4016]
   1fed4:	ldr	x20, [x8]
   1fed8:	bl	7860 <getpid@plt>
   1fedc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1fee0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fee4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1fee8:	mov	w2, w0
   1feec:	add	x1, x1, #0xd83
   1fef0:	add	x3, x3, #0x25d
   1fef4:	add	x4, x4, #0x265
   1fef8:	mov	x0, x20
   1fefc:	bl	8350 <fprintf@plt>
   1ff00:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ff04:	add	x1, x1, #0x960
   1ff08:	mov	x0, x19
   1ff0c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   1ff10:	b	1fd88 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   1ff14:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1ff18:	ldrb	w8, [x8, #2944]
   1ff1c:	tbz	w8, #2, 1fd88 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   1ff20:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1ff24:	ldr	x8, [x8, #4016]
   1ff28:	ldr	x20, [x8]
   1ff2c:	bl	7860 <getpid@plt>
   1ff30:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1ff34:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ff38:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ff3c:	mov	w2, w0
   1ff40:	add	x1, x1, #0xd83
   1ff44:	add	x3, x3, #0x25d
   1ff48:	add	x4, x4, #0x265
   1ff4c:	mov	x0, x20
   1ff50:	bl	8350 <fprintf@plt>
   1ff54:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ff58:	add	x1, x1, #0x9bf
   1ff5c:	b	1ff08 <scols_init_debug@@SMARTCOLS_2.25+0xc878>
   1ff60:	ldurh	w8, [x29, #-16]
   1ff64:	tst	w8, #0x1ff
   1ff68:	b.eq	1ff84 <scols_init_debug@@SMARTCOLS_2.25+0xc8f4>  // b.none
   1ff6c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1ff70:	ldrb	w8, [x8, #2944]
   1ff74:	tbnz	w8, #2, 20054 <scols_init_debug@@SMARTCOLS_2.25+0xc9c4>
   1ff78:	ldur	x8, [x29, #-16]
   1ff7c:	and	x8, x8, #0xfffffffffffffe00
   1ff80:	stur	x8, [x29, #-16]
   1ff84:	ldp	x8, x9, [x29, #-16]
   1ff88:	cmp	x8, x9
   1ff8c:	b.eq	1feb4 <scols_init_debug@@SMARTCOLS_2.25+0xc824>  // b.none
   1ff90:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   1ff94:	ldrb	w8, [x22, #2944]
   1ff98:	tbnz	w8, #2, 2009c <scols_init_debug@@SMARTCOLS_2.25+0xca0c>
   1ff9c:	mov	x0, x19
   1ffa0:	bl	202c0 <scols_init_debug@@SMARTCOLS_2.25+0xcc30>
   1ffa4:	cbz	w0, 20018 <scols_init_debug@@SMARTCOLS_2.25+0xc988>
   1ffa8:	bl	8220 <__errno_location@plt>
   1ffac:	ldr	w8, [x0]
   1ffb0:	cmp	w8, #0x19
   1ffb4:	b.eq	1ffc0 <scols_init_debug@@SMARTCOLS_2.25+0xc930>  // b.none
   1ffb8:	cmp	w8, #0x16
   1ffbc:	b.ne	1fd8c <scols_init_debug@@SMARTCOLS_2.25+0xc6fc>  // b.any
   1ffc0:	mov	w8, #0x22                  	// #34
   1ffc4:	str	w8, [x0]
   1ffc8:	b	1fd8c <scols_init_debug@@SMARTCOLS_2.25+0xc6fc>
   1ffcc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   1ffd0:	ldr	x8, [x8, #4016]
   1ffd4:	ldr	x20, [x8]
   1ffd8:	bl	7860 <getpid@plt>
   1ffdc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   1ffe0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ffe4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   1ffe8:	mov	w2, w0
   1ffec:	add	x1, x1, #0xd83
   1fff0:	add	x3, x3, #0x25d
   1fff4:	add	x4, x4, #0x265
   1fff8:	mov	x0, x20
   1fffc:	bl	8350 <fprintf@plt>
   20000:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20004:	add	x1, x1, #0x99d
   20008:	mov	x0, x19
   2000c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20010:	mov	w0, wzr
   20014:	b	1feb8 <scols_init_debug@@SMARTCOLS_2.25+0xc828>
   20018:	sub	x1, x29, #0x8
   2001c:	mov	w0, w20
   20020:	bl	13bc4 <scols_init_debug@@SMARTCOLS_2.25+0x534>
   20024:	cbnz	w0, 1fd88 <scols_init_debug@@SMARTCOLS_2.25+0xc6f8>
   20028:	ldp	x8, x9, [x29, #-16]
   2002c:	cmp	x8, x9
   20030:	b.eq	1feb4 <scols_init_debug@@SMARTCOLS_2.25+0xc824>  // b.none
   20034:	bl	8220 <__errno_location@plt>
   20038:	mov	w8, #0x22                  	// #34
   2003c:	str	w8, [x0]
   20040:	ldrb	w8, [x22, #2944]
   20044:	mov	x20, x0
   20048:	tbnz	w8, #2, 200e8 <scols_init_debug@@SMARTCOLS_2.25+0xca58>
   2004c:	ldr	w8, [x20]
   20050:	b	1fd90 <scols_init_debug@@SMARTCOLS_2.25+0xc700>
   20054:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20058:	ldr	x8, [x8, #4016]
   2005c:	ldr	x21, [x8]
   20060:	bl	7860 <getpid@plt>
   20064:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20068:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2006c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20070:	mov	w2, w0
   20074:	add	x1, x1, #0xd83
   20078:	add	x3, x3, #0x25d
   2007c:	add	x4, x4, #0x265
   20080:	mov	x0, x21
   20084:	bl	8350 <fprintf@plt>
   20088:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2008c:	add	x1, x1, #0x9f6
   20090:	mov	x0, x19
   20094:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20098:	b	1ff78 <scols_init_debug@@SMARTCOLS_2.25+0xc8e8>
   2009c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   200a0:	ldr	x8, [x8, #4016]
   200a4:	ldr	x21, [x8]
   200a8:	bl	7860 <getpid@plt>
   200ac:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   200b0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   200b4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   200b8:	mov	w2, w0
   200bc:	add	x1, x1, #0xd83
   200c0:	add	x3, x3, #0x25d
   200c4:	add	x4, x4, #0x265
   200c8:	mov	x0, x21
   200cc:	bl	8350 <fprintf@plt>
   200d0:	ldp	x3, x2, [x29, #-16]
   200d4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   200d8:	add	x1, x1, #0xa23
   200dc:	mov	x0, x19
   200e0:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   200e4:	b	1ff9c <scols_init_debug@@SMARTCOLS_2.25+0xc90c>
   200e8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   200ec:	ldr	x8, [x8, #4016]
   200f0:	ldr	x21, [x8]
   200f4:	bl	7860 <getpid@plt>
   200f8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   200fc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20100:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20104:	mov	w2, w0
   20108:	add	x1, x1, #0xd83
   2010c:	add	x3, x3, #0x25d
   20110:	add	x4, x4, #0x265
   20114:	mov	x0, x21
   20118:	bl	8350 <fprintf@plt>
   2011c:	ldp	x3, x2, [x29, #-16]
   20120:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20124:	add	x1, x1, #0xa59
   20128:	mov	x0, x19
   2012c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20130:	b	2004c <scols_init_debug@@SMARTCOLS_2.25+0xc9bc>
   20134:	stp	x29, x30, [sp, #-64]!
   20138:	str	x23, [sp, #16]
   2013c:	stp	x22, x21, [sp, #32]
   20140:	stp	x20, x19, [sp, #48]
   20144:	mov	x29, sp
   20148:	mov	x19, x0
   2014c:	bl	8220 <__errno_location@plt>
   20150:	mov	x20, x0
   20154:	str	wzr, [x0]
   20158:	mov	x0, x19
   2015c:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   20160:	tbnz	w0, #31, 201b8 <scols_init_debug@@SMARTCOLS_2.25+0xcb28>
   20164:	adrp	x23, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   20168:	ldrb	w8, [x23, #2944]
   2016c:	mov	w21, w0
   20170:	tbnz	w8, #4, 201e8 <scols_init_debug@@SMARTCOLS_2.25+0xcb58>
   20174:	add	x22, x19, #0xa8
   20178:	mov	w1, #0x4c04                	// #19460
   2017c:	mov	w0, w21
   20180:	mov	x2, x22
   20184:	bl	8390 <ioctl@plt>
   20188:	cbz	w0, 201a8 <scols_init_debug@@SMARTCOLS_2.25+0xcb18>
   2018c:	ldr	w8, [x20]
   20190:	cmp	w8, #0xb
   20194:	b.ne	201c4 <scols_init_debug@@SMARTCOLS_2.25+0xcb34>  // b.any
   20198:	mov	w0, #0xd090                	// #53392
   2019c:	movk	w0, #0x3, lsl #16
   201a0:	bl	1fbe0 <scols_init_debug@@SMARTCOLS_2.25+0xc550>
   201a4:	b	20178 <scols_init_debug@@SMARTCOLS_2.25+0xcae8>
   201a8:	ldrb	w8, [x23, #2944]
   201ac:	tbnz	w8, #4, 20230 <scols_init_debug@@SMARTCOLS_2.25+0xcba0>
   201b0:	mov	w20, wzr
   201b4:	b	201d0 <scols_init_debug@@SMARTCOLS_2.25+0xcb40>
   201b8:	ldr	w8, [x20]
   201bc:	neg	w20, w8
   201c0:	b	201d0 <scols_init_debug@@SMARTCOLS_2.25+0xcb40>
   201c4:	ldrb	w9, [x23, #2944]
   201c8:	neg	w20, w8
   201cc:	tbnz	w9, #4, 20278 <scols_init_debug@@SMARTCOLS_2.25+0xcbe8>
   201d0:	mov	w0, w20
   201d4:	ldp	x20, x19, [sp, #48]
   201d8:	ldp	x22, x21, [sp, #32]
   201dc:	ldr	x23, [sp, #16]
   201e0:	ldp	x29, x30, [sp], #64
   201e4:	ret
   201e8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   201ec:	ldr	x8, [x8, #4016]
   201f0:	ldr	x22, [x8]
   201f4:	bl	7860 <getpid@plt>
   201f8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   201fc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20200:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20204:	mov	w2, w0
   20208:	add	x1, x1, #0xd83
   2020c:	add	x3, x3, #0x25d
   20210:	add	x4, x4, #0x53b
   20214:	mov	x0, x22
   20218:	bl	8350 <fprintf@plt>
   2021c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20220:	add	x1, x1, #0x5b7
   20224:	mov	x0, x19
   20228:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   2022c:	b	20174 <scols_init_debug@@SMARTCOLS_2.25+0xcae4>
   20230:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20234:	ldr	x8, [x8, #4016]
   20238:	ldr	x20, [x8]
   2023c:	bl	7860 <getpid@plt>
   20240:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20244:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20248:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2024c:	mov	w2, w0
   20250:	add	x1, x1, #0xd83
   20254:	add	x3, x3, #0x25d
   20258:	add	x4, x4, #0x53b
   2025c:	mov	x0, x20
   20260:	bl	8350 <fprintf@plt>
   20264:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20268:	add	x1, x1, #0x60b
   2026c:	mov	x0, x19
   20270:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20274:	b	201b0 <scols_init_debug@@SMARTCOLS_2.25+0xcb20>
   20278:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   2027c:	ldr	x8, [x8, #4016]
   20280:	ldr	x21, [x8]
   20284:	bl	7860 <getpid@plt>
   20288:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2028c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20290:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20294:	mov	w2, w0
   20298:	add	x1, x1, #0xd83
   2029c:	add	x3, x3, #0x25d
   202a0:	add	x4, x4, #0x53b
   202a4:	mov	x0, x21
   202a8:	bl	8350 <fprintf@plt>
   202ac:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   202b0:	add	x1, x1, #0x5ee
   202b4:	mov	x0, x19
   202b8:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   202bc:	b	201d0 <scols_init_debug@@SMARTCOLS_2.25+0xcb40>
   202c0:	stp	x29, x30, [sp, #-48]!
   202c4:	str	x21, [sp, #16]
   202c8:	stp	x20, x19, [sp, #32]
   202cc:	mov	x29, sp
   202d0:	mov	x19, x0
   202d4:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   202d8:	tbnz	w0, #31, 20300 <scols_init_debug@@SMARTCOLS_2.25+0xcc70>
   202dc:	mov	w1, #0x4c07                	// #19463
   202e0:	mov	w2, wzr
   202e4:	bl	8390 <ioctl@plt>
   202e8:	tbnz	w0, #31, 20308 <scols_init_debug@@SMARTCOLS_2.25+0xcc78>
   202ec:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   202f0:	ldrb	w8, [x8, #2944]
   202f4:	tbnz	w8, #2, 20334 <scols_init_debug@@SMARTCOLS_2.25+0xcca4>
   202f8:	mov	w20, wzr
   202fc:	b	20320 <scols_init_debug@@SMARTCOLS_2.25+0xcc90>
   20300:	mov	w20, #0xffffffea            	// #-22
   20304:	b	20320 <scols_init_debug@@SMARTCOLS_2.25+0xcc90>
   20308:	bl	8220 <__errno_location@plt>
   2030c:	ldr	w8, [x0]
   20310:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   20314:	ldrb	w9, [x9, #2944]
   20318:	neg	w20, w8
   2031c:	tbnz	w9, #2, 2037c <scols_init_debug@@SMARTCOLS_2.25+0xccec>
   20320:	mov	w0, w20
   20324:	ldp	x20, x19, [sp, #32]
   20328:	ldr	x21, [sp, #16]
   2032c:	ldp	x29, x30, [sp], #48
   20330:	ret
   20334:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20338:	ldr	x8, [x8, #4016]
   2033c:	ldr	x20, [x8]
   20340:	bl	7860 <getpid@plt>
   20344:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20348:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2034c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20350:	mov	w2, w0
   20354:	add	x1, x1, #0xd83
   20358:	add	x3, x3, #0x25d
   2035c:	add	x4, x4, #0x265
   20360:	mov	x0, x20
   20364:	bl	8350 <fprintf@plt>
   20368:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2036c:	add	x1, x1, #0x65c
   20370:	mov	x0, x19
   20374:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20378:	b	202f8 <scols_init_debug@@SMARTCOLS_2.25+0xcc68>
   2037c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20380:	ldr	x8, [x8, #4016]
   20384:	ldr	x21, [x8]
   20388:	bl	7860 <getpid@plt>
   2038c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20390:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20394:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20398:	mov	w2, w0
   2039c:	add	x1, x1, #0xd83
   203a0:	add	x3, x3, #0x25d
   203a4:	add	x4, x4, #0x265
   203a8:	mov	x0, x21
   203ac:	bl	8350 <fprintf@plt>
   203b0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   203b4:	add	x1, x1, #0x63f
   203b8:	mov	x0, x19
   203bc:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   203c0:	b	20320 <scols_init_debug@@SMARTCOLS_2.25+0xcc90>
   203c4:	stp	x29, x30, [sp, #-48]!
   203c8:	str	x21, [sp, #16]
   203cc:	stp	x20, x19, [sp, #32]
   203d0:	mov	x29, sp
   203d4:	mov	x20, x1
   203d8:	mov	x19, x0
   203dc:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   203e0:	tbnz	w0, #31, 20408 <scols_init_debug@@SMARTCOLS_2.25+0xcd78>
   203e4:	mov	w1, #0x4c08                	// #19464
   203e8:	mov	x2, x20
   203ec:	bl	8390 <ioctl@plt>
   203f0:	tbnz	w0, #31, 20410 <scols_init_debug@@SMARTCOLS_2.25+0xcd80>
   203f4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   203f8:	ldrb	w8, [x8, #2944]
   203fc:	tbnz	w8, #2, 2043c <scols_init_debug@@SMARTCOLS_2.25+0xcdac>
   20400:	mov	w20, wzr
   20404:	b	20428 <scols_init_debug@@SMARTCOLS_2.25+0xcd98>
   20408:	mov	w20, #0xffffffea            	// #-22
   2040c:	b	20428 <scols_init_debug@@SMARTCOLS_2.25+0xcd98>
   20410:	bl	8220 <__errno_location@plt>
   20414:	ldr	w8, [x0]
   20418:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   2041c:	ldrb	w9, [x9, #2944]
   20420:	neg	w20, w8
   20424:	tbnz	w9, #2, 20484 <scols_init_debug@@SMARTCOLS_2.25+0xcdf4>
   20428:	mov	w0, w20
   2042c:	ldp	x20, x19, [sp, #32]
   20430:	ldr	x21, [sp, #16]
   20434:	ldp	x29, x30, [sp], #48
   20438:	ret
   2043c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20440:	ldr	x8, [x8, #4016]
   20444:	ldr	x20, [x8]
   20448:	bl	7860 <getpid@plt>
   2044c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20450:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20454:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20458:	mov	w2, w0
   2045c:	add	x1, x1, #0xd83
   20460:	add	x3, x3, #0x25d
   20464:	add	x4, x4, #0x265
   20468:	mov	x0, x20
   2046c:	bl	8350 <fprintf@plt>
   20470:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20474:	add	x1, x1, #0x687
   20478:	mov	x0, x19
   2047c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20480:	b	20400 <scols_init_debug@@SMARTCOLS_2.25+0xcd70>
   20484:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20488:	ldr	x8, [x8, #4016]
   2048c:	ldr	x21, [x8]
   20490:	bl	7860 <getpid@plt>
   20494:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20498:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2049c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   204a0:	mov	w2, w0
   204a4:	add	x1, x1, #0xd83
   204a8:	add	x3, x3, #0x25d
   204ac:	add	x4, x4, #0x265
   204b0:	mov	x0, x21
   204b4:	bl	8350 <fprintf@plt>
   204b8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   204bc:	add	x1, x1, #0x669
   204c0:	mov	x0, x19
   204c4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   204c8:	b	20428 <scols_init_debug@@SMARTCOLS_2.25+0xcd98>
   204cc:	stp	x29, x30, [sp, #-32]!
   204d0:	stp	x20, x19, [sp, #16]
   204d4:	mov	x29, sp
   204d8:	mov	x19, x0
   204dc:	bl	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa34c>
   204e0:	tbnz	w0, #31, 20508 <scols_init_debug@@SMARTCOLS_2.25+0xce78>
   204e4:	mov	w1, #0x4c01                	// #19457
   204e8:	mov	w2, wzr
   204ec:	bl	8390 <ioctl@plt>
   204f0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   204f4:	ldr	w8, [x8, #2944]
   204f8:	tbnz	w0, #31, 20510 <scols_init_debug@@SMARTCOLS_2.25+0xce80>
   204fc:	tbnz	w8, #2, 2052c <scols_init_debug@@SMARTCOLS_2.25+0xce9c>
   20500:	mov	w0, wzr
   20504:	b	20520 <scols_init_debug@@SMARTCOLS_2.25+0xce90>
   20508:	mov	w0, #0xffffffea            	// #-22
   2050c:	b	20520 <scols_init_debug@@SMARTCOLS_2.25+0xce90>
   20510:	tbnz	w8, #2, 20574 <scols_init_debug@@SMARTCOLS_2.25+0xcee4>
   20514:	bl	8220 <__errno_location@plt>
   20518:	ldr	w8, [x0]
   2051c:	neg	w0, w8
   20520:	ldp	x20, x19, [sp, #16]
   20524:	ldp	x29, x30, [sp], #32
   20528:	ret
   2052c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20530:	ldr	x8, [x8, #4016]
   20534:	ldr	x20, [x8]
   20538:	bl	7860 <getpid@plt>
   2053c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20540:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20544:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20548:	mov	w2, w0
   2054c:	add	x1, x1, #0xd83
   20550:	add	x3, x3, #0x25d
   20554:	add	x4, x4, #0x265
   20558:	mov	x0, x20
   2055c:	bl	8350 <fprintf@plt>
   20560:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20564:	add	x1, x1, #0x6e2
   20568:	mov	x0, x19
   2056c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20570:	b	20500 <scols_init_debug@@SMARTCOLS_2.25+0xce70>
   20574:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20578:	ldr	x8, [x8, #4016]
   2057c:	ldr	x20, [x8]
   20580:	bl	7860 <getpid@plt>
   20584:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20588:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2058c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20590:	mov	w2, w0
   20594:	add	x1, x1, #0xd83
   20598:	add	x3, x3, #0x25d
   2059c:	add	x4, x4, #0x265
   205a0:	mov	x0, x20
   205a4:	bl	8350 <fprintf@plt>
   205a8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   205ac:	add	x1, x1, #0x6cb
   205b0:	mov	x0, x19
   205b4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   205b8:	b	20514 <scols_init_debug@@SMARTCOLS_2.25+0xce84>
   205bc:	sub	sp, sp, #0x40
   205c0:	stp	x29, x30, [sp, #16]
   205c4:	add	x29, sp, #0x10
   205c8:	mov	w8, #0xffffffff            	// #-1
   205cc:	stp	x22, x21, [sp, #32]
   205d0:	stp	x20, x19, [sp, #48]
   205d4:	mov	x19, x0
   205d8:	stur	w8, [x29, #-4]
   205dc:	bl	1d9c8 <scols_init_debug@@SMARTCOLS_2.25+0xa338>
   205e0:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   205e4:	cbz	x0, 20690 <scols_init_debug@@SMARTCOLS_2.25+0xd000>
   205e8:	ldrb	w8, [x19, #153]
   205ec:	tbnz	w8, #0, 20600 <scols_init_debug@@SMARTCOLS_2.25+0xcf70>
   205f0:	mov	w20, #0xffffffda            	// #-38
   205f4:	ldrb	w8, [x22, #2944]
   205f8:	tbz	w8, #2, 2069c <scols_init_debug@@SMARTCOLS_2.25+0xd00c>
   205fc:	b	206dc <scols_init_debug@@SMARTCOLS_2.25+0xd04c>
   20600:	mov	w1, #0x2f                  	// #47
   20604:	bl	7bc0 <strrchr@plt>
   20608:	cbz	x0, 20690 <scols_init_debug@@SMARTCOLS_2.25+0xd000>
   2060c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20610:	add	x1, x1, #0x6f1
   20614:	sub	x2, x29, #0x4
   20618:	mov	x20, x0
   2061c:	bl	80d0 <__isoc99_sscanf@plt>
   20620:	cmp	w0, #0x1
   20624:	b.eq	20644 <scols_init_debug@@SMARTCOLS_2.25+0xcfb4>  // b.none
   20628:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2062c:	add	x1, x1, #0x6f9
   20630:	sub	x2, x29, #0x4
   20634:	mov	x0, x20
   20638:	bl	80d0 <__isoc99_sscanf@plt>
   2063c:	cmp	w0, #0x1
   20640:	b.ne	20690 <scols_init_debug@@SMARTCOLS_2.25+0xd000>  // b.any
   20644:	ldur	w8, [x29, #-4]
   20648:	tbnz	w8, #31, 20690 <scols_init_debug@@SMARTCOLS_2.25+0xd000>
   2064c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20650:	mov	w1, #0x2                   	// #2
   20654:	add	x0, x0, #0x2de
   20658:	movk	w1, #0x8, lsl #16
   2065c:	bl	7940 <open@plt>
   20660:	tbnz	w0, #31, 206b4 <scols_init_debug@@SMARTCOLS_2.25+0xd024>
   20664:	ldrb	w8, [x22, #2944]
   20668:	mov	w21, w0
   2066c:	tbnz	w8, #2, 20728 <scols_init_debug@@SMARTCOLS_2.25+0xd098>
   20670:	ldur	w2, [x29, #-4]
   20674:	mov	w1, #0x4c80                	// #19584
   20678:	mov	w0, w21
   2067c:	bl	8390 <ioctl@plt>
   20680:	mov	w20, w0
   20684:	mov	w0, w21
   20688:	bl	7b90 <close@plt>
   2068c:	b	206b8 <scols_init_debug@@SMARTCOLS_2.25+0xd028>
   20690:	mov	w20, #0xffffffea            	// #-22
   20694:	ldrb	w8, [x22, #2944]
   20698:	tbnz	w8, #2, 206dc <scols_init_debug@@SMARTCOLS_2.25+0xd04c>
   2069c:	mov	w0, w20
   206a0:	ldp	x20, x19, [sp, #48]
   206a4:	ldp	x22, x21, [sp, #32]
   206a8:	ldp	x29, x30, [sp, #16]
   206ac:	add	sp, sp, #0x40
   206b0:	ret
   206b4:	mov	w20, #0xffffffea            	// #-22
   206b8:	ldrb	w8, [x19, #156]
   206bc:	lsr	w9, w20, #28
   206c0:	and	w9, w9, #0x8
   206c4:	and	w8, w8, #0xfffffff7
   206c8:	orr	w8, w9, w8
   206cc:	eor	w8, w8, #0x8
   206d0:	strb	w8, [x19, #156]
   206d4:	ldrb	w8, [x22, #2944]
   206d8:	tbz	w8, #2, 2069c <scols_init_debug@@SMARTCOLS_2.25+0xd00c>
   206dc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   206e0:	ldr	x8, [x8, #4016]
   206e4:	ldr	x21, [x8]
   206e8:	bl	7860 <getpid@plt>
   206ec:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   206f0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   206f4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   206f8:	mov	w2, w0
   206fc:	add	x1, x1, #0xd83
   20700:	add	x3, x3, #0x25d
   20704:	add	x4, x4, #0x265
   20708:	mov	x0, x21
   2070c:	bl	8350 <fprintf@plt>
   20710:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20714:	add	x1, x1, #0x70b
   20718:	mov	x0, x19
   2071c:	mov	w2, w20
   20720:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20724:	b	2069c <scols_init_debug@@SMARTCOLS_2.25+0xd00c>
   20728:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   2072c:	ldr	x8, [x8, #4016]
   20730:	ldr	x20, [x8]
   20734:	bl	7860 <getpid@plt>
   20738:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2073c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20740:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20744:	mov	w2, w0
   20748:	add	x1, x1, #0xd83
   2074c:	add	x3, x3, #0x25d
   20750:	add	x4, x4, #0x265
   20754:	mov	x0, x20
   20758:	bl	8350 <fprintf@plt>
   2075c:	ldur	w2, [x29, #-4]
   20760:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20764:	add	x1, x1, #0x6fd
   20768:	mov	x0, x19
   2076c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20770:	b	20670 <scols_init_debug@@SMARTCOLS_2.25+0xcfe0>
   20774:	sub	sp, sp, #0x40
   20778:	stp	x22, x21, [sp, #32]
   2077c:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   20780:	ldrb	w8, [x22, #2944]
   20784:	stp	x20, x19, [sp, #48]
   20788:	mov	x19, x0
   2078c:	stp	x29, x30, [sp, #16]
   20790:	add	x29, sp, #0x10
   20794:	tbnz	w8, #2, 207ac <scols_init_debug@@SMARTCOLS_2.25+0xd11c>
   20798:	ldrb	w8, [x19, #153]
   2079c:	tbnz	w8, #0, 207f8 <scols_init_debug@@SMARTCOLS_2.25+0xd168>
   207a0:	mov	w20, #0xffffffff            	// #-1
   207a4:	tbz	w20, #31, 208cc <scols_init_debug@@SMARTCOLS_2.25+0xd23c>
   207a8:	b	20894 <scols_init_debug@@SMARTCOLS_2.25+0xd204>
   207ac:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   207b0:	ldr	x8, [x8, #4016]
   207b4:	ldr	x20, [x8]
   207b8:	bl	7860 <getpid@plt>
   207bc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   207c0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   207c4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   207c8:	mov	w2, w0
   207cc:	add	x1, x1, #0xd83
   207d0:	add	x3, x3, #0x25d
   207d4:	add	x4, x4, #0x265
   207d8:	mov	x0, x20
   207dc:	bl	8350 <fprintf@plt>
   207e0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   207e4:	add	x1, x1, #0x723
   207e8:	mov	x0, x19
   207ec:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   207f0:	ldrb	w8, [x19, #153]
   207f4:	tbz	w8, #0, 207a0 <scols_init_debug@@SMARTCOLS_2.25+0xd110>
   207f8:	ldrb	w8, [x22, #2944]
   207fc:	tbnz	w8, #2, 208f0 <scols_init_debug@@SMARTCOLS_2.25+0xd260>
   20800:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20804:	mov	w1, #0x2                   	// #2
   20808:	add	x0, x0, #0x2de
   2080c:	movk	w1, #0x8, lsl #16
   20810:	bl	7940 <open@plt>
   20814:	mov	w21, w0
   20818:	tbnz	w0, #31, 208e4 <scols_init_debug@@SMARTCOLS_2.25+0xd254>
   2081c:	mov	w1, #0x4c82                	// #19586
   20820:	mov	w0, w21
   20824:	bl	8390 <ioctl@plt>
   20828:	mov	w20, w0
   2082c:	tbnz	w20, #31, 20858 <scols_init_debug@@SMARTCOLS_2.25+0xd1c8>
   20830:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20834:	add	x2, x2, #0x6f2
   20838:	mov	x0, sp
   2083c:	mov	w1, #0x10                  	// #16
   20840:	mov	w3, w20
   20844:	bl	77b0 <snprintf@plt>
   20848:	mov	x1, sp
   2084c:	mov	x0, x19
   20850:	bl	1e214 <scols_init_debug@@SMARTCOLS_2.25+0xab84>
   20854:	mov	w20, w0
   20858:	ldrb	w9, [x19, #156]
   2085c:	cmp	w20, #0x0
   20860:	mov	w8, #0xffffffff            	// #-1
   20864:	ccmp	w21, w8, #0x4, eq  // eq = none
   20868:	mov	w8, #0x8                   	// #8
   2086c:	csel	w8, w8, wzr, gt
   20870:	and	w9, w9, #0xfffffff7
   20874:	orr	w8, w8, w9
   20878:	strb	w8, [x19, #156]
   2087c:	tbnz	w21, #31, 20888 <scols_init_debug@@SMARTCOLS_2.25+0xd1f8>
   20880:	mov	w0, w21
   20884:	bl	7b90 <close@plt>
   20888:	ldrb	w8, [x22, #2944]
   2088c:	tbnz	w8, #2, 20938 <scols_init_debug@@SMARTCOLS_2.25+0xd2a8>
   20890:	tbz	w20, #31, 208cc <scols_init_debug@@SMARTCOLS_2.25+0xd23c>
   20894:	ldrb	w8, [x22, #2944]
   20898:	tbnz	w8, #2, 20988 <scols_init_debug@@SMARTCOLS_2.25+0xd2f8>
   2089c:	mov	w1, #0x1                   	// #1
   208a0:	mov	x0, x19
   208a4:	bl	1dac4 <scols_init_debug@@SMARTCOLS_2.25+0xa434>
   208a8:	mov	w20, w0
   208ac:	cbnz	w0, 208cc <scols_init_debug@@SMARTCOLS_2.25+0xd23c>
   208b0:	mov	x0, x19
   208b4:	bl	1dbd8 <scols_init_debug@@SMARTCOLS_2.25+0xa548>
   208b8:	mov	w20, w0
   208bc:	mov	x0, x19
   208c0:	bl	1d8e0 <scols_init_debug@@SMARTCOLS_2.25+0xa250>
   208c4:	ldrb	w8, [x22, #2944]
   208c8:	tbnz	w8, #2, 209d0 <scols_init_debug@@SMARTCOLS_2.25+0xd340>
   208cc:	mov	w0, w20
   208d0:	ldp	x20, x19, [sp, #48]
   208d4:	ldp	x22, x21, [sp, #32]
   208d8:	ldp	x29, x30, [sp, #16]
   208dc:	add	sp, sp, #0x40
   208e0:	ret
   208e4:	mov	w20, #0xffffffff            	// #-1
   208e8:	tbz	w20, #31, 20830 <scols_init_debug@@SMARTCOLS_2.25+0xd1a0>
   208ec:	b	20858 <scols_init_debug@@SMARTCOLS_2.25+0xd1c8>
   208f0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   208f4:	ldr	x8, [x8, #4016]
   208f8:	ldr	x20, [x8]
   208fc:	bl	7860 <getpid@plt>
   20900:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20904:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20908:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2090c:	mov	w2, w0
   20910:	add	x1, x1, #0xd83
   20914:	add	x3, x3, #0x25d
   20918:	add	x4, x4, #0x265
   2091c:	mov	x0, x20
   20920:	bl	8350 <fprintf@plt>
   20924:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20928:	add	x1, x1, #0x739
   2092c:	mov	x0, x19
   20930:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20934:	b	20800 <scols_init_debug@@SMARTCOLS_2.25+0xd170>
   20938:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   2093c:	ldr	x8, [x8, #4016]
   20940:	ldr	x21, [x8]
   20944:	bl	7860 <getpid@plt>
   20948:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2094c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20950:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20954:	mov	w2, w0
   20958:	add	x1, x1, #0xd83
   2095c:	add	x3, x3, #0x25d
   20960:	add	x4, x4, #0x265
   20964:	mov	x0, x21
   20968:	bl	8350 <fprintf@plt>
   2096c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20970:	add	x1, x1, #0x74c
   20974:	mov	x0, x19
   20978:	mov	w2, w20
   2097c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20980:	tbz	w20, #31, 208cc <scols_init_debug@@SMARTCOLS_2.25+0xd23c>
   20984:	b	20894 <scols_init_debug@@SMARTCOLS_2.25+0xd204>
   20988:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   2098c:	ldr	x8, [x8, #4016]
   20990:	ldr	x20, [x8]
   20994:	bl	7860 <getpid@plt>
   20998:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2099c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   209a0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   209a4:	mov	w2, w0
   209a8:	add	x1, x1, #0xd83
   209ac:	add	x3, x3, #0x25d
   209b0:	add	x4, x4, #0x265
   209b4:	mov	x0, x20
   209b8:	bl	8350 <fprintf@plt>
   209bc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   209c0:	add	x1, x1, #0x770
   209c4:	mov	x0, x19
   209c8:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   209cc:	b	2089c <scols_init_debug@@SMARTCOLS_2.25+0xd20c>
   209d0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   209d4:	ldr	x8, [x8, #4016]
   209d8:	ldr	x21, [x8]
   209dc:	bl	7860 <getpid@plt>
   209e0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   209e4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   209e8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   209ec:	mov	w2, w0
   209f0:	add	x1, x1, #0xd83
   209f4:	add	x3, x3, #0x25d
   209f8:	add	x4, x4, #0x265
   209fc:	mov	x0, x21
   20a00:	bl	8350 <fprintf@plt>
   20a04:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20a08:	add	x1, x1, #0x780
   20a0c:	mov	x0, x19
   20a10:	mov	w2, w20
   20a14:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20a18:	b	208cc <scols_init_debug@@SMARTCOLS_2.25+0xd23c>
   20a1c:	stp	x29, x30, [sp, #-48]!
   20a20:	str	x28, [sp, #16]
   20a24:	stp	x20, x19, [sp, #32]
   20a28:	mov	x29, sp
   20a2c:	sub	sp, sp, #0x1d0
   20a30:	cbz	x0, 20a5c <scols_init_debug@@SMARTCOLS_2.25+0xd3cc>
   20a34:	mov	x20, x0
   20a38:	add	x0, sp, #0x8
   20a3c:	mov	w1, wzr
   20a40:	bl	1d4b8 <scols_init_debug@@SMARTCOLS_2.25+0x9e28>
   20a44:	mov	w19, w0
   20a48:	cbz	w0, 20a78 <scols_init_debug@@SMARTCOLS_2.25+0xd3e8>
   20a4c:	cbz	w19, 20a8c <scols_init_debug@@SMARTCOLS_2.25+0xd3fc>
   20a50:	add	x0, sp, #0x8
   20a54:	bl	1d834 <scols_init_debug@@SMARTCOLS_2.25+0xa1a4>
   20a58:	b	20a60 <scols_init_debug@@SMARTCOLS_2.25+0xd3d0>
   20a5c:	mov	w19, wzr
   20a60:	mov	w0, w19
   20a64:	add	sp, sp, #0x1d0
   20a68:	ldp	x20, x19, [sp, #32]
   20a6c:	ldr	x28, [sp, #16]
   20a70:	ldp	x29, x30, [sp], #48
   20a74:	ret
   20a78:	add	x0, sp, #0x8
   20a7c:	mov	x1, x20
   20a80:	bl	1d1ec <scols_init_debug@@SMARTCOLS_2.25+0x9b5c>
   20a84:	mov	w19, w0
   20a88:	cbnz	w19, 20a50 <scols_init_debug@@SMARTCOLS_2.25+0xd3c0>
   20a8c:	add	x0, sp, #0x8
   20a90:	bl	1ef7c <scols_init_debug@@SMARTCOLS_2.25+0xb8ec>
   20a94:	mov	w19, w0
   20a98:	b	20a50 <scols_init_debug@@SMARTCOLS_2.25+0xd3c0>
   20a9c:	sub	sp, sp, #0x1f0
   20aa0:	stp	x28, x19, [sp, #480]
   20aa4:	mov	x19, x0
   20aa8:	stp	x29, x30, [sp, #464]
   20aac:	add	x29, sp, #0x1d0
   20ab0:	cbz	x0, 20af8 <scols_init_debug@@SMARTCOLS_2.25+0xd468>
   20ab4:	add	x0, sp, #0x8
   20ab8:	mov	w1, wzr
   20abc:	bl	1d4b8 <scols_init_debug@@SMARTCOLS_2.25+0x9e28>
   20ac0:	cbz	w0, 20acc <scols_init_debug@@SMARTCOLS_2.25+0xd43c>
   20ac4:	mov	x19, xzr
   20ac8:	b	20af8 <scols_init_debug@@SMARTCOLS_2.25+0xd468>
   20acc:	add	x0, sp, #0x8
   20ad0:	mov	x1, x19
   20ad4:	bl	1d1ec <scols_init_debug@@SMARTCOLS_2.25+0x9b5c>
   20ad8:	cbz	w0, 20ae4 <scols_init_debug@@SMARTCOLS_2.25+0xd454>
   20adc:	mov	x19, xzr
   20ae0:	b	20af0 <scols_init_debug@@SMARTCOLS_2.25+0xd460>
   20ae4:	add	x0, sp, #0x8
   20ae8:	bl	1e78c <scols_init_debug@@SMARTCOLS_2.25+0xb0fc>
   20aec:	mov	x19, x0
   20af0:	add	x0, sp, #0x8
   20af4:	bl	1d834 <scols_init_debug@@SMARTCOLS_2.25+0xa1a4>
   20af8:	mov	x0, x19
   20afc:	ldp	x28, x19, [sp, #480]
   20b00:	ldp	x29, x30, [sp, #464]
   20b04:	add	sp, sp, #0x1f0
   20b08:	ret
   20b0c:	stp	x29, x30, [sp, #-80]!
   20b10:	str	x28, [sp, #16]
   20b14:	stp	x24, x23, [sp, #32]
   20b18:	stp	x22, x21, [sp, #48]
   20b1c:	stp	x20, x19, [sp, #64]
   20b20:	mov	x29, sp
   20b24:	sub	sp, sp, #0x250
   20b28:	mov	w23, wzr
   20b2c:	cbz	x0, 20b60 <scols_init_debug@@SMARTCOLS_2.25+0xd4d0>
   20b30:	mov	x22, x1
   20b34:	cbz	x1, 20b60 <scols_init_debug@@SMARTCOLS_2.25+0xd4d0>
   20b38:	mov	x24, x0
   20b3c:	add	x0, sp, #0x88
   20b40:	mov	w1, wzr
   20b44:	mov	w19, w4
   20b48:	mov	x20, x3
   20b4c:	mov	x21, x2
   20b50:	bl	1d4b8 <scols_init_debug@@SMARTCOLS_2.25+0x9e28>
   20b54:	mov	w23, w0
   20b58:	cbz	w0, 20b80 <scols_init_debug@@SMARTCOLS_2.25+0xd4f0>
   20b5c:	cbz	w23, 20b94 <scols_init_debug@@SMARTCOLS_2.25+0xd504>
   20b60:	mov	w0, w23
   20b64:	add	sp, sp, #0x250
   20b68:	ldp	x20, x19, [sp, #64]
   20b6c:	ldp	x22, x21, [sp, #48]
   20b70:	ldp	x24, x23, [sp, #32]
   20b74:	ldr	x28, [sp, #16]
   20b78:	ldp	x29, x30, [sp], #80
   20b7c:	ret
   20b80:	add	x0, sp, #0x88
   20b84:	mov	x1, x24
   20b88:	bl	1d1ec <scols_init_debug@@SMARTCOLS_2.25+0x9b5c>
   20b8c:	mov	w23, w0
   20b90:	cbnz	w23, 20b60 <scols_init_debug@@SMARTCOLS_2.25+0xd4d0>
   20b94:	add	x1, sp, #0x8
   20b98:	mov	x0, x22
   20b9c:	add	x23, sp, #0x8
   20ba0:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   20ba4:	cmp	w0, #0x0
   20ba8:	csel	x1, x23, xzr, eq  // eq = none
   20bac:	add	x0, sp, #0x88
   20bb0:	mov	x2, x22
   20bb4:	mov	x3, x21
   20bb8:	mov	x4, x20
   20bbc:	mov	w5, w19
   20bc0:	bl	1f114 <scols_init_debug@@SMARTCOLS_2.25+0xba84>
   20bc4:	mov	w23, w0
   20bc8:	add	x0, sp, #0x88
   20bcc:	bl	1d834 <scols_init_debug@@SMARTCOLS_2.25+0xa1a4>
   20bd0:	b	20b60 <scols_init_debug@@SMARTCOLS_2.25+0xd4d0>
   20bd4:	stp	x29, x30, [sp, #-48]!
   20bd8:	str	x28, [sp, #16]
   20bdc:	stp	x20, x19, [sp, #32]
   20be0:	mov	x29, sp
   20be4:	sub	sp, sp, #0x1d0
   20be8:	cbz	x0, 20c14 <scols_init_debug@@SMARTCOLS_2.25+0xd584>
   20bec:	mov	x20, x0
   20bf0:	add	x0, sp, #0x8
   20bf4:	mov	w1, wzr
   20bf8:	bl	1d4b8 <scols_init_debug@@SMARTCOLS_2.25+0x9e28>
   20bfc:	mov	w19, w0
   20c00:	cbz	w0, 20c30 <scols_init_debug@@SMARTCOLS_2.25+0xd5a0>
   20c04:	cbz	w19, 20c44 <scols_init_debug@@SMARTCOLS_2.25+0xd5b4>
   20c08:	add	x0, sp, #0x8
   20c0c:	bl	1d834 <scols_init_debug@@SMARTCOLS_2.25+0xa1a4>
   20c10:	b	20c18 <scols_init_debug@@SMARTCOLS_2.25+0xd588>
   20c14:	mov	w19, #0xffffffea            	// #-22
   20c18:	mov	w0, w19
   20c1c:	add	sp, sp, #0x1d0
   20c20:	ldp	x20, x19, [sp, #32]
   20c24:	ldr	x28, [sp, #16]
   20c28:	ldp	x29, x30, [sp], #48
   20c2c:	ret
   20c30:	add	x0, sp, #0x8
   20c34:	mov	x1, x20
   20c38:	bl	1d1ec <scols_init_debug@@SMARTCOLS_2.25+0x9b5c>
   20c3c:	mov	w19, w0
   20c40:	cbnz	w19, 20c08 <scols_init_debug@@SMARTCOLS_2.25+0xd578>
   20c44:	add	x0, sp, #0x8
   20c48:	bl	204cc <scols_init_debug@@SMARTCOLS_2.25+0xce3c>
   20c4c:	mov	w19, w0
   20c50:	b	20c08 <scols_init_debug@@SMARTCOLS_2.25+0xd578>
   20c54:	sub	sp, sp, #0xd0
   20c58:	stp	x29, x30, [sp, #128]
   20c5c:	stp	x26, x25, [sp, #144]
   20c60:	stp	x24, x23, [sp, #160]
   20c64:	stp	x22, x21, [sp, #176]
   20c68:	stp	x20, x19, [sp, #192]
   20c6c:	add	x29, sp, #0x80
   20c70:	cbz	x1, 20cf4 <scols_init_debug@@SMARTCOLS_2.25+0xd664>
   20c74:	mov	x23, x1
   20c78:	mov	x20, x0
   20c7c:	mov	x1, sp
   20c80:	mov	x0, x23
   20c84:	mov	w19, w4
   20c88:	mov	x21, x3
   20c8c:	mov	x22, x2
   20c90:	mov	x26, sp
   20c94:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   20c98:	mov	w25, w0
   20c9c:	mov	w1, #0x2                   	// #2
   20ca0:	mov	x0, x20
   20ca4:	bl	1dac4 <scols_init_debug@@SMARTCOLS_2.25+0xa434>
   20ca8:	mov	w24, w0
   20cac:	cbnz	w0, 20cf8 <scols_init_debug@@SMARTCOLS_2.25+0xd668>
   20cb0:	cmp	w25, #0x0
   20cb4:	csel	x25, x26, xzr, eq  // eq = none
   20cb8:	mov	x0, x20
   20cbc:	bl	1dbd8 <scols_init_debug@@SMARTCOLS_2.25+0xa548>
   20cc0:	mov	w24, w0
   20cc4:	cbnz	w0, 20ce8 <scols_init_debug@@SMARTCOLS_2.25+0xd658>
   20cc8:	mov	x0, x20
   20ccc:	mov	x1, x25
   20cd0:	mov	x2, x23
   20cd4:	mov	x3, x22
   20cd8:	mov	x4, x21
   20cdc:	mov	w5, w19
   20ce0:	bl	1f114 <scols_init_debug@@SMARTCOLS_2.25+0xba84>
   20ce4:	cbz	w0, 20cb8 <scols_init_debug@@SMARTCOLS_2.25+0xd628>
   20ce8:	mov	x0, x20
   20cec:	bl	1d8e0 <scols_init_debug@@SMARTCOLS_2.25+0xa250>
   20cf0:	b	20cf8 <scols_init_debug@@SMARTCOLS_2.25+0xd668>
   20cf4:	mov	w24, #0xffffffea            	// #-22
   20cf8:	mov	w0, w24
   20cfc:	ldp	x20, x19, [sp, #192]
   20d00:	ldp	x22, x21, [sp, #176]
   20d04:	ldp	x24, x23, [sp, #160]
   20d08:	ldp	x26, x25, [sp, #144]
   20d0c:	ldp	x29, x30, [sp, #128]
   20d10:	add	sp, sp, #0xd0
   20d14:	ret
   20d18:	sub	sp, sp, #0x100
   20d1c:	stp	x29, x30, [sp, #160]
   20d20:	stp	x28, x27, [sp, #176]
   20d24:	stp	x26, x25, [sp, #192]
   20d28:	stp	x24, x23, [sp, #208]
   20d2c:	stp	x22, x21, [sp, #224]
   20d30:	stp	x20, x19, [sp, #240]
   20d34:	add	x29, sp, #0xa0
   20d38:	cbz	x1, 21034 <scols_init_debug@@SMARTCOLS_2.25+0xd9a4>
   20d3c:	adrp	x24, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   20d40:	ldrb	w8, [x24, #2944]
   20d44:	mov	x20, x3
   20d48:	mov	x21, x2
   20d4c:	mov	x22, x1
   20d50:	mov	x19, x0
   20d54:	tbnz	w8, #2, 21094 <scols_init_debug@@SMARTCOLS_2.25+0xda04>
   20d58:	add	x1, sp, #0x20
   20d5c:	mov	x0, x22
   20d60:	add	x26, sp, #0x20
   20d64:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   20d68:	mov	w23, w0
   20d6c:	mov	w1, #0x2                   	// #2
   20d70:	mov	x0, x19
   20d74:	bl	1dac4 <scols_init_debug@@SMARTCOLS_2.25+0xa434>
   20d78:	mov	w27, w0
   20d7c:	cbnz	w0, 2106c <scols_init_debug@@SMARTCOLS_2.25+0xd9dc>
   20d80:	adrp	x28, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   20d84:	ldr	x28, [x28, #4016]
   20d88:	cmp	w23, #0x0
   20d8c:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   20d90:	add	x23, x20, x21
   20d94:	add	x25, x25, #0xd83
   20d98:	csel	x26, x26, xzr, eq  // eq = none
   20d9c:	b	20db8 <scols_init_debug@@SMARTCOLS_2.25+0xd728>
   20da0:	ldrb	w8, [x24, #2944]
   20da4:	mov	w27, w0
   20da8:	tbnz	w8, #2, 20f48 <scols_init_debug@@SMARTCOLS_2.25+0xd8b8>
   20dac:	mov	w8, #0x5                   	// #5
   20db0:	cmp	w8, #0x4
   20db4:	b.ne	21044 <scols_init_debug@@SMARTCOLS_2.25+0xd9b4>  // b.any
   20db8:	mov	x0, x19
   20dbc:	bl	1dbd8 <scols_init_debug@@SMARTCOLS_2.25+0xa548>
   20dc0:	cbnz	w0, 2103c <scols_init_debug@@SMARTCOLS_2.25+0xd9ac>
   20dc4:	mov	x0, x19
   20dc8:	mov	x1, x26
   20dcc:	mov	x2, x22
   20dd0:	mov	x3, x21
   20dd4:	mov	x4, x20
   20dd8:	mov	w5, wzr
   20ddc:	bl	1f114 <scols_init_debug@@SMARTCOLS_2.25+0xba84>
   20de0:	mov	w27, w0
   20de4:	cbz	w0, 20e7c <scols_init_debug@@SMARTCOLS_2.25+0xd7ec>
   20de8:	tbnz	w27, #31, 20dac <scols_init_debug@@SMARTCOLS_2.25+0xd71c>
   20dec:	ldrb	w8, [x24, #2944]
   20df0:	tbnz	w8, #2, 20efc <scols_init_debug@@SMARTCOLS_2.25+0xd86c>
   20df4:	add	x1, sp, #0x10
   20df8:	mov	x0, x19
   20dfc:	bl	1e968 <scols_init_debug@@SMARTCOLS_2.25+0xb2d8>
   20e00:	cbnz	w0, 20da0 <scols_init_debug@@SMARTCOLS_2.25+0xd710>
   20e04:	add	x1, sp, #0x18
   20e08:	mov	x0, x19
   20e0c:	bl	1eb4c <scols_init_debug@@SMARTCOLS_2.25+0xb4bc>
   20e10:	cbz	w0, 20e84 <scols_init_debug@@SMARTCOLS_2.25+0xd7f4>
   20e14:	ldrb	w8, [x24, #2944]
   20e18:	mov	w27, w0
   20e1c:	tbz	w8, #2, 20dac <scols_init_debug@@SMARTCOLS_2.25+0xd71c>
   20e20:	str	x23, [sp, #8]
   20e24:	mov	x23, x25
   20e28:	mov	x25, x28
   20e2c:	ldr	x28, [x28]
   20e30:	bl	7860 <getpid@plt>
   20e34:	mov	w2, w0
   20e38:	mov	x0, x28
   20e3c:	mov	x28, x25
   20e40:	mov	x25, x23
   20e44:	ldr	x23, [sp, #8]
   20e48:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20e4c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20e50:	mov	x1, x25
   20e54:	add	x3, x3, #0x25d
   20e58:	add	x4, x4, #0x265
   20e5c:	bl	8350 <fprintf@plt>
   20e60:	mov	x0, x19
   20e64:	bl	1d9c8 <scols_init_debug@@SMARTCOLS_2.25+0xa338>
   20e68:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20e6c:	mov	x2, x0
   20e70:	mov	x0, x19
   20e74:	add	x1, x1, #0x7ec
   20e78:	b	20f98 <scols_init_debug@@SMARTCOLS_2.25+0xd908>
   20e7c:	mov	w8, #0x4                   	// #4
   20e80:	b	20db0 <scols_init_debug@@SMARTCOLS_2.25+0xd720>
   20e84:	ldp	x8, x9, [sp, #16]
   20e88:	cmp	x9, x20
   20e8c:	b.ne	20eac <scols_init_debug@@SMARTCOLS_2.25+0xd81c>  // b.any
   20e90:	cmp	x8, x21
   20e94:	b.ne	20eac <scols_init_debug@@SMARTCOLS_2.25+0xd81c>  // b.any
   20e98:	ldrb	w8, [x24, #2944]
   20e9c:	tbnz	w8, #2, 20fa4 <scols_init_debug@@SMARTCOLS_2.25+0xd914>
   20ea0:	mov	w8, #0xe                   	// #14
   20ea4:	mov	w27, #0x2                   	// #2
   20ea8:	b	20db0 <scols_init_debug@@SMARTCOLS_2.25+0xd720>
   20eac:	cmp	x20, #0x0
   20eb0:	add	x11, x8, x9
   20eb4:	cset	w10, eq  // eq = none
   20eb8:	cmp	x9, #0x0
   20ebc:	cset	w12, ne  // ne = any
   20ec0:	cmp	x11, x21
   20ec4:	cset	w11, ls  // ls = plast
   20ec8:	cmp	x23, x8
   20ecc:	mov	w27, wzr
   20ed0:	cset	w9, hi  // hi = pmore
   20ed4:	and	w11, w12, w11
   20ed8:	mov	w8, #0x4                   	// #4
   20edc:	tbnz	w11, #0, 20db0 <scols_init_debug@@SMARTCOLS_2.25+0xd720>
   20ee0:	orr	w9, w10, w9
   20ee4:	cbz	w9, 20db0 <scols_init_debug@@SMARTCOLS_2.25+0xd720>
   20ee8:	ldrb	w8, [x24, #2944]
   20eec:	tbnz	w8, #2, 20fec <scols_init_debug@@SMARTCOLS_2.25+0xd95c>
   20ef0:	mov	w8, #0xe                   	// #14
   20ef4:	mov	w27, #0x1                   	// #1
   20ef8:	b	20db0 <scols_init_debug@@SMARTCOLS_2.25+0xd720>
   20efc:	ldr	x27, [x28]
   20f00:	bl	7860 <getpid@plt>
   20f04:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20f08:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20f0c:	mov	w2, w0
   20f10:	mov	x0, x27
   20f14:	mov	x1, x25
   20f18:	add	x3, x3, #0x25d
   20f1c:	add	x4, x4, #0x265
   20f20:	bl	8350 <fprintf@plt>
   20f24:	mov	x0, x19
   20f28:	bl	1d9c8 <scols_init_debug@@SMARTCOLS_2.25+0xa338>
   20f2c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20f30:	mov	x2, x0
   20f34:	mov	x0, x19
   20f38:	add	x1, x1, #0x7b3
   20f3c:	mov	x3, x22
   20f40:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20f44:	b	20df4 <scols_init_debug@@SMARTCOLS_2.25+0xd764>
   20f48:	str	x23, [sp, #8]
   20f4c:	mov	x23, x25
   20f50:	ldr	x25, [x28]
   20f54:	bl	7860 <getpid@plt>
   20f58:	mov	w2, w0
   20f5c:	mov	x0, x25
   20f60:	mov	x25, x23
   20f64:	ldr	x23, [sp, #8]
   20f68:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20f6c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20f70:	mov	x1, x25
   20f74:	add	x3, x3, #0x25d
   20f78:	add	x4, x4, #0x265
   20f7c:	bl	8350 <fprintf@plt>
   20f80:	mov	x0, x19
   20f84:	bl	1d9c8 <scols_init_debug@@SMARTCOLS_2.25+0xa338>
   20f88:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20f8c:	mov	x2, x0
   20f90:	mov	x0, x19
   20f94:	add	x1, x1, #0x7c9
   20f98:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20f9c:	mov	w8, #0x5                   	// #5
   20fa0:	b	20db0 <scols_init_debug@@SMARTCOLS_2.25+0xd720>
   20fa4:	ldr	x27, [x28]
   20fa8:	bl	7860 <getpid@plt>
   20fac:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20fb0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20fb4:	mov	w2, w0
   20fb8:	mov	x0, x27
   20fbc:	mov	x1, x25
   20fc0:	add	x3, x3, #0x25d
   20fc4:	add	x4, x4, #0x265
   20fc8:	bl	8350 <fprintf@plt>
   20fcc:	mov	x0, x19
   20fd0:	bl	1d9c8 <scols_init_debug@@SMARTCOLS_2.25+0xa338>
   20fd4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20fd8:	mov	x2, x0
   20fdc:	mov	x0, x19
   20fe0:	add	x1, x1, #0x812
   20fe4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   20fe8:	b	20ea0 <scols_init_debug@@SMARTCOLS_2.25+0xd810>
   20fec:	ldr	x27, [x28]
   20ff0:	bl	7860 <getpid@plt>
   20ff4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20ff8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   20ffc:	mov	w2, w0
   21000:	mov	x0, x27
   21004:	mov	x1, x25
   21008:	add	x3, x3, #0x25d
   2100c:	add	x4, x4, #0x265
   21010:	bl	8350 <fprintf@plt>
   21014:	mov	x0, x19
   21018:	bl	1d9c8 <scols_init_debug@@SMARTCOLS_2.25+0xa338>
   2101c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   21020:	mov	x2, x0
   21024:	mov	x0, x19
   21028:	add	x1, x1, #0x83a
   2102c:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   21030:	b	20ef0 <scols_init_debug@@SMARTCOLS_2.25+0xd860>
   21034:	mov	w27, #0xffffffea            	// #-22
   21038:	b	2106c <scols_init_debug@@SMARTCOLS_2.25+0xd9dc>
   2103c:	mov	w27, w0
   21040:	b	21054 <scols_init_debug@@SMARTCOLS_2.25+0xd9c4>
   21044:	cmp	w8, #0xe
   21048:	b.eq	2105c <scols_init_debug@@SMARTCOLS_2.25+0xd9cc>  // b.none
   2104c:	cmp	w8, #0x5
   21050:	b.ne	21090 <scols_init_debug@@SMARTCOLS_2.25+0xda00>  // b.any
   21054:	cmp	w27, #0x1
   21058:	csel	w27, wzr, w27, eq  // eq = none
   2105c:	mov	x0, x19
   21060:	bl	1d8e0 <scols_init_debug@@SMARTCOLS_2.25+0xa250>
   21064:	ldrb	w8, [x24, #2944]
   21068:	tbnz	w8, #2, 210dc <scols_init_debug@@SMARTCOLS_2.25+0xda4c>
   2106c:	mov	w0, w27
   21070:	ldp	x20, x19, [sp, #240]
   21074:	ldp	x22, x21, [sp, #224]
   21078:	ldp	x24, x23, [sp, #208]
   2107c:	ldp	x26, x25, [sp, #192]
   21080:	ldp	x28, x27, [sp, #176]
   21084:	ldp	x29, x30, [sp, #160]
   21088:	add	sp, sp, #0x100
   2108c:	ret
   21090:	b	2106c <scols_init_debug@@SMARTCOLS_2.25+0xd9dc>
   21094:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   21098:	ldr	x8, [x8, #4016]
   2109c:	ldr	x23, [x8]
   210a0:	bl	7860 <getpid@plt>
   210a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   210a8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   210ac:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   210b0:	mov	w2, w0
   210b4:	add	x1, x1, #0xd83
   210b8:	add	x3, x3, #0x25d
   210bc:	add	x4, x4, #0x265
   210c0:	mov	x0, x23
   210c4:	bl	8350 <fprintf@plt>
   210c8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   210cc:	add	x1, x1, #0x79c
   210d0:	mov	x0, x19
   210d4:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   210d8:	b	20d58 <scols_init_debug@@SMARTCOLS_2.25+0xd6c8>
   210dc:	ldr	x20, [x28]
   210e0:	bl	7860 <getpid@plt>
   210e4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   210e8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   210ec:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   210f0:	mov	w2, w0
   210f4:	add	x1, x1, #0xd83
   210f8:	add	x3, x3, #0x25d
   210fc:	add	x4, x4, #0x265
   21100:	mov	x0, x20
   21104:	bl	8350 <fprintf@plt>
   21108:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2110c:	add	x1, x1, #0x855
   21110:	mov	x0, x19
   21114:	mov	w2, w27
   21118:	bl	1d3b8 <scols_init_debug@@SMARTCOLS_2.25+0x9d28>
   2111c:	b	2106c <scols_init_debug@@SMARTCOLS_2.25+0xd9dc>
   21120:	stp	x29, x30, [sp, #-64]!
   21124:	str	x28, [sp, #16]
   21128:	stp	x22, x21, [sp, #32]
   2112c:	stp	x20, x19, [sp, #48]
   21130:	mov	x29, sp
   21134:	sub	sp, sp, #0x1d0
   21138:	cbz	x0, 2115c <scols_init_debug@@SMARTCOLS_2.25+0xdacc>
   2113c:	mov	x21, x1
   21140:	mov	x22, x0
   21144:	add	x0, sp, #0x8
   21148:	mov	w1, wzr
   2114c:	mov	w19, w3
   21150:	mov	x20, x2
   21154:	bl	1d4b8 <scols_init_debug@@SMARTCOLS_2.25+0x9e28>
   21158:	cbz	w0, 21164 <scols_init_debug@@SMARTCOLS_2.25+0xdad4>
   2115c:	mov	x19, xzr
   21160:	b	2119c <scols_init_debug@@SMARTCOLS_2.25+0xdb0c>
   21164:	add	x0, sp, #0x8
   21168:	mov	x1, x22
   2116c:	mov	x2, x21
   21170:	mov	x3, x20
   21174:	mov	w4, w19
   21178:	bl	20c54 <scols_init_debug@@SMARTCOLS_2.25+0xd5c4>
   2117c:	cbz	w0, 21188 <scols_init_debug@@SMARTCOLS_2.25+0xdaf8>
   21180:	mov	x19, xzr
   21184:	b	21194 <scols_init_debug@@SMARTCOLS_2.25+0xdb04>
   21188:	add	x0, sp, #0x8
   2118c:	bl	1d99c <scols_init_debug@@SMARTCOLS_2.25+0xa30c>
   21190:	mov	x19, x0
   21194:	add	x0, sp, #0x8
   21198:	bl	1d834 <scols_init_debug@@SMARTCOLS_2.25+0xa1a4>
   2119c:	mov	x0, x19
   211a0:	add	sp, sp, #0x1d0
   211a4:	ldp	x20, x19, [sp, #48]
   211a8:	ldp	x22, x21, [sp, #32]
   211ac:	ldr	x28, [sp, #16]
   211b0:	ldp	x29, x30, [sp], #64
   211b4:	ret
   211b8:	stp	x29, x30, [sp, #-64]!
   211bc:	str	x28, [sp, #16]
   211c0:	stp	x22, x21, [sp, #32]
   211c4:	stp	x20, x19, [sp, #48]
   211c8:	mov	x29, sp
   211cc:	sub	sp, sp, #0x1d0
   211d0:	cbz	x0, 21200 <scols_init_debug@@SMARTCOLS_2.25+0xdb70>
   211d4:	mov	x19, x1
   211d8:	mov	x21, x0
   211dc:	add	x0, sp, #0x8
   211e0:	mov	w1, wzr
   211e4:	bl	1d4b8 <scols_init_debug@@SMARTCOLS_2.25+0x9e28>
   211e8:	mov	w20, w0
   211ec:	cbnz	w0, 21204 <scols_init_debug@@SMARTCOLS_2.25+0xdb74>
   211f0:	add	x0, sp, #0x8
   211f4:	mov	w1, #0x2                   	// #2
   211f8:	bl	1dac4 <scols_init_debug@@SMARTCOLS_2.25+0xa434>
   211fc:	cbz	w0, 21220 <scols_init_debug@@SMARTCOLS_2.25+0xdb90>
   21200:	mov	w20, #0xffffffff            	// #-1
   21204:	mov	w0, w20
   21208:	add	sp, sp, #0x1d0
   2120c:	ldp	x20, x19, [sp, #48]
   21210:	ldp	x22, x21, [sp, #32]
   21214:	ldr	x28, [sp, #16]
   21218:	ldp	x29, x30, [sp], #64
   2121c:	ret
   21220:	add	x0, sp, #0x8
   21224:	bl	1dbd8 <scols_init_debug@@SMARTCOLS_2.25+0xa548>
   21228:	mov	w20, wzr
   2122c:	cbz	w0, 21268 <scols_init_debug@@SMARTCOLS_2.25+0xdbd8>
   21230:	add	x0, sp, #0x8
   21234:	bl	1d834 <scols_init_debug@@SMARTCOLS_2.25+0xa1a4>
   21238:	cbz	x19, 21204 <scols_init_debug@@SMARTCOLS_2.25+0xdb74>
   2123c:	cmp	w20, #0x2
   21240:	b.lt	21204 <scols_init_debug@@SMARTCOLS_2.25+0xdb74>  // b.tstop
   21244:	ldr	x0, [x19]
   21248:	bl	7d90 <free@plt>
   2124c:	str	xzr, [x19]
   21250:	b	21204 <scols_init_debug@@SMARTCOLS_2.25+0xdb74>
   21254:	mov	x0, x22
   21258:	bl	7d90 <free@plt>
   2125c:	add	x0, sp, #0x8
   21260:	bl	1dbd8 <scols_init_debug@@SMARTCOLS_2.25+0xa548>
   21264:	cbnz	w0, 21230 <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   21268:	add	x0, sp, #0x8
   2126c:	bl	1e78c <scols_init_debug@@SMARTCOLS_2.25+0xb0fc>
   21270:	mov	x22, x0
   21274:	cbz	x0, 21254 <scols_init_debug@@SMARTCOLS_2.25+0xdbc4>
   21278:	mov	x0, x22
   2127c:	mov	x1, x21
   21280:	bl	7cf0 <strcmp@plt>
   21284:	cbnz	w0, 21254 <scols_init_debug@@SMARTCOLS_2.25+0xdbc4>
   21288:	mov	x0, x22
   2128c:	bl	7d90 <free@plt>
   21290:	cbz	x19, 212a4 <scols_init_debug@@SMARTCOLS_2.25+0xdc14>
   21294:	cbnz	w20, 212a4 <scols_init_debug@@SMARTCOLS_2.25+0xdc14>
   21298:	add	x0, sp, #0x8
   2129c:	bl	1d99c <scols_init_debug@@SMARTCOLS_2.25+0xa30c>
   212a0:	str	x0, [x19]
   212a4:	add	w20, w20, #0x1
   212a8:	b	2125c <scols_init_debug@@SMARTCOLS_2.25+0xdbcc>
   212ac:	stp	x29, x30, [sp, #-32]!
   212b0:	mov	x29, sp
   212b4:	add	x1, x29, #0x18
   212b8:	mov	w2, wzr
   212bc:	str	x19, [sp, #16]
   212c0:	bl	74b0 <strtoul@plt>
   212c4:	ldr	x8, [x29, #24]
   212c8:	mov	x19, x0
   212cc:	cbz	x8, 212ec <scols_init_debug@@SMARTCOLS_2.25+0xdc5c>
   212d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   212d4:	add	x1, x1, #0x19c
   212d8:	mov	x0, x8
   212dc:	bl	7cf0 <strcmp@plt>
   212e0:	cmp	w0, #0x0
   212e4:	mov	w8, #0xffff                	// #65535
   212e8:	csel	w19, w8, w19, eq  // eq = none
   212ec:	mov	w0, w19
   212f0:	ldr	x19, [sp, #16]
   212f4:	ldp	x29, x30, [sp], #32
   212f8:	ret
   212fc:	sub	sp, sp, #0x120
   21300:	stp	x29, x30, [sp, #256]
   21304:	add	x29, sp, #0x100
   21308:	stp	x28, x19, [sp, #272]
   2130c:	stp	x1, x2, [x29, #-120]
   21310:	stp	x3, x4, [x29, #-104]
   21314:	stp	x5, x6, [x29, #-88]
   21318:	stur	x7, [x29, #-72]
   2131c:	stp	q0, q1, [sp]
   21320:	stp	q2, q3, [sp, #32]
   21324:	stp	q4, q5, [sp, #64]
   21328:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   2132c:	ldr	x19, [x19, #4016]
   21330:	mov	x8, #0xffffffffffffffc8    	// #-56
   21334:	mov	x9, sp
   21338:	sub	x10, x29, #0x78
   2133c:	movk	x8, #0xff80, lsl #32
   21340:	add	x11, x29, #0x20
   21344:	add	x9, x9, #0x80
   21348:	add	x10, x10, #0x38
   2134c:	stp	x9, x8, [x29, #-16]
   21350:	stp	x11, x10, [x29, #-32]
   21354:	ldr	x0, [x19]
   21358:	ldp	q0, q1, [x29, #-32]
   2135c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   21360:	add	x1, x1, #0x91a
   21364:	sub	x2, x29, #0x40
   21368:	stp	q6, q7, [sp, #96]
   2136c:	stp	q0, q1, [x29, #-64]
   21370:	bl	81f0 <vfprintf@plt>
   21374:	ldr	x1, [x19]
   21378:	mov	w0, #0xa                   	// #10
   2137c:	bl	7700 <fputc@plt>
   21380:	ldp	x28, x19, [sp, #272]
   21384:	ldp	x29, x30, [sp, #256]
   21388:	add	sp, sp, #0x120
   2138c:	ret
   21390:	ldr	w8, [x0]
   21394:	ldr	w9, [x1]
   21398:	cmp	w8, w9
   2139c:	cset	w8, gt
   213a0:	cset	w9, lt  // lt = tstop
   213a4:	sub	w0, w8, w9
   213a8:	ret
   213ac:	stp	x29, x30, [sp, #-48]!
   213b0:	str	x28, [sp, #16]
   213b4:	stp	x20, x19, [sp, #32]
   213b8:	mov	x29, sp
   213bc:	sub	sp, sp, #0x1f0
   213c0:	sub	x8, x29, #0x98
   213c4:	mov	w19, w0
   213c8:	add	x0, x8, #0x8
   213cc:	stp	x1, x2, [sp, #136]
   213d0:	stp	x3, x4, [sp, #152]
   213d4:	stp	x5, x6, [sp, #168]
   213d8:	str	x7, [sp, #184]
   213dc:	stp	q0, q1, [sp]
   213e0:	stp	q2, q3, [sp, #32]
   213e4:	stp	q4, q5, [sp, #64]
   213e8:	stp	q6, q7, [sp, #96]
   213ec:	bl	79a0 <sigemptyset@plt>
   213f0:	mov	w8, #0x1                   	// #1
   213f4:	mov	w9, #0x10000000            	// #268435456
   213f8:	sub	x1, x29, #0x98
   213fc:	add	x2, sp, #0xc0
   21400:	mov	w0, #0xd                   	// #13
   21404:	stur	x8, [x29, #-152]
   21408:	stur	w9, [x29, #-16]
   2140c:	bl	7ba0 <sigaction@plt>
   21410:	cmp	w19, #0x3f
   21414:	strb	wzr, [x29, #25]
   21418:	b.eq	214ac <scols_init_debug@@SMARTCOLS_2.25+0xde1c>  // b.none
   2141c:	cmp	w19, #0x51
   21420:	b.eq	2142c <scols_init_debug@@SMARTCOLS_2.25+0xdd9c>  // b.none
   21424:	cmp	w19, #0x50
   21428:	b.ne	21490 <scols_init_debug@@SMARTCOLS_2.25+0xde00>  // b.any
   2142c:	bl	214c4 <scols_init_debug@@SMARTCOLS_2.25+0xde34>
   21430:	mov	w20, w0
   21434:	tbnz	w0, #31, 21448 <scols_init_debug@@SMARTCOLS_2.25+0xddb8>
   21438:	add	x1, x29, #0x18
   2143c:	mov	w0, w20
   21440:	strb	w19, [x29, #24]
   21444:	bl	215d4 <scols_init_debug@@SMARTCOLS_2.25+0xdf44>
   21448:	strb	wzr, [x29, #28]
   2144c:	tbnz	w20, #31, 21470 <scols_init_debug@@SMARTCOLS_2.25+0xdde0>
   21450:	mov	w0, w20
   21454:	bl	2166c <scols_init_debug@@SMARTCOLS_2.25+0xdfdc>
   21458:	cbz	w0, 21468 <scols_init_debug@@SMARTCOLS_2.25+0xddd8>
   2145c:	add	x1, x29, #0x1c
   21460:	mov	w0, w20
   21464:	bl	216cc <scols_init_debug@@SMARTCOLS_2.25+0xe03c>
   21468:	mov	w0, w20
   2146c:	bl	7b90 <close@plt>
   21470:	add	x1, sp, #0xc0
   21474:	mov	w0, #0xd                   	// #13
   21478:	mov	x2, xzr
   2147c:	bl	7ba0 <sigaction@plt>
   21480:	ldrb	w8, [x29, #28]
   21484:	cmp	w8, #0x6
   21488:	cset	w0, eq  // eq = none
   2148c:	b	214b0 <scols_init_debug@@SMARTCOLS_2.25+0xde20>
   21490:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   21494:	add	x1, x1, #0xa8e
   21498:	mov	w2, #0x5                   	// #5
   2149c:	mov	x0, xzr
   214a0:	bl	8090 <dcgettext@plt>
   214a4:	mov	w1, w19
   214a8:	bl	7fa0 <warnx@plt>
   214ac:	mov	w0, wzr
   214b0:	add	sp, sp, #0x1f0
   214b4:	ldp	x20, x19, [sp, #32]
   214b8:	ldr	x28, [sp, #16]
   214bc:	ldp	x29, x30, [sp], #48
   214c0:	ret
   214c4:	sub	sp, sp, #0x90
   214c8:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   214cc:	add	x8, x8, #0xb12
   214d0:	ldp	q0, q1, [x8, #48]
   214d4:	ldr	q2, [x8, #80]
   214d8:	mov	w1, #0x801                 	// #2049
   214dc:	stp	x29, x30, [sp, #112]
   214e0:	stp	q0, q1, [sp, #48]
   214e4:	ldur	q0, [x8, #94]
   214e8:	ldr	q1, [x8]
   214ec:	str	q2, [sp, #80]
   214f0:	ldp	q2, q3, [x8, #16]
   214f4:	add	x29, sp, #0x70
   214f8:	mov	w8, #0x1                   	// #1
   214fc:	mov	w0, #0x1                   	// #1
   21500:	movk	w1, #0x8, lsl #16
   21504:	mov	w2, wzr
   21508:	str	x19, [sp, #128]
   2150c:	stur	q0, [sp, #94]
   21510:	stp	q1, q2, [sp]
   21514:	str	q3, [sp, #32]
   21518:	str	w8, [x29, #28]
   2151c:	bl	7f00 <socket@plt>
   21520:	mov	w19, w0
   21524:	tbnz	w0, #31, 21580 <scols_init_debug@@SMARTCOLS_2.25+0xdef0>
   21528:	add	x3, x29, #0x1c
   2152c:	mov	w1, #0x1                   	// #1
   21530:	mov	w2, #0x10                  	// #16
   21534:	mov	w4, #0x4                   	// #4
   21538:	mov	w0, w19
   2153c:	bl	78f0 <setsockopt@plt>
   21540:	tbnz	w0, #31, 2159c <scols_init_debug@@SMARTCOLS_2.25+0xdf0c>
   21544:	mov	x8, sp
   21548:	orr	x0, x8, #0x3
   2154c:	bl	74c0 <strlen@plt>
   21550:	add	w2, w0, #0x3
   21554:	mov	x1, sp
   21558:	mov	w0, w19
   2155c:	bl	7e60 <connect@plt>
   21560:	tbz	w0, #31, 215c0 <scols_init_debug@@SMARTCOLS_2.25+0xdf30>
   21564:	bl	8220 <__errno_location@plt>
   21568:	ldr	w8, [x0]
   2156c:	cmp	w8, #0x6f
   21570:	b.eq	215b4 <scols_init_debug@@SMARTCOLS_2.25+0xdf24>  // b.none
   21574:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   21578:	add	x1, x1, #0xaf3
   2157c:	b	215a4 <scols_init_debug@@SMARTCOLS_2.25+0xdf14>
   21580:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   21584:	add	x1, x1, #0xab9
   21588:	mov	w2, #0x5                   	// #5
   2158c:	mov	x0, xzr
   21590:	bl	8090 <dcgettext@plt>
   21594:	bl	7fa0 <warnx@plt>
   21598:	b	215c0 <scols_init_debug@@SMARTCOLS_2.25+0xdf30>
   2159c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   215a0:	add	x1, x1, #0xad1
   215a4:	mov	w2, #0x5                   	// #5
   215a8:	mov	x0, xzr
   215ac:	bl	8090 <dcgettext@plt>
   215b0:	bl	7fa0 <warnx@plt>
   215b4:	mov	w0, w19
   215b8:	bl	7b90 <close@plt>
   215bc:	mov	w19, #0xffffffff            	// #-1
   215c0:	mov	w0, w19
   215c4:	ldr	x19, [sp, #128]
   215c8:	ldp	x29, x30, [sp, #112]
   215cc:	add	sp, sp, #0x90
   215d0:	ret
   215d4:	stp	x29, x30, [sp, #-48]!
   215d8:	stp	x22, x21, [sp, #16]
   215dc:	stp	x20, x19, [sp, #32]
   215e0:	mov	x19, x1
   215e4:	mov	w20, w0
   215e8:	mov	w21, #0x2                   	// #2
   215ec:	mov	x29, sp
   215f0:	cbz	x21, 2165c <scols_init_debug@@SMARTCOLS_2.25+0xdfcc>
   215f4:	bl	8220 <__errno_location@plt>
   215f8:	mov	x22, x0
   215fc:	str	wzr, [x0]
   21600:	mov	w0, w20
   21604:	mov	x1, x19
   21608:	mov	x2, x21
   2160c:	bl	7c00 <write@plt>
   21610:	cmp	x0, #0x1
   21614:	b.lt	21640 <scols_init_debug@@SMARTCOLS_2.25+0xdfb0>  // b.tstop
   21618:	subs	x21, x21, x0
   2161c:	add	x8, x19, x0
   21620:	csel	x19, x19, x8, eq  // eq = none
   21624:	ldr	w8, [x22]
   21628:	cmp	w8, #0xb
   2162c:	b.ne	21634 <scols_init_debug@@SMARTCOLS_2.25+0xdfa4>  // b.any
   21630:	bl	21764 <scols_init_debug@@SMARTCOLS_2.25+0xe0d4>
   21634:	mov	w8, #0x1                   	// #1
   21638:	tbnz	w8, #0, 215f0 <scols_init_debug@@SMARTCOLS_2.25+0xdf60>
   2163c:	b	2165c <scols_init_debug@@SMARTCOLS_2.25+0xdfcc>
   21640:	ldr	w8, [x22]
   21644:	cmp	w8, #0xb
   21648:	b.eq	21624 <scols_init_debug@@SMARTCOLS_2.25+0xdf94>  // b.none
   2164c:	cmp	w8, #0x4
   21650:	b.eq	21624 <scols_init_debug@@SMARTCOLS_2.25+0xdf94>  // b.none
   21654:	mov	w8, wzr
   21658:	tbnz	w8, #0, 215f0 <scols_init_debug@@SMARTCOLS_2.25+0xdf60>
   2165c:	ldp	x20, x19, [sp, #32]
   21660:	ldp	x22, x21, [sp, #16]
   21664:	ldp	x29, x30, [sp], #48
   21668:	ret
   2166c:	stp	x29, x30, [sp, #-32]!
   21670:	mov	x29, sp
   21674:	mov	w8, #0x3                   	// #3
   21678:	str	x19, [sp, #16]
   2167c:	stp	w0, w8, [x29, #24]
   21680:	add	x0, x29, #0x18
   21684:	mov	w1, #0x1                   	// #1
   21688:	mov	w2, #0x3e8                 	// #1000
   2168c:	bl	7960 <poll@plt>
   21690:	mov	w19, w0
   21694:	tbz	w0, #31, 216a8 <scols_init_debug@@SMARTCOLS_2.25+0xe018>
   21698:	bl	8220 <__errno_location@plt>
   2169c:	ldr	w8, [x0]
   216a0:	cmp	w8, #0x4
   216a4:	b.eq	21680 <scols_init_debug@@SMARTCOLS_2.25+0xdff0>  // b.none
   216a8:	ldrh	w8, [x29, #30]
   216ac:	cmp	w19, #0x1
   216b0:	ldr	x19, [sp, #16]
   216b4:	cset	w9, eq  // eq = none
   216b8:	tst	w8, #0x3
   216bc:	cset	w8, ne  // ne = any
   216c0:	and	w0, w9, w8
   216c4:	ldp	x29, x30, [sp], #32
   216c8:	ret
   216cc:	stp	x29, x30, [sp, #-64]!
   216d0:	stp	x22, x21, [sp, #32]
   216d4:	stp	x20, x19, [sp, #48]
   216d8:	mov	x19, x1
   216dc:	mov	w20, w0
   216e0:	mov	w22, wzr
   216e4:	mov	w21, #0x2                   	// #2
   216e8:	str	x23, [sp, #16]
   216ec:	mov	x29, sp
   216f0:	strh	wzr, [x1]
   216f4:	mov	w23, #0x6                   	// #6
   216f8:	mov	w0, w20
   216fc:	mov	x1, x19
   21700:	mov	x2, x21
   21704:	bl	7fb0 <read@plt>
   21708:	cmp	x0, #0x0
   2170c:	b.gt	21740 <scols_init_debug@@SMARTCOLS_2.25+0xe0b0>
   21710:	tbz	x0, #63, 21750 <scols_init_debug@@SMARTCOLS_2.25+0xe0c0>
   21714:	bl	8220 <__errno_location@plt>
   21718:	ldr	w8, [x0]
   2171c:	cmp	w8, #0xb
   21720:	b.eq	2172c <scols_init_debug@@SMARTCOLS_2.25+0xe09c>  // b.none
   21724:	cmp	w8, #0x4
   21728:	b.ne	21750 <scols_init_debug@@SMARTCOLS_2.25+0xe0c0>  // b.any
   2172c:	subs	w23, w23, #0x1
   21730:	b.eq	21750 <scols_init_debug@@SMARTCOLS_2.25+0xe0c0>  // b.none
   21734:	bl	21764 <scols_init_debug@@SMARTCOLS_2.25+0xe0d4>
   21738:	tbz	w22, #0, 216f8 <scols_init_debug@@SMARTCOLS_2.25+0xe068>
   2173c:	b	21750 <scols_init_debug@@SMARTCOLS_2.25+0xe0c0>
   21740:	subs	x21, x21, x0
   21744:	add	x19, x19, x0
   21748:	cset	w22, eq  // eq = none
   2174c:	cbnz	x21, 216f4 <scols_init_debug@@SMARTCOLS_2.25+0xe064>
   21750:	ldp	x20, x19, [sp, #48]
   21754:	ldp	x22, x21, [sp, #32]
   21758:	ldr	x23, [sp, #16]
   2175c:	ldp	x29, x30, [sp], #64
   21760:	ret
   21764:	sub	sp, sp, #0x20
   21768:	mov	w8, #0xb280                	// #45696
   2176c:	movk	w8, #0xee6, lsl #16
   21770:	mov	x0, sp
   21774:	mov	x1, xzr
   21778:	stp	x29, x30, [sp, #16]
   2177c:	add	x29, sp, #0x10
   21780:	stp	xzr, x8, [sp]
   21784:	bl	7e00 <nanosleep@plt>
   21788:	ldp	x29, x30, [sp, #16]
   2178c:	add	sp, sp, #0x20
   21790:	ret
   21794:	stp	x29, x30, [sp, #-48]!
   21798:	mov	x29, sp
   2179c:	add	x1, x29, #0x18
   217a0:	mov	w0, #0x800                 	// #2048
   217a4:	mov	x2, xzr
   217a8:	str	x21, [sp, #16]
   217ac:	stp	x20, x19, [sp, #32]
   217b0:	bl	2184c <scols_init_debug@@SMARTCOLS_2.25+0xe1bc>
   217b4:	cbz	x0, 21828 <scols_init_debug@@SMARTCOLS_2.25+0xe198>
   217b8:	mov	x20, x0
   217bc:	mov	w19, #0x800                 	// #2048
   217c0:	ldr	x2, [x29, #24]
   217c4:	mov	x0, x20
   217c8:	mov	w1, wzr
   217cc:	bl	7a10 <memset@plt>
   217d0:	ldr	x2, [x29, #24]
   217d4:	mov	w0, #0x7b                  	// #123
   217d8:	mov	w1, wzr
   217dc:	mov	x3, x20
   217e0:	bl	82e0 <syscall@plt>
   217e4:	mov	x21, x0
   217e8:	tbz	w21, #31, 21830 <scols_init_debug@@SMARTCOLS_2.25+0xe1a0>
   217ec:	bl	8220 <__errno_location@plt>
   217f0:	lsr	w8, w19, #20
   217f4:	cbnz	w8, 21830 <scols_init_debug@@SMARTCOLS_2.25+0xe1a0>
   217f8:	ldr	w8, [x0]
   217fc:	cmp	w8, #0x16
   21800:	b.ne	21830 <scols_init_debug@@SMARTCOLS_2.25+0xe1a0>  // b.any
   21804:	mov	x0, x20
   21808:	bl	218a8 <scols_init_debug@@SMARTCOLS_2.25+0xe218>
   2180c:	lsl	w19, w19, #1
   21810:	add	x1, x29, #0x18
   21814:	mov	w0, w19
   21818:	mov	x2, xzr
   2181c:	bl	2184c <scols_init_debug@@SMARTCOLS_2.25+0xe1bc>
   21820:	mov	x20, x0
   21824:	cbnz	x0, 217c0 <scols_init_debug@@SMARTCOLS_2.25+0xe130>
   21828:	mov	w0, #0xffffffff            	// #-1
   2182c:	b	2183c <scols_init_debug@@SMARTCOLS_2.25+0xe1ac>
   21830:	mov	x0, x20
   21834:	bl	218a8 <scols_init_debug@@SMARTCOLS_2.25+0xe218>
   21838:	lsl	w0, w21, #3
   2183c:	ldp	x20, x19, [sp, #32]
   21840:	ldr	x21, [sp, #16]
   21844:	ldp	x29, x30, [sp], #48
   21848:	ret
   2184c:	stp	x29, x30, [sp, #-48]!
   21850:	stp	x20, x19, [sp, #32]
   21854:	sxtw	x20, w0
   21858:	mov	x0, x20
   2185c:	str	x21, [sp, #16]
   21860:	mov	x29, sp
   21864:	mov	x19, x2
   21868:	mov	x21, x1
   2186c:	bl	7bb0 <__sched_cpualloc@plt>
   21870:	cbz	x0, 21898 <scols_init_debug@@SMARTCOLS_2.25+0xe208>
   21874:	cbz	x21, 21888 <scols_init_debug@@SMARTCOLS_2.25+0xe1f8>
   21878:	add	x8, x20, #0x3f
   2187c:	lsr	x8, x8, #3
   21880:	and	x8, x8, #0x1ffffffffffffff8
   21884:	str	x8, [x21]
   21888:	cbz	x19, 21898 <scols_init_debug@@SMARTCOLS_2.25+0xe208>
   2188c:	add	x8, x20, #0x3f
   21890:	and	x8, x8, #0xffffffffffffffc0
   21894:	str	x8, [x19]
   21898:	ldp	x20, x19, [sp, #32]
   2189c:	ldr	x21, [sp, #16]
   218a0:	ldp	x29, x30, [sp], #48
   218a4:	ret
   218a8:	stp	x29, x30, [sp, #-16]!
   218ac:	mov	x29, sp
   218b0:	bl	74e0 <__sched_cpufree@plt>
   218b4:	ldp	x29, x30, [sp], #16
   218b8:	ret
   218bc:	stp	x29, x30, [sp, #-96]!
   218c0:	stp	x24, x23, [sp, #48]
   218c4:	stp	x20, x19, [sp, #80]
   218c8:	lsl	x24, x3, #3
   218cc:	mov	x19, x0
   218d0:	stp	x28, x27, [sp, #16]
   218d4:	stp	x26, x25, [sp, #32]
   218d8:	stp	x22, x21, [sp, #64]
   218dc:	mov	x29, sp
   218e0:	cbz	x24, 21a44 <scols_init_debug@@SMARTCOLS_2.25+0xe3b4>
   218e4:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   218e8:	adrp	x26, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   218ec:	mov	x20, x3
   218f0:	mov	x21, x2
   218f4:	mov	x22, x1
   218f8:	mov	x27, xzr
   218fc:	mov	w8, wzr
   21900:	add	x25, x25, #0xb84
   21904:	add	x26, x26, #0xb89
   21908:	mov	x23, x19
   2190c:	b	21928 <scols_init_debug@@SMARTCOLS_2.25+0xe298>
   21910:	mov	w8, wzr
   21914:	cbz	w8, 21a58 <scols_init_debug@@SMARTCOLS_2.25+0xe3c8>
   21918:	mov	w8, #0x1                   	// #1
   2191c:	add	x27, x27, #0x1
   21920:	cmp	x27, x24
   21924:	b.cs	21a4c <scols_init_debug@@SMARTCOLS_2.25+0xe3bc>  // b.hs, b.nlast
   21928:	cmp	x20, x27, lsr #3
   2192c:	b.ls	2194c <scols_init_debug@@SMARTCOLS_2.25+0xe2bc>  // b.plast
   21930:	lsr	x9, x27, #3
   21934:	and	x9, x9, #0x1ffffffffffffff8
   21938:	ldr	x9, [x21, x9]
   2193c:	lsr	x9, x9, x27
   21940:	and	w9, w9, #0x1
   21944:	cbnz	w9, 21954 <scols_init_debug@@SMARTCOLS_2.25+0xe2c4>
   21948:	b	2191c <scols_init_debug@@SMARTCOLS_2.25+0xe28c>
   2194c:	mov	w9, wzr
   21950:	cbz	w9, 2191c <scols_init_debug@@SMARTCOLS_2.25+0xe28c>
   21954:	add	x28, x27, #0x1
   21958:	cmp	x28, x24
   2195c:	b.cs	219d0 <scols_init_debug@@SMARTCOLS_2.25+0xe340>  // b.hs, b.nlast
   21960:	mvn	x9, x27
   21964:	mov	x8, xzr
   21968:	add	x9, x24, x9
   2196c:	b	21984 <scols_init_debug@@SMARTCOLS_2.25+0xe2f4>
   21970:	mov	w10, wzr
   21974:	cbz	w10, 219a8 <scols_init_debug@@SMARTCOLS_2.25+0xe318>
   21978:	add	x8, x8, #0x1
   2197c:	cmp	x9, x8
   21980:	b.eq	21a34 <scols_init_debug@@SMARTCOLS_2.25+0xe3a4>  // b.none
   21984:	add	x10, x28, x8
   21988:	cmp	x20, x10, lsr #3
   2198c:	b.ls	21970 <scols_init_debug@@SMARTCOLS_2.25+0xe2e0>  // b.plast
   21990:	lsr	x11, x10, #3
   21994:	and	x11, x11, #0x1ffffffffffffff8
   21998:	ldr	x11, [x21, x11]
   2199c:	lsr	x10, x11, x10
   219a0:	and	w10, w10, #0x1
   219a4:	cbnz	w10, 21978 <scols_init_debug@@SMARTCOLS_2.25+0xe2e8>
   219a8:	cmp	x8, #0x1
   219ac:	b.eq	219dc <scols_init_debug@@SMARTCOLS_2.25+0xe34c>  // b.none
   219b0:	cbnz	x8, 219f0 <scols_init_debug@@SMARTCOLS_2.25+0xe360>
   219b4:	mov	x0, x23
   219b8:	mov	x1, x22
   219bc:	mov	x2, x25
   219c0:	mov	x3, x27
   219c4:	bl	77b0 <snprintf@plt>
   219c8:	tbz	w0, #31, 21a14 <scols_init_debug@@SMARTCOLS_2.25+0xe384>
   219cc:	b	21910 <scols_init_debug@@SMARTCOLS_2.25+0xe280>
   219d0:	mov	x8, xzr
   219d4:	cmp	x8, #0x1
   219d8:	b.ne	219b0 <scols_init_debug@@SMARTCOLS_2.25+0xe320>  // b.any
   219dc:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   219e0:	mov	x0, x23
   219e4:	mov	x1, x22
   219e8:	add	x2, x2, #0xb80
   219ec:	b	21a00 <scols_init_debug@@SMARTCOLS_2.25+0xe370>
   219f0:	add	x28, x8, x27
   219f4:	mov	x0, x23
   219f8:	mov	x1, x22
   219fc:	mov	x2, x26
   21a00:	mov	x3, x27
   21a04:	mov	x4, x28
   21a08:	bl	77b0 <snprintf@plt>
   21a0c:	mov	x27, x28
   21a10:	tbnz	w0, #31, 21910 <scols_init_debug@@SMARTCOLS_2.25+0xe280>
   21a14:	sxtw	x8, w0
   21a18:	subs	x9, x22, x8
   21a1c:	b.ls	21910 <scols_init_debug@@SMARTCOLS_2.25+0xe280>  // b.plast
   21a20:	add	x23, x23, x8
   21a24:	mov	w8, #0x1                   	// #1
   21a28:	mov	x22, x9
   21a2c:	cbnz	w8, 21918 <scols_init_debug@@SMARTCOLS_2.25+0xe288>
   21a30:	b	21a58 <scols_init_debug@@SMARTCOLS_2.25+0xe3c8>
   21a34:	mov	x8, x9
   21a38:	cmp	x8, #0x1
   21a3c:	b.ne	219b0 <scols_init_debug@@SMARTCOLS_2.25+0xe320>  // b.any
   21a40:	b	219dc <scols_init_debug@@SMARTCOLS_2.25+0xe34c>
   21a44:	mov	w8, wzr
   21a48:	mov	x23, x19
   21a4c:	sub	x8, x23, w8, sxtw
   21a50:	strb	wzr, [x8]
   21a54:	b	21a5c <scols_init_debug@@SMARTCOLS_2.25+0xe3cc>
   21a58:	mov	x19, xzr
   21a5c:	mov	x0, x19
   21a60:	ldp	x20, x19, [sp, #80]
   21a64:	ldp	x22, x21, [sp, #64]
   21a68:	ldp	x24, x23, [sp, #48]
   21a6c:	ldp	x26, x25, [sp, #32]
   21a70:	ldp	x28, x27, [sp, #16]
   21a74:	ldp	x29, x30, [sp], #96
   21a78:	ret
   21a7c:	stp	x29, x30, [sp, #-80]!
   21a80:	stp	x20, x19, [sp, #64]
   21a84:	mov	x19, x3
   21a88:	lsl	w8, w19, #3
   21a8c:	sub	w8, w8, #0x8
   21a90:	sxtw	x8, w8
   21a94:	stp	x26, x25, [sp, #16]
   21a98:	stp	x24, x23, [sp, #32]
   21a9c:	stp	x22, x21, [sp, #48]
   21aa0:	mov	x20, x2
   21aa4:	mov	x21, x1
   21aa8:	mov	x22, x0
   21aac:	mov	x23, xzr
   21ab0:	orr	x25, x8, #0x4
   21ab4:	mov	w26, #0x3d                  	// #61
   21ab8:	mov	x24, x0
   21abc:	mov	x29, sp
   21ac0:	b	21ad0 <scols_init_debug@@SMARTCOLS_2.25+0xe440>
   21ac4:	mov	w8, wzr
   21ac8:	sub	x25, x25, #0x4
   21acc:	tbz	w8, #0, 21bd0 <scols_init_debug@@SMARTCOLS_2.25+0xe540>
   21ad0:	tbnz	w25, #31, 21bd0 <scols_init_debug@@SMARTCOLS_2.25+0xe540>
   21ad4:	sub	x8, x24, x22
   21ad8:	cmp	x8, x21
   21adc:	b.eq	21ac4 <scols_init_debug@@SMARTCOLS_2.25+0xe434>  // b.none
   21ae0:	cmp	x19, x25, lsr #3
   21ae4:	b.ls	21b04 <scols_init_debug@@SMARTCOLS_2.25+0xe474>  // b.plast
   21ae8:	lsr	x8, x25, #3
   21aec:	and	x8, x8, #0x1ffffffffffffff8
   21af0:	ldr	x8, [x20, x8]
   21af4:	and	x9, x25, #0x3c
   21af8:	lsr	x8, x8, x9
   21afc:	and	w8, w8, #0x1
   21b00:	b	21b08 <scols_init_debug@@SMARTCOLS_2.25+0xe478>
   21b04:	mov	w8, wzr
   21b08:	add	x9, x25, #0x1
   21b0c:	cmp	x19, x9, lsr #3
   21b10:	b.ls	21b30 <scols_init_debug@@SMARTCOLS_2.25+0xe4a0>  // b.plast
   21b14:	lsr	x10, x9, #3
   21b18:	and	x10, x10, #0x1ffffffffffffff8
   21b1c:	ldr	x10, [x20, x10]
   21b20:	and	x9, x9, x26
   21b24:	lsr	x9, x10, x9
   21b28:	and	w9, w9, #0x1
   21b2c:	b	21b34 <scols_init_debug@@SMARTCOLS_2.25+0xe4a4>
   21b30:	mov	w9, wzr
   21b34:	orr	w10, w8, #0x2
   21b38:	cmp	w9, #0x0
   21b3c:	add	x9, x25, #0x2
   21b40:	csel	w8, w8, w10, eq  // eq = none
   21b44:	cmp	x19, x9, lsr #3
   21b48:	b.ls	21b68 <scols_init_debug@@SMARTCOLS_2.25+0xe4d8>  // b.plast
   21b4c:	lsr	x10, x9, #3
   21b50:	and	x10, x10, #0x1ffffffffffffff8
   21b54:	ldr	x10, [x20, x10]
   21b58:	and	x9, x9, #0x3e
   21b5c:	lsr	x9, x10, x9
   21b60:	and	w9, w9, #0x1
   21b64:	b	21b6c <scols_init_debug@@SMARTCOLS_2.25+0xe4dc>
   21b68:	mov	w9, wzr
   21b6c:	orr	w10, w8, #0x4
   21b70:	cmp	w9, #0x0
   21b74:	add	x9, x25, #0x3
   21b78:	csel	w8, w8, w10, eq  // eq = none
   21b7c:	cmp	x19, x9, lsr #3
   21b80:	b.ls	21b9c <scols_init_debug@@SMARTCOLS_2.25+0xe50c>  // b.plast
   21b84:	lsr	x10, x9, #3
   21b88:	and	x10, x10, #0x1ffffffffffffff8
   21b8c:	ldr	x10, [x20, x10]
   21b90:	lsr	x9, x10, x9
   21b94:	and	w9, w9, #0x1
   21b98:	b	21ba0 <scols_init_debug@@SMARTCOLS_2.25+0xe510>
   21b9c:	mov	w9, wzr
   21ba0:	orr	w10, w8, #0x8
   21ba4:	cmp	w9, #0x0
   21ba8:	csel	w0, w8, w10, eq  // eq = none
   21bac:	cmp	w0, #0x0
   21bb0:	csel	x8, xzr, x24, eq  // eq = none
   21bb4:	cmp	x23, #0x0
   21bb8:	csel	x23, x8, x23, eq  // eq = none
   21bbc:	bl	21bf4 <scols_init_debug@@SMARTCOLS_2.25+0xe564>
   21bc0:	strb	w0, [x24], #1
   21bc4:	mov	w8, #0x1                   	// #1
   21bc8:	sub	x25, x25, #0x4
   21bcc:	tbnz	w8, #0, 21ad0 <scols_init_debug@@SMARTCOLS_2.25+0xe440>
   21bd0:	strb	wzr, [x24], #-1
   21bd4:	cmp	x23, #0x0
   21bd8:	csel	x0, x24, x23, eq  // eq = none
   21bdc:	ldp	x20, x19, [sp, #64]
   21be0:	ldp	x22, x21, [sp, #48]
   21be4:	ldp	x24, x23, [sp, #32]
   21be8:	ldp	x26, x25, [sp, #16]
   21bec:	ldp	x29, x30, [sp], #80
   21bf0:	ret
   21bf4:	cmp	w0, #0x9
   21bf8:	b.hi	21c04 <scols_init_debug@@SMARTCOLS_2.25+0xe574>  // b.pmore
   21bfc:	add	w0, w0, #0x30
   21c00:	ret
   21c04:	sub	w8, w0, #0xa
   21c08:	add	w9, w0, #0x57
   21c0c:	cmp	w8, #0x6
   21c10:	csinv	w0, w9, wzr, cc  // cc = lo, ul, last
   21c14:	ret
   21c18:	stp	x29, x30, [sp, #-64]!
   21c1c:	stp	x24, x23, [sp, #16]
   21c20:	stp	x22, x21, [sp, #32]
   21c24:	stp	x20, x19, [sp, #48]
   21c28:	mov	x29, sp
   21c2c:	mov	x19, x2
   21c30:	mov	x20, x1
   21c34:	mov	x21, x0
   21c38:	bl	74c0 <strlen@plt>
   21c3c:	add	x8, x21, w0, sxtw
   21c40:	cmp	w0, #0x2
   21c44:	sub	x22, x8, #0x1
   21c48:	b.lt	21c60 <scols_init_debug@@SMARTCOLS_2.25+0xe5d0>  // b.tstop
   21c4c:	mov	x8, x21
   21c50:	ldrh	w9, [x8], #2
   21c54:	mov	w10, #0x7830                	// #30768
   21c58:	cmp	w9, w10
   21c5c:	csel	x21, x8, x21, eq  // eq = none
   21c60:	mov	x0, x20
   21c64:	mov	w1, wzr
   21c68:	mov	x2, x19
   21c6c:	bl	7a10 <memset@plt>
   21c70:	mov	w23, wzr
   21c74:	mov	w24, #0x1                   	// #1
   21c78:	b	21c8c <scols_init_debug@@SMARTCOLS_2.25+0xe5fc>
   21c7c:	sub	x22, x22, #0x1
   21c80:	add	w23, w23, #0x4
   21c84:	mov	w8, #0x1                   	// #1
   21c88:	tbz	w8, #0, 21d7c <scols_init_debug@@SMARTCOLS_2.25+0xe6ec>
   21c8c:	cmp	x22, x21
   21c90:	b.cc	21d74 <scols_init_debug@@SMARTCOLS_2.25+0xe6e4>  // b.lo, b.ul, b.last
   21c94:	mov	x8, x22
   21c98:	ldrb	w9, [x8], #-1
   21c9c:	cmp	w9, #0x2c
   21ca0:	csel	x22, x8, x22, eq  // eq = none
   21ca4:	ldrsb	w0, [x22]
   21ca8:	bl	21d94 <scols_init_debug@@SMARTCOLS_2.25+0xe704>
   21cac:	mvn	w8, w0
   21cb0:	tst	w8, #0xff
   21cb4:	b.ne	21cc4 <scols_init_debug@@SMARTCOLS_2.25+0xe634>  // b.any
   21cb8:	mov	w8, wzr
   21cbc:	tbnz	w8, #0, 21c8c <scols_init_debug@@SMARTCOLS_2.25+0xe5fc>
   21cc0:	b	21d7c <scols_init_debug@@SMARTCOLS_2.25+0xe6ec>
   21cc4:	tbz	w0, #0, 21cec <scols_init_debug@@SMARTCOLS_2.25+0xe65c>
   21cc8:	sxtw	x8, w23
   21ccc:	cmp	x19, x8, lsr #3
   21cd0:	b.ls	21cec <scols_init_debug@@SMARTCOLS_2.25+0xe65c>  // b.plast
   21cd4:	lsr	x9, x8, #3
   21cd8:	and	x9, x9, #0x1ffffffffffffff8
   21cdc:	ldr	x10, [x20, x9]
   21ce0:	lsl	x8, x24, x8
   21ce4:	orr	x8, x10, x8
   21ce8:	str	x8, [x20, x9]
   21cec:	tbz	w0, #1, 21d18 <scols_init_debug@@SMARTCOLS_2.25+0xe688>
   21cf0:	add	w8, w23, #0x1
   21cf4:	sxtw	x8, w8
   21cf8:	cmp	x19, x8, lsr #3
   21cfc:	b.ls	21d18 <scols_init_debug@@SMARTCOLS_2.25+0xe688>  // b.plast
   21d00:	lsr	x9, x8, #3
   21d04:	and	x9, x9, #0x1ffffffffffffff8
   21d08:	ldr	x10, [x20, x9]
   21d0c:	lsl	x8, x24, x8
   21d10:	orr	x8, x10, x8
   21d14:	str	x8, [x20, x9]
   21d18:	tbz	w0, #2, 21d44 <scols_init_debug@@SMARTCOLS_2.25+0xe6b4>
   21d1c:	add	w8, w23, #0x2
   21d20:	sxtw	x8, w8
   21d24:	cmp	x19, x8, lsr #3
   21d28:	b.ls	21d44 <scols_init_debug@@SMARTCOLS_2.25+0xe6b4>  // b.plast
   21d2c:	lsr	x9, x8, #3
   21d30:	and	x9, x9, #0x1ffffffffffffff8
   21d34:	ldr	x10, [x20, x9]
   21d38:	lsl	x8, x24, x8
   21d3c:	orr	x8, x10, x8
   21d40:	str	x8, [x20, x9]
   21d44:	tbz	w0, #3, 21c7c <scols_init_debug@@SMARTCOLS_2.25+0xe5ec>
   21d48:	add	w8, w23, #0x3
   21d4c:	sxtw	x8, w8
   21d50:	cmp	x19, x8, lsr #3
   21d54:	b.ls	21c7c <scols_init_debug@@SMARTCOLS_2.25+0xe5ec>  // b.plast
   21d58:	lsr	x9, x8, #3
   21d5c:	and	x9, x9, #0x1ffffffffffffff8
   21d60:	ldr	x10, [x20, x9]
   21d64:	lsl	x8, x24, x8
   21d68:	orr	x8, x10, x8
   21d6c:	str	x8, [x20, x9]
   21d70:	b	21c7c <scols_init_debug@@SMARTCOLS_2.25+0xe5ec>
   21d74:	mov	w0, wzr
   21d78:	b	21d80 <scols_init_debug@@SMARTCOLS_2.25+0xe6f0>
   21d7c:	mov	w0, #0xffffffff            	// #-1
   21d80:	ldp	x20, x19, [sp, #48]
   21d84:	ldp	x22, x21, [sp, #32]
   21d88:	ldp	x24, x23, [sp, #16]
   21d8c:	ldp	x29, x30, [sp], #64
   21d90:	ret
   21d94:	sub	w8, w0, #0x30
   21d98:	cmp	w8, #0x9
   21d9c:	b.hi	21da8 <scols_init_debug@@SMARTCOLS_2.25+0xe718>  // b.pmore
   21da0:	mov	w0, w8
   21da4:	ret
   21da8:	stp	x29, x30, [sp, #-16]!
   21dac:	mov	x29, sp
   21db0:	bl	8230 <tolower@plt>
   21db4:	sub	w8, w0, #0x61
   21db8:	sub	w9, w0, #0x57
   21dbc:	cmp	w8, #0x6
   21dc0:	csinv	w0, w9, wzr, cc  // cc = lo, ul, last
   21dc4:	ldp	x29, x30, [sp], #16
   21dc8:	ret
   21dcc:	sub	sp, sp, #0x80
   21dd0:	stp	x29, x30, [sp, #32]
   21dd4:	stp	x24, x23, [sp, #80]
   21dd8:	stp	x22, x21, [sp, #96]
   21ddc:	add	x29, sp, #0x20
   21de0:	mov	x21, x1
   21de4:	mov	x23, x0
   21de8:	mov	x0, x1
   21dec:	mov	w1, wzr
   21df0:	stp	x28, x27, [sp, #48]
   21df4:	stp	x26, x25, [sp, #64]
   21df8:	stp	x20, x19, [sp, #112]
   21dfc:	mov	w19, w3
   21e00:	mov	x20, x2
   21e04:	lsl	x25, x2, #3
   21e08:	stur	xzr, [x29, #-8]
   21e0c:	bl	7a10 <memset@plt>
   21e10:	mov	w26, #0x1                   	// #1
   21e14:	b	21e40 <scols_init_debug@@SMARTCOLS_2.25+0xe7b0>
   21e18:	sub	x1, x29, #0x8
   21e1c:	add	x2, sp, #0x10
   21e20:	mov	x0, x24
   21e24:	bl	21ff0 <scols_init_debug@@SMARTCOLS_2.25+0xe960>
   21e28:	cbz	w0, 21f20 <scols_init_debug@@SMARTCOLS_2.25+0xe890>
   21e2c:	mov	w9, wzr
   21e30:	mov	w0, #0x1                   	// #1
   21e34:	mov	x23, x22
   21e38:	mov	w27, w0
   21e3c:	tbz	w9, #0, 21fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe920>
   21e40:	mov	w1, #0x2c                  	// #44
   21e44:	mov	x0, x23
   21e48:	bl	21fd0 <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   21e4c:	cbz	x23, 21f94 <scols_init_debug@@SMARTCOLS_2.25+0xe904>
   21e50:	mov	x22, x0
   21e54:	sub	x1, x29, #0x8
   21e58:	sub	x2, x29, #0xc
   21e5c:	mov	x0, x23
   21e60:	bl	21ff0 <scols_init_debug@@SMARTCOLS_2.25+0xe960>
   21e64:	cbnz	w0, 21e2c <scols_init_debug@@SMARTCOLS_2.25+0xe79c>
   21e68:	ldur	x23, [x29, #-8]
   21e6c:	ldur	w28, [x29, #-12]
   21e70:	mov	w1, #0x2d                  	// #45
   21e74:	mov	x0, x23
   21e78:	stp	w26, w28, [sp, #12]
   21e7c:	bl	21fd0 <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   21e80:	mov	x24, x0
   21e84:	mov	w1, #0x2c                  	// #44
   21e88:	mov	x0, x23
   21e8c:	bl	21fd0 <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   21e90:	cbz	x24, 21ea4 <scols_init_debug@@SMARTCOLS_2.25+0xe814>
   21e94:	mov	x23, x0
   21e98:	cbz	x0, 21e18 <scols_init_debug@@SMARTCOLS_2.25+0xe788>
   21e9c:	cmp	x24, x23
   21ea0:	b.cc	21e18 <scols_init_debug@@SMARTCOLS_2.25+0xe788>  // b.lo, b.ul, b.last
   21ea4:	ldr	w8, [sp, #16]
   21ea8:	cmp	w28, w8
   21eac:	b.hi	21e2c <scols_init_debug@@SMARTCOLS_2.25+0xe79c>  // b.pmore
   21eb0:	ldur	w10, [x29, #-12]
   21eb4:	cmp	w10, w8
   21eb8:	b.hi	21f40 <scols_init_debug@@SMARTCOLS_2.25+0xe8b0>  // b.pmore
   21ebc:	ldr	w9, [sp, #12]
   21ec0:	cbz	w19, 21ed4 <scols_init_debug@@SMARTCOLS_2.25+0xe844>
   21ec4:	cmp	x25, x10
   21ec8:	b.hi	21ed4 <scols_init_debug@@SMARTCOLS_2.25+0xe844>  // b.pmore
   21ecc:	ldur	w11, [x29, #-12]
   21ed0:	b	21f10 <scols_init_debug@@SMARTCOLS_2.25+0xe880>
   21ed4:	cmp	x20, x10, lsr #3
   21ed8:	b.ls	21ef4 <scols_init_debug@@SMARTCOLS_2.25+0xe864>  // b.plast
   21edc:	lsr	x11, x10, #3
   21ee0:	and	x11, x11, #0x1ffffffffffffff8
   21ee4:	ldr	x12, [x21, x11]
   21ee8:	lsl	x13, x26, x10
   21eec:	orr	x12, x12, x13
   21ef0:	str	x12, [x21, x11]
   21ef4:	add	w11, w9, w10
   21ef8:	cmp	w11, w8
   21efc:	b.hi	21f3c <scols_init_debug@@SMARTCOLS_2.25+0xe8ac>  // b.pmore
   21f00:	mov	w10, w11
   21f04:	cbz	w19, 21ed4 <scols_init_debug@@SMARTCOLS_2.25+0xe844>
   21f08:	cmp	x25, x10
   21f0c:	b.hi	21ed4 <scols_init_debug@@SMARTCOLS_2.25+0xe844>  // b.pmore
   21f10:	mov	w9, wzr
   21f14:	stur	w11, [x29, #-12]
   21f18:	mov	w0, #0x2                   	// #2
   21f1c:	b	21e34 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   21f20:	ldur	x0, [x29, #-8]
   21f24:	cbz	x0, 21f50 <scols_init_debug@@SMARTCOLS_2.25+0xe8c0>
   21f28:	ldrb	w8, [x0]
   21f2c:	cbz	w8, 21f4c <scols_init_debug@@SMARTCOLS_2.25+0xe8bc>
   21f30:	mov	w1, #0x3a                  	// #58
   21f34:	bl	21fd0 <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   21f38:	b	21f50 <scols_init_debug@@SMARTCOLS_2.25+0xe8c0>
   21f3c:	stur	w11, [x29, #-12]
   21f40:	mov	w9, #0x1                   	// #1
   21f44:	mov	w0, w27
   21f48:	b	21e34 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   21f4c:	mov	x0, xzr
   21f50:	cmp	x23, #0x0
   21f54:	cset	w8, eq  // eq = none
   21f58:	cmp	x0, x23
   21f5c:	cset	w9, cc  // cc = lo, ul, last
   21f60:	cbz	x0, 21ea4 <scols_init_debug@@SMARTCOLS_2.25+0xe814>
   21f64:	orr	w8, w8, w9
   21f68:	cbz	w8, 21ea4 <scols_init_debug@@SMARTCOLS_2.25+0xe814>
   21f6c:	sub	x1, x29, #0x8
   21f70:	add	x2, sp, #0xc
   21f74:	bl	21ff0 <scols_init_debug@@SMARTCOLS_2.25+0xe960>
   21f78:	mov	w8, w0
   21f7c:	mov	w9, wzr
   21f80:	mov	w0, #0x1                   	// #1
   21f84:	cbnz	w8, 21e34 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   21f88:	ldr	w8, [sp, #12]
   21f8c:	cbnz	w8, 21ea4 <scols_init_debug@@SMARTCOLS_2.25+0xe814>
   21f90:	b	21e34 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   21f94:	ldur	x8, [x29, #-8]
   21f98:	cbz	x8, 21fac <scols_init_debug@@SMARTCOLS_2.25+0xe91c>
   21f9c:	ldrb	w8, [x8]
   21fa0:	cbz	w8, 21fac <scols_init_debug@@SMARTCOLS_2.25+0xe91c>
   21fa4:	mov	w0, #0x1                   	// #1
   21fa8:	b	21fb0 <scols_init_debug@@SMARTCOLS_2.25+0xe920>
   21fac:	mov	w0, wzr
   21fb0:	ldp	x20, x19, [sp, #112]
   21fb4:	ldp	x22, x21, [sp, #96]
   21fb8:	ldp	x24, x23, [sp, #80]
   21fbc:	ldp	x26, x25, [sp, #64]
   21fc0:	ldp	x28, x27, [sp, #48]
   21fc4:	ldp	x29, x30, [sp, #32]
   21fc8:	add	sp, sp, #0x80
   21fcc:	ret
   21fd0:	cbz	x0, 21fe4 <scols_init_debug@@SMARTCOLS_2.25+0xe954>
   21fd4:	stp	x29, x30, [sp, #-16]!
   21fd8:	mov	x29, sp
   21fdc:	bl	7e90 <strchr@plt>
   21fe0:	ldp	x29, x30, [sp], #16
   21fe4:	cmp	x0, #0x0
   21fe8:	csinc	x0, xzr, x0, eq  // eq = none
   21fec:	ret
   21ff0:	stp	x29, x30, [sp, #-64]!
   21ff4:	str	x23, [sp, #16]
   21ff8:	stp	x22, x21, [sp, #32]
   21ffc:	stp	x20, x19, [sp, #48]
   22000:	mov	x29, sp
   22004:	mov	x21, x2
   22008:	mov	x20, x1
   2200c:	mov	x19, x0
   22010:	bl	8220 <__errno_location@plt>
   22014:	str	wzr, [x0]
   22018:	cbz	x19, 22038 <scols_init_debug@@SMARTCOLS_2.25+0xe9a8>
   2201c:	ldrsb	x23, [x19]
   22020:	cbz	x23, 22038 <scols_init_debug@@SMARTCOLS_2.25+0xe9a8>
   22024:	mov	x22, x0
   22028:	bl	7d20 <__ctype_b_loc@plt>
   2202c:	ldr	x8, [x0]
   22030:	ldrh	w8, [x8, x23, lsl #1]
   22034:	tbnz	w8, #11, 22050 <scols_init_debug@@SMARTCOLS_2.25+0xe9c0>
   22038:	mov	w0, #0xffffffea            	// #-22
   2203c:	ldp	x20, x19, [sp, #48]
   22040:	ldp	x22, x21, [sp, #32]
   22044:	ldr	x23, [sp, #16]
   22048:	ldp	x29, x30, [sp], #64
   2204c:	ret
   22050:	mov	w2, #0xa                   	// #10
   22054:	mov	x0, x19
   22058:	mov	x1, x20
   2205c:	bl	74b0 <strtoul@plt>
   22060:	str	w0, [x21]
   22064:	ldr	w8, [x22]
   22068:	cbz	w8, 22074 <scols_init_debug@@SMARTCOLS_2.25+0xe9e4>
   2206c:	neg	w0, w8
   22070:	b	2203c <scols_init_debug@@SMARTCOLS_2.25+0xe9ac>
   22074:	ldr	x8, [x20]
   22078:	cmp	x8, x19
   2207c:	mov	w8, #0xffffffea            	// #-22
   22080:	csel	w0, w8, wzr, eq  // eq = none
   22084:	b	2203c <scols_init_debug@@SMARTCOLS_2.25+0xe9ac>
   22088:	stp	x29, x30, [sp, #-32]!
   2208c:	stp	x20, x19, [sp, #16]
   22090:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   22094:	ldr	w19, [x20, #2948]
   22098:	mov	x29, sp
   2209c:	cbnz	w19, 220f8 <scols_init_debug@@SMARTCOLS_2.25+0xea68>
   220a0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   220a4:	add	x0, x0, #0xbac
   220a8:	bl	8250 <getenv@plt>
   220ac:	tbnz	w19, #1, 220bc <scols_init_debug@@SMARTCOLS_2.25+0xea2c>
   220b0:	cbz	x0, 220b8 <scols_init_debug@@SMARTCOLS_2.25+0xea28>
   220b4:	bl	22140 <scols_init_debug@@SMARTCOLS_2.25+0xeab0>
   220b8:	str	w0, [x20, #2948]
   220bc:	ldr	w8, [x20, #2948]
   220c0:	cbz	w8, 220ec <scols_init_debug@@SMARTCOLS_2.25+0xea5c>
   220c4:	bl	76b0 <getuid@plt>
   220c8:	mov	w19, w0
   220cc:	bl	7610 <geteuid@plt>
   220d0:	cmp	w19, w0
   220d4:	b.ne	22104 <scols_init_debug@@SMARTCOLS_2.25+0xea74>  // b.any
   220d8:	bl	7dc0 <getgid@plt>
   220dc:	mov	w19, w0
   220e0:	bl	75d0 <getegid@plt>
   220e4:	cmp	w19, w0
   220e8:	b.ne	22104 <scols_init_debug@@SMARTCOLS_2.25+0xea74>  // b.any
   220ec:	ldr	w8, [x20, #2948]
   220f0:	orr	w8, w8, #0x2
   220f4:	str	w8, [x20, #2948]
   220f8:	ldp	x20, x19, [sp, #16]
   220fc:	ldp	x29, x30, [sp], #32
   22100:	ret
   22104:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   22108:	ldr	w8, [x20, #2948]
   2210c:	ldr	x9, [x9, #4016]
   22110:	orr	w8, w8, #0x1000000
   22114:	ldr	x19, [x9]
   22118:	str	w8, [x20, #2948]
   2211c:	bl	7860 <getpid@plt>
   22120:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   22124:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22128:	mov	w2, w0
   2212c:	add	x1, x1, #0x134
   22130:	add	x3, x3, #0xbb9
   22134:	mov	x0, x19
   22138:	bl	8350 <fprintf@plt>
   2213c:	b	220ec <scols_init_debug@@SMARTCOLS_2.25+0xea5c>
   22140:	stp	x29, x30, [sp, #-32]!
   22144:	mov	x29, sp
   22148:	add	x1, x29, #0x18
   2214c:	mov	w2, wzr
   22150:	str	x19, [sp, #16]
   22154:	bl	74b0 <strtoul@plt>
   22158:	ldr	x8, [x29, #24]
   2215c:	mov	x19, x0
   22160:	cbz	x8, 22180 <scols_init_debug@@SMARTCOLS_2.25+0xeaf0>
   22164:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   22168:	add	x1, x1, #0x19c
   2216c:	mov	x0, x8
   22170:	bl	7cf0 <strcmp@plt>
   22174:	cmp	w0, #0x0
   22178:	mov	w8, #0xffff                	// #65535
   2217c:	csel	w19, w8, w19, eq  // eq = none
   22180:	mov	w0, w19
   22184:	ldr	x19, [sp, #16]
   22188:	ldp	x29, x30, [sp], #32
   2218c:	ret
   22190:	sub	sp, sp, #0x130
   22194:	stp	x29, x30, [sp, #256]
   22198:	add	x29, sp, #0x100
   2219c:	stp	x20, x19, [sp, #288]
   221a0:	mov	x19, x0
   221a4:	stp	x1, x2, [x29, #-120]
   221a8:	mov	w0, #0x1                   	// #1
   221ac:	mov	w1, #0x1038                	// #4152
   221b0:	stp	x28, x21, [sp, #272]
   221b4:	stp	x3, x4, [x29, #-104]
   221b8:	stp	x5, x6, [x29, #-88]
   221bc:	stur	x7, [x29, #-72]
   221c0:	stp	q0, q1, [sp]
   221c4:	stp	q2, q3, [sp, #32]
   221c8:	stp	q4, q5, [sp, #64]
   221cc:	stp	q6, q7, [sp, #96]
   221d0:	bl	7a90 <calloc@plt>
   221d4:	mov	x20, x0
   221d8:	cbz	x0, 22250 <scols_init_debug@@SMARTCOLS_2.25+0xebc0>
   221dc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   221e0:	ldrb	w8, [x8, #2948]
   221e4:	tbnz	w8, #2, 22268 <scols_init_debug@@SMARTCOLS_2.25+0xebd8>
   221e8:	mov	w8, #0x1                   	// #1
   221ec:	mov	w9, #0xffffffff            	// #-1
   221f0:	str	w8, [x20, #16]
   221f4:	str	w9, [x20]
   221f8:	cbz	x19, 22250 <scols_init_debug@@SMARTCOLS_2.25+0xebc0>
   221fc:	mov	x8, #0xffffffffffffffc8    	// #-56
   22200:	mov	x10, sp
   22204:	sub	x11, x29, #0x78
   22208:	movk	x8, #0xff80, lsl #32
   2220c:	add	x9, x29, #0x30
   22210:	add	x10, x10, #0x80
   22214:	add	x11, x11, #0x38
   22218:	stp	x10, x8, [x29, #-16]
   2221c:	stp	x9, x11, [x29, #-32]
   22220:	ldp	q0, q1, [x29, #-32]
   22224:	add	x0, x20, #0x8
   22228:	sub	x2, x29, #0x40
   2222c:	mov	x1, x19
   22230:	stp	q0, q1, [x29, #-64]
   22234:	bl	7e10 <vasprintf@plt>
   22238:	tbnz	w0, #31, 22244 <scols_init_debug@@SMARTCOLS_2.25+0xebb4>
   2223c:	ldr	x8, [x20, #8]
   22240:	cbnz	x8, 22250 <scols_init_debug@@SMARTCOLS_2.25+0xebc0>
   22244:	mov	x0, x20
   22248:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   2224c:	mov	x20, xzr
   22250:	mov	x0, x20
   22254:	ldp	x20, x19, [sp, #288]
   22258:	ldp	x28, x21, [sp, #272]
   2225c:	ldp	x29, x30, [sp, #256]
   22260:	add	sp, sp, #0x130
   22264:	ret
   22268:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   2226c:	ldr	x8, [x8, #4016]
   22270:	ldr	x21, [x8]
   22274:	bl	7860 <getpid@plt>
   22278:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2227c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22280:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22284:	mov	w2, w0
   22288:	add	x1, x1, #0xd83
   2228c:	add	x3, x3, #0xbb9
   22290:	add	x4, x4, #0x265
   22294:	mov	x0, x21
   22298:	bl	8350 <fprintf@plt>
   2229c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   222a0:	add	x1, x1, #0xdb5
   222a4:	mov	x0, x20
   222a8:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   222ac:	b	221e8 <scols_init_debug@@SMARTCOLS_2.25+0xeb58>
   222b0:	sub	sp, sp, #0x120
   222b4:	stp	x29, x30, [sp, #240]
   222b8:	add	x29, sp, #0xf0
   222bc:	str	x28, [sp, #256]
   222c0:	stp	x20, x19, [sp, #272]
   222c4:	stp	x2, x3, [x29, #-112]
   222c8:	stp	x4, x5, [x29, #-96]
   222cc:	stp	x6, x7, [x29, #-80]
   222d0:	stp	q1, q2, [sp, #16]
   222d4:	stp	q3, q4, [sp, #48]
   222d8:	str	q0, [sp]
   222dc:	stp	q5, q6, [sp, #80]
   222e0:	str	q7, [sp, #112]
   222e4:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   222e8:	ldr	x20, [x20, #4016]
   222ec:	mov	x19, x1
   222f0:	cbz	x0, 22318 <scols_init_debug@@SMARTCOLS_2.25+0xec88>
   222f4:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   222f8:	ldrb	w9, [x9, #2951]
   222fc:	tbnz	w9, #0, 22318 <scols_init_debug@@SMARTCOLS_2.25+0xec88>
   22300:	mov	x8, x0
   22304:	ldr	x0, [x20]
   22308:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2230c:	add	x1, x1, #0xda8
   22310:	mov	x2, x8
   22314:	bl	8350 <fprintf@plt>
   22318:	mov	x8, #0xffffffffffffffd0    	// #-48
   2231c:	mov	x10, sp
   22320:	sub	x11, x29, #0x70
   22324:	movk	x8, #0xff80, lsl #32
   22328:	add	x9, x29, #0x30
   2232c:	add	x10, x10, #0x80
   22330:	add	x11, x11, #0x30
   22334:	stp	x10, x8, [x29, #-16]
   22338:	stp	x9, x11, [x29, #-32]
   2233c:	ldp	q0, q1, [x29, #-32]
   22340:	ldr	x0, [x20]
   22344:	sub	x2, x29, #0x40
   22348:	mov	x1, x19
   2234c:	stp	q0, q1, [x29, #-64]
   22350:	bl	81f0 <vfprintf@plt>
   22354:	ldr	x1, [x20]
   22358:	mov	w0, #0xa                   	// #10
   2235c:	bl	7700 <fputc@plt>
   22360:	ldp	x20, x19, [sp, #272]
   22364:	ldr	x28, [sp, #256]
   22368:	ldp	x29, x30, [sp, #240]
   2236c:	add	sp, sp, #0x120
   22370:	ret
   22374:	stp	x29, x30, [sp, #-32]!
   22378:	stp	x20, x19, [sp, #16]
   2237c:	mov	x29, sp
   22380:	cbz	x0, 223d8 <scols_init_debug@@SMARTCOLS_2.25+0xed48>
   22384:	ldr	w8, [x0, #16]
   22388:	mov	x19, x0
   2238c:	subs	w8, w8, #0x1
   22390:	str	w8, [x0, #16]
   22394:	b.gt	223d8 <scols_init_debug@@SMARTCOLS_2.25+0xed48>
   22398:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   2239c:	ldrb	w8, [x8, #2948]
   223a0:	tbnz	w8, #2, 223e4 <scols_init_debug@@SMARTCOLS_2.25+0xed54>
   223a4:	ldr	x8, [x19, #4128]
   223a8:	cbz	x8, 223b8 <scols_init_debug@@SMARTCOLS_2.25+0xed28>
   223ac:	ldr	x8, [x19, #4136]
   223b0:	mov	x0, x19
   223b4:	blr	x8
   223b8:	mov	x0, x19
   223bc:	bl	22448 <scols_init_debug@@SMARTCOLS_2.25+0xedb8>
   223c0:	ldr	x0, [x19, #8]
   223c4:	bl	7d90 <free@plt>
   223c8:	ldr	x0, [x19, #24]
   223cc:	bl	7d90 <free@plt>
   223d0:	mov	x0, x19
   223d4:	bl	7d90 <free@plt>
   223d8:	ldp	x20, x19, [sp, #16]
   223dc:	ldp	x29, x30, [sp], #32
   223e0:	ret
   223e4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   223e8:	ldr	x8, [x8, #4016]
   223ec:	ldr	x20, [x8]
   223f0:	bl	7860 <getpid@plt>
   223f4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   223f8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   223fc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22400:	mov	w2, w0
   22404:	add	x1, x1, #0xd83
   22408:	add	x3, x3, #0xbb9
   2240c:	add	x4, x4, #0x265
   22410:	mov	x0, x20
   22414:	bl	8350 <fprintf@plt>
   22418:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2241c:	add	x1, x1, #0xdb3
   22420:	mov	x0, x19
   22424:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   22428:	ldr	x8, [x19, #4128]
   2242c:	cbnz	x8, 223ac <scols_init_debug@@SMARTCOLS_2.25+0xed1c>
   22430:	b	223b8 <scols_init_debug@@SMARTCOLS_2.25+0xed28>
   22434:	cbz	x0, 22444 <scols_init_debug@@SMARTCOLS_2.25+0xedb4>
   22438:	ldr	w8, [x0, #16]
   2243c:	add	w8, w8, #0x1
   22440:	str	w8, [x0, #16]
   22444:	ret
   22448:	stp	x29, x30, [sp, #-32]!
   2244c:	stp	x20, x19, [sp, #16]
   22450:	mov	x29, sp
   22454:	cbz	x0, 224d4 <scols_init_debug@@SMARTCOLS_2.25+0xee44>
   22458:	ldr	w8, [x0]
   2245c:	mov	x19, x0
   22460:	tbnz	w8, #31, 22480 <scols_init_debug@@SMARTCOLS_2.25+0xedf0>
   22464:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   22468:	ldrb	w8, [x8, #2948]
   2246c:	tbnz	w8, #2, 2248c <scols_init_debug@@SMARTCOLS_2.25+0xedfc>
   22470:	ldr	w0, [x19]
   22474:	bl	7b90 <close@plt>
   22478:	mov	w8, #0xffffffff            	// #-1
   2247c:	str	w8, [x19]
   22480:	ldp	x20, x19, [sp, #16]
   22484:	ldp	x29, x30, [sp], #32
   22488:	ret
   2248c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   22490:	ldr	x8, [x8, #4016]
   22494:	ldr	x20, [x8]
   22498:	bl	7860 <getpid@plt>
   2249c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   224a0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   224a4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   224a8:	mov	w2, w0
   224ac:	add	x1, x1, #0xd83
   224b0:	add	x3, x3, #0xbb9
   224b4:	add	x4, x4, #0x265
   224b8:	mov	x0, x20
   224bc:	bl	8350 <fprintf@plt>
   224c0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   224c4:	add	x1, x1, #0xcb8
   224c8:	mov	x0, x19
   224cc:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   224d0:	b	22470 <scols_init_debug@@SMARTCOLS_2.25+0xede0>
   224d4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   224d8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   224dc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   224e0:	add	x0, x0, #0xc41
   224e4:	add	x1, x1, #0xbcf
   224e8:	add	x3, x3, #0xc8c
   224ec:	mov	w2, #0xda                  	// #218
   224f0:	bl	8210 <__assert_fail@plt>
   224f4:	stp	x29, x30, [sp, #-48]!
   224f8:	stp	x20, x19, [sp, #32]
   224fc:	ldr	w8, [x0]
   22500:	str	x21, [sp, #16]
   22504:	mov	x29, sp
   22508:	tbz	w8, #31, 225a8 <scols_init_debug@@SMARTCOLS_2.25+0xef18>
   2250c:	mov	x19, x0
   22510:	cbz	x1, 2252c <scols_init_debug@@SMARTCOLS_2.25+0xee9c>
   22514:	mov	x0, x1
   22518:	bl	7b50 <strdup@plt>
   2251c:	mov	x20, x0
   22520:	cbnz	x0, 22530 <scols_init_debug@@SMARTCOLS_2.25+0xeea0>
   22524:	mov	w0, #0xfffffff4            	// #-12
   22528:	b	2254c <scols_init_debug@@SMARTCOLS_2.25+0xeebc>
   2252c:	mov	x20, xzr
   22530:	ldr	x0, [x19, #24]
   22534:	bl	7d90 <free@plt>
   22538:	str	x20, [x19, #24]
   2253c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   22540:	ldrb	w8, [x8, #2948]
   22544:	tbnz	w8, #2, 2255c <scols_init_debug@@SMARTCOLS_2.25+0xeecc>
   22548:	mov	w0, wzr
   2254c:	ldp	x20, x19, [sp, #32]
   22550:	ldr	x21, [sp, #16]
   22554:	ldp	x29, x30, [sp], #48
   22558:	ret
   2255c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   22560:	ldr	x8, [x8, #4016]
   22564:	ldr	x21, [x8]
   22568:	bl	7860 <getpid@plt>
   2256c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   22570:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22574:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22578:	mov	w2, w0
   2257c:	add	x1, x1, #0xd83
   22580:	add	x3, x3, #0xbb9
   22584:	add	x4, x4, #0x265
   22588:	mov	x0, x21
   2258c:	bl	8350 <fprintf@plt>
   22590:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22594:	add	x1, x1, #0xc12
   22598:	mov	x0, x19
   2259c:	mov	x2, x20
   225a0:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   225a4:	b	22548 <scols_init_debug@@SMARTCOLS_2.25+0xeeb8>
   225a8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   225ac:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   225b0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   225b4:	add	x0, x0, #0xbc0
   225b8:	add	x1, x1, #0xbcf
   225bc:	add	x3, x3, #0xbda
   225c0:	mov	w2, #0x6d                  	// #109
   225c4:	bl	8210 <__assert_fail@plt>
   225c8:	cbz	x0, 225d0 <scols_init_debug@@SMARTCOLS_2.25+0xef40>
   225cc:	ldr	x0, [x0, #24]
   225d0:	ret
   225d4:	stp	x29, x30, [sp, #-48]!
   225d8:	stp	x20, x19, [sp, #32]
   225dc:	mov	x19, x0
   225e0:	str	x21, [sp, #16]
   225e4:	mov	x29, sp
   225e8:	cbz	x1, 22604 <scols_init_debug@@SMARTCOLS_2.25+0xef74>
   225ec:	mov	x0, x1
   225f0:	bl	7b50 <strdup@plt>
   225f4:	mov	x20, x0
   225f8:	cbnz	x0, 22608 <scols_init_debug@@SMARTCOLS_2.25+0xef78>
   225fc:	mov	w0, #0xfffffff4            	// #-12
   22600:	b	22638 <scols_init_debug@@SMARTCOLS_2.25+0xefa8>
   22604:	mov	x20, xzr
   22608:	ldr	w0, [x19]
   2260c:	tbnz	w0, #31, 2261c <scols_init_debug@@SMARTCOLS_2.25+0xef8c>
   22610:	bl	7b90 <close@plt>
   22614:	mov	w8, #0xffffffff            	// #-1
   22618:	str	w8, [x19]
   2261c:	ldr	x0, [x19, #8]
   22620:	bl	7d90 <free@plt>
   22624:	str	x20, [x19, #8]
   22628:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   2262c:	ldrb	w8, [x8, #2948]
   22630:	tbnz	w8, #2, 22648 <scols_init_debug@@SMARTCOLS_2.25+0xefb8>
   22634:	mov	w0, wzr
   22638:	ldp	x20, x19, [sp, #32]
   2263c:	ldr	x21, [sp, #16]
   22640:	ldp	x29, x30, [sp], #48
   22644:	ret
   22648:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   2264c:	ldr	x8, [x8, #4016]
   22650:	ldr	x21, [x8]
   22654:	bl	7860 <getpid@plt>
   22658:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2265c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22660:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22664:	mov	w2, w0
   22668:	add	x1, x1, #0xd83
   2266c:	add	x3, x3, #0xbb9
   22670:	add	x4, x4, #0x265
   22674:	mov	x0, x21
   22678:	bl	8350 <fprintf@plt>
   2267c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22680:	add	x1, x1, #0xc23
   22684:	mov	x0, x19
   22688:	mov	x2, x20
   2268c:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   22690:	b	22634 <scols_init_debug@@SMARTCOLS_2.25+0xefa4>
   22694:	cbz	x0, 2269c <scols_init_debug@@SMARTCOLS_2.25+0xf00c>
   22698:	ldr	x0, [x0, #8]
   2269c:	ret
   226a0:	stp	x29, x30, [sp, #-32]!
   226a4:	stp	x20, x19, [sp, #16]
   226a8:	str	x1, [x0, #4128]
   226ac:	str	x2, [x0, #4136]
   226b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   226b4:	ldrb	w8, [x8, #2948]
   226b8:	mov	x29, sp
   226bc:	tbnz	w8, #2, 226d0 <scols_init_debug@@SMARTCOLS_2.25+0xf040>
   226c0:	ldp	x20, x19, [sp, #16]
   226c4:	mov	w0, wzr
   226c8:	ldp	x29, x30, [sp], #32
   226cc:	ret
   226d0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   226d4:	ldr	x8, [x8, #4016]
   226d8:	mov	x19, x0
   226dc:	ldr	x20, [x8]
   226e0:	bl	7860 <getpid@plt>
   226e4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   226e8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   226ec:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   226f0:	mov	w2, w0
   226f4:	add	x1, x1, #0xd83
   226f8:	add	x3, x3, #0xbb9
   226fc:	add	x4, x4, #0x265
   22700:	mov	x0, x20
   22704:	bl	8350 <fprintf@plt>
   22708:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2270c:	add	x1, x1, #0xc31
   22710:	mov	x0, x19
   22714:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   22718:	b	226c0 <scols_init_debug@@SMARTCOLS_2.25+0xf030>
   2271c:	cbz	x0, 22724 <scols_init_debug@@SMARTCOLS_2.25+0xf094>
   22720:	ldr	x0, [x0, #4128]
   22724:	ret
   22728:	str	x1, [x0, #4144]
   2272c:	mov	w0, wzr
   22730:	ret
   22734:	stp	x29, x30, [sp, #-48]!
   22738:	str	x21, [sp, #16]
   2273c:	stp	x20, x19, [sp, #32]
   22740:	mov	x29, sp
   22744:	cbz	x0, 22808 <scols_init_debug@@SMARTCOLS_2.25+0xf178>
   22748:	ldr	x8, [x0, #8]
   2274c:	mov	x19, x0
   22750:	cbz	x8, 22828 <scols_init_debug@@SMARTCOLS_2.25+0xf198>
   22754:	ldr	w8, [x19]
   22758:	tbz	w8, #31, 22790 <scols_init_debug@@SMARTCOLS_2.25+0xf100>
   2275c:	mov	x0, x19
   22760:	bl	22848 <scols_init_debug@@SMARTCOLS_2.25+0xf1b8>
   22764:	cbz	x0, 227a4 <scols_init_debug@@SMARTCOLS_2.25+0xf114>
   22768:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   2276c:	ldrb	w8, [x8, #2948]
   22770:	mov	x20, x0
   22774:	tbnz	w8, #2, 227bc <scols_init_debug@@SMARTCOLS_2.25+0xf12c>
   22778:	mov	w1, #0x80000               	// #524288
   2277c:	mov	x0, x20
   22780:	bl	7940 <open@plt>
   22784:	mov	w8, #0x1                   	// #1
   22788:	str	w0, [x19]
   2278c:	cbz	w8, 22794 <scols_init_debug@@SMARTCOLS_2.25+0xf104>
   22790:	ldr	w0, [x19]
   22794:	ldp	x20, x19, [sp, #32]
   22798:	ldr	x21, [sp, #16]
   2279c:	ldp	x29, x30, [sp], #48
   227a0:	ret
   227a4:	bl	8220 <__errno_location@plt>
   227a8:	ldr	w9, [x0]
   227ac:	mov	w8, wzr
   227b0:	neg	w0, w9
   227b4:	cbnz	w8, 22790 <scols_init_debug@@SMARTCOLS_2.25+0xf100>
   227b8:	b	22794 <scols_init_debug@@SMARTCOLS_2.25+0xf104>
   227bc:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   227c0:	ldr	x8, [x8, #4016]
   227c4:	ldr	x21, [x8]
   227c8:	bl	7860 <getpid@plt>
   227cc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   227d0:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   227d4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   227d8:	mov	w2, w0
   227dc:	add	x1, x1, #0xd83
   227e0:	add	x3, x3, #0xbb9
   227e4:	add	x4, x4, #0x265
   227e8:	mov	x0, x21
   227ec:	bl	8350 <fprintf@plt>
   227f0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   227f4:	add	x1, x1, #0xc7a
   227f8:	mov	x0, x19
   227fc:	mov	x2, x20
   22800:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   22804:	b	22778 <scols_init_debug@@SMARTCOLS_2.25+0xf0e8>
   22808:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2280c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22810:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22814:	add	x0, x0, #0xc41
   22818:	add	x1, x1, #0xbcf
   2281c:	add	x3, x3, #0xc44
   22820:	mov	w2, #0xc8                  	// #200
   22824:	bl	8210 <__assert_fail@plt>
   22828:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2282c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22830:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22834:	add	x0, x0, #0xc6d
   22838:	add	x1, x1, #0xbcf
   2283c:	add	x3, x3, #0xc44
   22840:	mov	w2, #0xc9                  	// #201
   22844:	bl	8210 <__assert_fail@plt>
   22848:	stp	x29, x30, [sp, #-32]!
   2284c:	str	x19, [sp, #16]
   22850:	ldr	x3, [x0, #24]
   22854:	ldr	x19, [x0, #8]
   22858:	mov	x29, sp
   2285c:	cbz	x3, 228b8 <scols_init_debug@@SMARTCOLS_2.25+0xf228>
   22860:	cbz	x19, 228ac <scols_init_debug@@SMARTCOLS_2.25+0xf21c>
   22864:	mov	x8, x19
   22868:	ldrb	w9, [x8], #1
   2286c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22870:	add	x2, x2, #0xcc7
   22874:	mov	w1, #0x1000                	// #4096
   22878:	cmp	w9, #0x2f
   2287c:	csel	x4, x8, x19, eq  // eq = none
   22880:	add	x19, x0, #0x20
   22884:	mov	x0, x19
   22888:	bl	77b0 <snprintf@plt>
   2288c:	tbnz	w0, #31, 228b4 <scols_init_debug@@SMARTCOLS_2.25+0xf224>
   22890:	cmp	w0, #0x1, lsl #12
   22894:	b.cc	228b8 <scols_init_debug@@SMARTCOLS_2.25+0xf228>  // b.lo, b.ul, b.last
   22898:	bl	8220 <__errno_location@plt>
   2289c:	mov	x19, xzr
   228a0:	mov	w8, #0x24                  	// #36
   228a4:	str	w8, [x0]
   228a8:	b	228b8 <scols_init_debug@@SMARTCOLS_2.25+0xf228>
   228ac:	mov	x19, x3
   228b0:	b	228b8 <scols_init_debug@@SMARTCOLS_2.25+0xf228>
   228b4:	mov	x19, xzr
   228b8:	mov	x0, x19
   228bc:	ldr	x19, [sp, #16]
   228c0:	ldp	x29, x30, [sp], #32
   228c4:	ret
   228c8:	cbz	x0, 228d8 <scols_init_debug@@SMARTCOLS_2.25+0xf248>
   228cc:	ldr	w8, [x0]
   228d0:	mvn	w8, w8
   228d4:	lsr	w0, w8, #31
   228d8:	ret
   228dc:	sub	sp, sp, #0x120
   228e0:	stp	x29, x30, [sp, #224]
   228e4:	stp	x22, x21, [sp, #256]
   228e8:	stp	x20, x19, [sp, #272]
   228ec:	add	x29, sp, #0xe0
   228f0:	mov	x20, x2
   228f4:	mov	x19, x1
   228f8:	mov	x21, x0
   228fc:	str	x28, [sp, #240]
   22900:	stp	x4, x5, [x29, #-96]
   22904:	stp	x6, x7, [x29, #-80]
   22908:	stp	q0, q1, [sp]
   2290c:	stp	q2, q3, [sp, #32]
   22910:	stp	q4, q5, [sp, #64]
   22914:	stp	q6, q7, [sp, #96]
   22918:	cbz	x3, 22988 <scols_init_debug@@SMARTCOLS_2.25+0xf2f8>
   2291c:	mov	x8, #0xffffffffffffffe0    	// #-32
   22920:	mov	x9, sp
   22924:	sub	x10, x29, #0x60
   22928:	movk	x8, #0xff80, lsl #32
   2292c:	add	x11, x29, #0x40
   22930:	add	x9, x9, #0x80
   22934:	add	x10, x10, #0x20
   22938:	ldr	x22, [x21, #8]
   2293c:	stp	x9, x8, [x29, #-16]
   22940:	stp	x11, x10, [x29, #-32]
   22944:	ldp	q0, q1, [x29, #-32]
   22948:	sub	x2, x29, #0x40
   2294c:	mov	x0, x21
   22950:	mov	x1, x3
   22954:	stp	q0, q1, [x29, #-64]
   22958:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   2295c:	cbz	x22, 229a8 <scols_init_debug@@SMARTCOLS_2.25+0xf318>
   22960:	mov	x8, x22
   22964:	ldrb	w9, [x8], #1
   22968:	cmp	w9, #0x2f
   2296c:	csel	x8, x8, x22, eq  // eq = none
   22970:	cbz	x0, 229b0 <scols_init_debug@@SMARTCOLS_2.25+0xf320>
   22974:	mov	x9, x0
   22978:	ldrb	w10, [x9], #1
   2297c:	cmp	w10, #0x2f
   22980:	csel	x9, x9, x0, eq  // eq = none
   22984:	b	229b4 <scols_init_debug@@SMARTCOLS_2.25+0xf324>
   22988:	mov	x0, x21
   2298c:	bl	22848 <scols_init_debug@@SMARTCOLS_2.25+0xf1b8>
   22990:	cbz	x0, 22a0c <scols_init_debug@@SMARTCOLS_2.25+0xf37c>
   22994:	mov	x1, x0
   22998:	mov	x0, x19
   2299c:	mov	x2, x20
   229a0:	bl	22ac4 <scols_init_debug@@SMARTCOLS_2.25+0xf434>
   229a4:	b	22a10 <scols_init_debug@@SMARTCOLS_2.25+0xf380>
   229a8:	mov	x8, xzr
   229ac:	cbnz	x0, 22974 <scols_init_debug@@SMARTCOLS_2.25+0xf2e4>
   229b0:	mov	x9, xzr
   229b4:	ldr	x10, [x21, #24]
   229b8:	adrp	x11, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   229bc:	add	x11, x11, #0xc49
   229c0:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   229c4:	cmp	x10, #0x0
   229c8:	csel	x3, x11, x10, eq  // eq = none
   229cc:	cmp	x8, #0x0
   229d0:	csel	x4, x11, x8, eq  // eq = none
   229d4:	cmp	x9, #0x0
   229d8:	csel	x5, x11, x9, eq  // eq = none
   229dc:	add	x2, x2, #0xcc4
   229e0:	mov	x0, x19
   229e4:	mov	x1, x20
   229e8:	bl	77b0 <snprintf@plt>
   229ec:	sxtw	x8, w0
   229f0:	cmp	x8, x20
   229f4:	b.cc	22a10 <scols_init_debug@@SMARTCOLS_2.25+0xf380>  // b.lo, b.ul, b.last
   229f8:	bl	8220 <__errno_location@plt>
   229fc:	mov	w8, #0x24                  	// #36
   22a00:	mov	x19, xzr
   22a04:	str	w8, [x0]
   22a08:	b	22a10 <scols_init_debug@@SMARTCOLS_2.25+0xf380>
   22a0c:	mov	x19, xzr
   22a10:	mov	x0, x19
   22a14:	ldp	x20, x19, [sp, #272]
   22a18:	ldp	x22, x21, [sp, #256]
   22a1c:	ldr	x28, [sp, #240]
   22a20:	ldp	x29, x30, [sp, #224]
   22a24:	add	sp, sp, #0x120
   22a28:	ret
   22a2c:	sub	sp, sp, #0x50
   22a30:	stp	x29, x30, [sp, #32]
   22a34:	stp	x22, x21, [sp, #48]
   22a38:	stp	x20, x19, [sp, #64]
   22a3c:	add	x29, sp, #0x20
   22a40:	mov	x19, x2
   22a44:	mov	x21, x1
   22a48:	mov	x22, x0
   22a4c:	bl	8220 <__errno_location@plt>
   22a50:	str	wzr, [x0]
   22a54:	ldp	q1, q0, [x19]
   22a58:	add	x19, x22, #0x20
   22a5c:	mov	x20, x0
   22a60:	mov	x3, sp
   22a64:	mov	w1, #0x1000                	// #4096
   22a68:	mov	x0, x19
   22a6c:	mov	x2, x21
   22a70:	stp	q1, q0, [sp]
   22a74:	bl	80e0 <vsnprintf@plt>
   22a78:	tbnz	w0, #31, 22a90 <scols_init_debug@@SMARTCOLS_2.25+0xf400>
   22a7c:	cmp	w0, #0x1, lsl #12
   22a80:	b.cc	22aac <scols_init_debug@@SMARTCOLS_2.25+0xf41c>  // b.lo, b.ul, b.last
   22a84:	mov	x19, xzr
   22a88:	mov	w8, #0x24                  	// #36
   22a8c:	b	22aa8 <scols_init_debug@@SMARTCOLS_2.25+0xf418>
   22a90:	ldr	w8, [x20]
   22a94:	cbz	w8, 22aa0 <scols_init_debug@@SMARTCOLS_2.25+0xf410>
   22a98:	mov	x19, xzr
   22a9c:	b	22aac <scols_init_debug@@SMARTCOLS_2.25+0xf41c>
   22aa0:	mov	x19, xzr
   22aa4:	mov	w8, #0x16                  	// #22
   22aa8:	str	w8, [x20]
   22aac:	mov	x0, x19
   22ab0:	ldp	x20, x19, [sp, #64]
   22ab4:	ldp	x22, x21, [sp, #48]
   22ab8:	ldp	x29, x30, [sp, #32]
   22abc:	add	sp, sp, #0x50
   22ac0:	ret
   22ac4:	stp	x29, x30, [sp, #-32]!
   22ac8:	str	x19, [sp, #16]
   22acc:	sub	x19, x2, #0x1
   22ad0:	mov	x2, x19
   22ad4:	mov	x29, sp
   22ad8:	bl	8160 <strncpy@plt>
   22adc:	strb	wzr, [x0, x19]
   22ae0:	ldr	x19, [sp, #16]
   22ae4:	ldp	x29, x30, [sp], #32
   22ae8:	ret
   22aec:	stp	x29, x30, [sp, #-64]!
   22af0:	str	x23, [sp, #16]
   22af4:	stp	x22, x21, [sp, #32]
   22af8:	mov	x22, x2
   22afc:	mov	w23, w1
   22b00:	stp	x20, x19, [sp, #48]
   22b04:	mov	x29, sp
   22b08:	cbz	x0, 22ba8 <scols_init_debug@@SMARTCOLS_2.25+0xf518>
   22b0c:	mov	x21, x0
   22b10:	bl	22734 <scols_init_debug@@SMARTCOLS_2.25+0xf0a4>
   22b14:	mov	w19, w0
   22b18:	str	w0, [x29, #28]
   22b1c:	tbnz	w0, #31, 22c10 <scols_init_debug@@SMARTCOLS_2.25+0xf580>
   22b20:	mov	x8, x22
   22b24:	ldrb	w9, [x8], #1
   22b28:	mov	w0, w19
   22b2c:	mov	w2, w23
   22b30:	mov	w3, wzr
   22b34:	cmp	w9, #0x2f
   22b38:	csel	x22, x8, x22, eq  // eq = none
   22b3c:	mov	x1, x22
   22b40:	bl	81e0 <faccessat@plt>
   22b44:	mov	w20, w0
   22b48:	cbz	w0, 22b90 <scols_init_debug@@SMARTCOLS_2.25+0xf500>
   22b4c:	bl	8220 <__errno_location@plt>
   22b50:	ldr	w8, [x0]
   22b54:	cmp	w8, #0x2
   22b58:	b.ne	22b90 <scols_init_debug@@SMARTCOLS_2.25+0xf500>  // b.any
   22b5c:	ldr	x8, [x21, #4144]
   22b60:	cbz	x8, 22b90 <scols_init_debug@@SMARTCOLS_2.25+0xf500>
   22b64:	add	x2, x29, #0x1c
   22b68:	mov	x0, x21
   22b6c:	mov	x1, x22
   22b70:	blr	x8
   22b74:	cbnz	w0, 22b90 <scols_init_debug@@SMARTCOLS_2.25+0xf500>
   22b78:	ldr	w0, [x29, #28]
   22b7c:	mov	x1, x22
   22b80:	mov	w2, w23
   22b84:	mov	w3, wzr
   22b88:	bl	81e0 <faccessat@plt>
   22b8c:	mov	w20, w0
   22b90:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   22b94:	ldrb	w8, [x8, #2948]
   22b98:	tbnz	w8, #2, 22c34 <scols_init_debug@@SMARTCOLS_2.25+0xf5a4>
   22b9c:	mov	w8, #0x1                   	// #1
   22ba0:	cbnz	w8, 22c18 <scols_init_debug@@SMARTCOLS_2.25+0xf588>
   22ba4:	b	22c1c <scols_init_debug@@SMARTCOLS_2.25+0xf58c>
   22ba8:	mov	x0, x22
   22bac:	mov	w1, w23
   22bb0:	bl	7c60 <access@plt>
   22bb4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   22bb8:	ldrb	w8, [x8, #2948]
   22bbc:	mov	w20, w0
   22bc0:	tbz	w8, #2, 22c18 <scols_init_debug@@SMARTCOLS_2.25+0xf588>
   22bc4:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   22bc8:	ldr	x8, [x8, #4016]
   22bcc:	ldr	x19, [x8]
   22bd0:	bl	7860 <getpid@plt>
   22bd4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   22bd8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22bdc:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22be0:	mov	w2, w0
   22be4:	add	x1, x1, #0xd83
   22be8:	add	x3, x3, #0xbb9
   22bec:	add	x4, x4, #0x265
   22bf0:	mov	x0, x19
   22bf4:	bl	8350 <fprintf@plt>
   22bf8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22bfc:	add	x0, x0, #0xccd
   22c00:	mov	x1, x22
   22c04:	mov	w2, w20
   22c08:	bl	22c8c <scols_init_debug@@SMARTCOLS_2.25+0xf5fc>
   22c0c:	b	22c18 <scols_init_debug@@SMARTCOLS_2.25+0xf588>
   22c10:	mov	w8, wzr
   22c14:	cbz	w8, 22c1c <scols_init_debug@@SMARTCOLS_2.25+0xf58c>
   22c18:	mov	w19, w20
   22c1c:	mov	w0, w19
   22c20:	ldp	x20, x19, [sp, #48]
   22c24:	ldp	x22, x21, [sp, #32]
   22c28:	ldr	x23, [sp, #16]
   22c2c:	ldp	x29, x30, [sp], #64
   22c30:	ret
   22c34:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   22c38:	ldr	x8, [x8, #4016]
   22c3c:	ldr	x23, [x8]
   22c40:	bl	7860 <getpid@plt>
   22c44:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   22c48:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22c4c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22c50:	mov	w2, w0
   22c54:	add	x1, x1, #0xd83
   22c58:	add	x3, x3, #0xbb9
   22c5c:	add	x4, x4, #0x265
   22c60:	mov	x0, x23
   22c64:	bl	8350 <fprintf@plt>
   22c68:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22c6c:	add	x1, x1, #0xced
   22c70:	mov	x0, x21
   22c74:	mov	x2, x22
   22c78:	mov	w3, w20
   22c7c:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   22c80:	mov	w8, #0x1                   	// #1
   22c84:	cbnz	w8, 22c18 <scols_init_debug@@SMARTCOLS_2.25+0xf588>
   22c88:	b	22c1c <scols_init_debug@@SMARTCOLS_2.25+0xf58c>
   22c8c:	sub	sp, sp, #0x120
   22c90:	stp	x29, x30, [sp, #256]
   22c94:	add	x29, sp, #0x100
   22c98:	stp	x28, x19, [sp, #272]
   22c9c:	stp	x1, x2, [x29, #-120]
   22ca0:	stp	x3, x4, [x29, #-104]
   22ca4:	stp	x5, x6, [x29, #-88]
   22ca8:	stur	x7, [x29, #-72]
   22cac:	stp	q0, q1, [sp]
   22cb0:	stp	q2, q3, [sp, #32]
   22cb4:	stp	q4, q5, [sp, #64]
   22cb8:	adrp	x19, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   22cbc:	ldr	x19, [x19, #4016]
   22cc0:	mov	x9, #0xffffffffffffffc8    	// #-56
   22cc4:	mov	x10, sp
   22cc8:	sub	x11, x29, #0x78
   22ccc:	movk	x9, #0xff80, lsl #32
   22cd0:	add	x12, x29, #0x20
   22cd4:	add	x10, x10, #0x80
   22cd8:	add	x11, x11, #0x38
   22cdc:	stp	x10, x9, [x29, #-16]
   22ce0:	stp	x12, x11, [x29, #-32]
   22ce4:	mov	x8, x0
   22ce8:	ldr	x0, [x19]
   22cec:	ldp	q0, q1, [x29, #-32]
   22cf0:	sub	x2, x29, #0x40
   22cf4:	mov	x1, x8
   22cf8:	stp	q6, q7, [sp, #96]
   22cfc:	stp	q0, q1, [x29, #-64]
   22d00:	bl	81f0 <vfprintf@plt>
   22d04:	ldr	x1, [x19]
   22d08:	mov	w0, #0xa                   	// #10
   22d0c:	bl	7700 <fputc@plt>
   22d10:	ldp	x28, x19, [sp, #272]
   22d14:	ldp	x29, x30, [sp, #256]
   22d18:	add	sp, sp, #0x120
   22d1c:	ret
   22d20:	sub	sp, sp, #0x120
   22d24:	stp	x29, x30, [sp, #240]
   22d28:	add	x29, sp, #0xf0
   22d2c:	mov	x9, #0xffffffffffffffd8    	// #-40
   22d30:	mov	x10, sp
   22d34:	sub	x11, x29, #0x68
   22d38:	movk	x9, #0xff80, lsl #32
   22d3c:	add	x12, x29, #0x30
   22d40:	add	x10, x10, #0x80
   22d44:	add	x11, x11, #0x28
   22d48:	stp	x10, x9, [x29, #-16]
   22d4c:	stp	x12, x11, [x29, #-32]
   22d50:	stp	x3, x4, [x29, #-104]
   22d54:	stp	x5, x6, [x29, #-88]
   22d58:	stur	x7, [x29, #-72]
   22d5c:	stp	q1, q2, [sp, #16]
   22d60:	str	q0, [sp]
   22d64:	ldp	q0, q1, [x29, #-32]
   22d68:	mov	x8, x2
   22d6c:	stp	x20, x19, [sp, #272]
   22d70:	mov	w19, w1
   22d74:	sub	x2, x29, #0x40
   22d78:	mov	x1, x8
   22d7c:	str	x28, [sp, #256]
   22d80:	mov	x20, x0
   22d84:	stp	q3, q4, [sp, #48]
   22d88:	stp	q5, q6, [sp, #80]
   22d8c:	str	q7, [sp, #112]
   22d90:	stp	q0, q1, [x29, #-64]
   22d94:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   22d98:	cbz	x0, 22db0 <scols_init_debug@@SMARTCOLS_2.25+0xf720>
   22d9c:	mov	x2, x0
   22da0:	mov	x0, x20
   22da4:	mov	w1, w19
   22da8:	bl	22aec <scols_init_debug@@SMARTCOLS_2.25+0xf45c>
   22dac:	b	22dbc <scols_init_debug@@SMARTCOLS_2.25+0xf72c>
   22db0:	bl	8220 <__errno_location@plt>
   22db4:	ldr	w8, [x0]
   22db8:	neg	w0, w8
   22dbc:	ldp	x20, x19, [sp, #272]
   22dc0:	ldr	x28, [sp, #256]
   22dc4:	ldp	x29, x30, [sp, #240]
   22dc8:	add	sp, sp, #0x120
   22dcc:	ret
   22dd0:	stp	x29, x30, [sp, #-64]!
   22dd4:	str	x23, [sp, #16]
   22dd8:	stp	x22, x21, [sp, #32]
   22ddc:	mov	x22, x2
   22de0:	mov	x23, x1
   22de4:	stp	x20, x19, [sp, #48]
   22de8:	mov	x29, sp
   22dec:	cbz	x0, 22e8c <scols_init_debug@@SMARTCOLS_2.25+0xf7fc>
   22df0:	mov	x21, x0
   22df4:	bl	22734 <scols_init_debug@@SMARTCOLS_2.25+0xf0a4>
   22df8:	mov	w19, w0
   22dfc:	str	w0, [x29, #28]
   22e00:	tbnz	w0, #31, 22ef4 <scols_init_debug@@SMARTCOLS_2.25+0xf864>
   22e04:	mov	x8, x22
   22e08:	ldrb	w9, [x8], #1
   22e0c:	mov	w0, w19
   22e10:	mov	x2, x23
   22e14:	mov	w3, wzr
   22e18:	cmp	w9, #0x2f
   22e1c:	csel	x22, x8, x22, eq  // eq = none
   22e20:	mov	x1, x22
   22e24:	bl	26ce8 <scols_init_debug@@SMARTCOLS_2.25+0x13658>
   22e28:	mov	w20, w0
   22e2c:	cbz	w0, 22e74 <scols_init_debug@@SMARTCOLS_2.25+0xf7e4>
   22e30:	bl	8220 <__errno_location@plt>
   22e34:	ldr	w8, [x0]
   22e38:	cmp	w8, #0x2
   22e3c:	b.ne	22e74 <scols_init_debug@@SMARTCOLS_2.25+0xf7e4>  // b.any
   22e40:	ldr	x8, [x21, #4144]
   22e44:	cbz	x8, 22e74 <scols_init_debug@@SMARTCOLS_2.25+0xf7e4>
   22e48:	add	x2, x29, #0x1c
   22e4c:	mov	x0, x21
   22e50:	mov	x1, x22
   22e54:	blr	x8
   22e58:	cbnz	w0, 22e74 <scols_init_debug@@SMARTCOLS_2.25+0xf7e4>
   22e5c:	ldr	w0, [x29, #28]
   22e60:	mov	x1, x22
   22e64:	mov	x2, x23
   22e68:	mov	w3, wzr
   22e6c:	bl	26ce8 <scols_init_debug@@SMARTCOLS_2.25+0x13658>
   22e70:	mov	w20, w0
   22e74:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   22e78:	ldrb	w8, [x8, #2948]
   22e7c:	tbnz	w8, #2, 22f18 <scols_init_debug@@SMARTCOLS_2.25+0xf888>
   22e80:	mov	w8, #0x1                   	// #1
   22e84:	cbnz	w8, 22efc <scols_init_debug@@SMARTCOLS_2.25+0xf86c>
   22e88:	b	22f00 <scols_init_debug@@SMARTCOLS_2.25+0xf870>
   22e8c:	mov	x0, x22
   22e90:	mov	x1, x23
   22e94:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   22e98:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   22e9c:	ldrb	w8, [x8, #2948]
   22ea0:	mov	w20, w0
   22ea4:	tbz	w8, #2, 22efc <scols_init_debug@@SMARTCOLS_2.25+0xf86c>
   22ea8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   22eac:	ldr	x8, [x8, #4016]
   22eb0:	ldr	x19, [x8]
   22eb4:	bl	7860 <getpid@plt>
   22eb8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   22ebc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22ec0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22ec4:	mov	w2, w0
   22ec8:	add	x1, x1, #0xd83
   22ecc:	add	x3, x3, #0xbb9
   22ed0:	add	x4, x4, #0x265
   22ed4:	mov	x0, x19
   22ed8:	bl	8350 <fprintf@plt>
   22edc:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22ee0:	add	x0, x0, #0xd02
   22ee4:	mov	x1, x22
   22ee8:	mov	w2, w20
   22eec:	bl	22c8c <scols_init_debug@@SMARTCOLS_2.25+0xf5fc>
   22ef0:	b	22efc <scols_init_debug@@SMARTCOLS_2.25+0xf86c>
   22ef4:	mov	w8, wzr
   22ef8:	cbz	w8, 22f00 <scols_init_debug@@SMARTCOLS_2.25+0xf870>
   22efc:	mov	w19, w20
   22f00:	mov	w0, w19
   22f04:	ldp	x20, x19, [sp, #48]
   22f08:	ldp	x22, x21, [sp, #32]
   22f0c:	ldr	x23, [sp, #16]
   22f10:	ldp	x29, x30, [sp], #64
   22f14:	ret
   22f18:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   22f1c:	ldr	x8, [x8, #4016]
   22f20:	ldr	x23, [x8]
   22f24:	bl	7860 <getpid@plt>
   22f28:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   22f2c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22f30:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22f34:	mov	w2, w0
   22f38:	add	x1, x1, #0xd83
   22f3c:	add	x3, x3, #0xbb9
   22f40:	add	x4, x4, #0x265
   22f44:	mov	x0, x23
   22f48:	bl	8350 <fprintf@plt>
   22f4c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   22f50:	add	x1, x1, #0xd20
   22f54:	mov	x0, x21
   22f58:	mov	x2, x22
   22f5c:	mov	w3, w20
   22f60:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   22f64:	mov	w8, #0x1                   	// #1
   22f68:	cbnz	w8, 22efc <scols_init_debug@@SMARTCOLS_2.25+0xf86c>
   22f6c:	b	22f00 <scols_init_debug@@SMARTCOLS_2.25+0xf870>
   22f70:	sub	sp, sp, #0x50
   22f74:	stp	x24, x23, [sp, #32]
   22f78:	stp	x22, x21, [sp, #48]
   22f7c:	mov	x22, x2
   22f80:	mov	w24, w1
   22f84:	stp	x29, x30, [sp, #16]
   22f88:	stp	x20, x19, [sp, #64]
   22f8c:	add	x29, sp, #0x10
   22f90:	cbz	x0, 23018 <scols_init_debug@@SMARTCOLS_2.25+0xf988>
   22f94:	mov	x20, x0
   22f98:	bl	22734 <scols_init_debug@@SMARTCOLS_2.25+0xf0a4>
   22f9c:	mov	w19, w0
   22fa0:	stur	w0, [x29, #-4]
   22fa4:	tbnz	w0, #31, 230b4 <scols_init_debug@@SMARTCOLS_2.25+0xfa24>
   22fa8:	mov	x8, x22
   22fac:	ldrb	w9, [x8], #1
   22fb0:	mov	w0, w19
   22fb4:	mov	w2, w24
   22fb8:	cmp	w9, #0x2f
   22fbc:	csel	x22, x8, x22, eq  // eq = none
   22fc0:	mov	x1, x22
   22fc4:	bl	8200 <openat@plt>
   22fc8:	mov	w23, w0
   22fcc:	tbz	w0, #31, 2307c <scols_init_debug@@SMARTCOLS_2.25+0xf9ec>
   22fd0:	bl	8220 <__errno_location@plt>
   22fd4:	ldr	w8, [x0]
   22fd8:	cmp	w8, #0x2
   22fdc:	b.ne	2307c <scols_init_debug@@SMARTCOLS_2.25+0xf9ec>  // b.any
   22fe0:	ldr	x8, [x20, #4144]
   22fe4:	cbz	x8, 2307c <scols_init_debug@@SMARTCOLS_2.25+0xf9ec>
   22fe8:	sub	x2, x29, #0x4
   22fec:	mov	x0, x20
   22ff0:	mov	x1, x22
   22ff4:	blr	x8
   22ff8:	mov	w21, w23
   22ffc:	cbnz	w0, 23080 <scols_init_debug@@SMARTCOLS_2.25+0xf9f0>
   23000:	ldur	w0, [x29, #-4]
   23004:	mov	x1, x22
   23008:	mov	w2, w24
   2300c:	bl	8200 <openat@plt>
   23010:	mov	w21, w0
   23014:	b	23080 <scols_init_debug@@SMARTCOLS_2.25+0xf9f0>
   23018:	mov	x0, x22
   2301c:	mov	w1, w24
   23020:	bl	7940 <open@plt>
   23024:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   23028:	ldrb	w8, [x8, #2948]
   2302c:	mov	w21, w0
   23030:	tbz	w8, #2, 23094 <scols_init_debug@@SMARTCOLS_2.25+0xfa04>
   23034:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   23038:	ldr	x8, [x8, #4016]
   2303c:	ldr	x19, [x8]
   23040:	bl	7860 <getpid@plt>
   23044:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   23048:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2304c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   23050:	mov	w2, w0
   23054:	add	x1, x1, #0xd83
   23058:	add	x3, x3, #0xbb9
   2305c:	add	x4, x4, #0x265
   23060:	mov	x0, x19
   23064:	bl	8350 <fprintf@plt>
   23068:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2306c:	add	x0, x0, #0xd32
   23070:	mov	x1, x22
   23074:	bl	22c8c <scols_init_debug@@SMARTCOLS_2.25+0xf5fc>
   23078:	b	23094 <scols_init_debug@@SMARTCOLS_2.25+0xfa04>
   2307c:	mov	w21, w23
   23080:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   23084:	ldrb	w8, [x8, #2948]
   23088:	tbnz	w8, #2, 230c0 <scols_init_debug@@SMARTCOLS_2.25+0xfa30>
   2308c:	mov	w8, #0x1                   	// #1
   23090:	cbz	w8, 23098 <scols_init_debug@@SMARTCOLS_2.25+0xfa08>
   23094:	mov	w19, w21
   23098:	mov	w0, w19
   2309c:	ldp	x20, x19, [sp, #64]
   230a0:	ldp	x22, x21, [sp, #48]
   230a4:	ldp	x24, x23, [sp, #32]
   230a8:	ldp	x29, x30, [sp, #16]
   230ac:	add	sp, sp, #0x50
   230b0:	ret
   230b4:	mov	w8, wzr
   230b8:	cbnz	w8, 23094 <scols_init_debug@@SMARTCOLS_2.25+0xfa04>
   230bc:	b	23098 <scols_init_debug@@SMARTCOLS_2.25+0xfa08>
   230c0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   230c4:	ldr	x8, [x8, #4016]
   230c8:	ldr	x24, [x8]
   230cc:	bl	7860 <getpid@plt>
   230d0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   230d4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   230d8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   230dc:	mov	w2, w0
   230e0:	add	x1, x1, #0xd83
   230e4:	add	x3, x3, #0xbb9
   230e8:	add	x4, x4, #0x265
   230ec:	mov	x0, x24
   230f0:	bl	8350 <fprintf@plt>
   230f4:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   230f8:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   230fc:	add	x8, x8, #0xd5b
   23100:	add	x9, x9, #0xc49
   23104:	cmp	w23, w21
   23108:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2310c:	csel	x3, x9, x8, eq  // eq = none
   23110:	add	x1, x1, #0xd4c
   23114:	mov	x0, x20
   23118:	mov	x2, x22
   2311c:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   23120:	mov	w8, #0x1                   	// #1
   23124:	cbnz	w8, 23094 <scols_init_debug@@SMARTCOLS_2.25+0xfa04>
   23128:	b	23098 <scols_init_debug@@SMARTCOLS_2.25+0xfa08>
   2312c:	sub	sp, sp, #0x40
   23130:	stp	x29, x30, [sp, #32]
   23134:	stp	x20, x19, [sp, #48]
   23138:	ldp	q1, q0, [x3]
   2313c:	mov	x8, x2
   23140:	mov	w19, w1
   23144:	mov	x2, sp
   23148:	mov	x1, x8
   2314c:	add	x29, sp, #0x20
   23150:	mov	x20, x0
   23154:	stp	q1, q0, [sp]
   23158:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   2315c:	cbz	x0, 23174 <scols_init_debug@@SMARTCOLS_2.25+0xfae4>
   23160:	mov	x2, x0
   23164:	mov	x0, x20
   23168:	mov	w1, w19
   2316c:	bl	22f70 <scols_init_debug@@SMARTCOLS_2.25+0xf8e0>
   23170:	b	23180 <scols_init_debug@@SMARTCOLS_2.25+0xfaf0>
   23174:	bl	8220 <__errno_location@plt>
   23178:	ldr	w8, [x0]
   2317c:	neg	w0, w8
   23180:	ldp	x20, x19, [sp, #48]
   23184:	ldp	x29, x30, [sp, #32]
   23188:	add	sp, sp, #0x40
   2318c:	ret
   23190:	sub	sp, sp, #0x100
   23194:	stp	x29, x30, [sp, #240]
   23198:	add	x29, sp, #0xf0
   2319c:	mov	x8, #0xffffffffffffffd8    	// #-40
   231a0:	mov	x9, sp
   231a4:	sub	x10, x29, #0x68
   231a8:	movk	x8, #0xff80, lsl #32
   231ac:	add	x11, x29, #0x10
   231b0:	add	x9, x9, #0x80
   231b4:	add	x10, x10, #0x28
   231b8:	stp	x9, x8, [x29, #-16]
   231bc:	stp	x11, x10, [x29, #-32]
   231c0:	stp	x3, x4, [x29, #-104]
   231c4:	stp	x5, x6, [x29, #-88]
   231c8:	stur	x7, [x29, #-72]
   231cc:	stp	q1, q2, [sp, #16]
   231d0:	str	q0, [sp]
   231d4:	ldp	q0, q1, [x29, #-32]
   231d8:	sub	x3, x29, #0x40
   231dc:	stp	q3, q4, [sp, #48]
   231e0:	stp	q5, q6, [sp, #80]
   231e4:	str	q7, [sp, #112]
   231e8:	stp	q0, q1, [x29, #-64]
   231ec:	bl	2312c <scols_init_debug@@SMARTCOLS_2.25+0xfa9c>
   231f0:	ldp	x29, x30, [sp, #240]
   231f4:	add	sp, sp, #0x100
   231f8:	ret
   231fc:	stp	x29, x30, [sp, #-48]!
   23200:	str	x21, [sp, #16]
   23204:	mov	x21, x0
   23208:	mov	x0, x1
   2320c:	stp	x20, x19, [sp, #32]
   23210:	mov	x29, sp
   23214:	mov	x20, x2
   23218:	mov	x19, x1
   2321c:	bl	23254 <scols_init_debug@@SMARTCOLS_2.25+0xfbc4>
   23220:	mov	w1, w0
   23224:	mov	x0, x21
   23228:	mov	x2, x20
   2322c:	bl	22f70 <scols_init_debug@@SMARTCOLS_2.25+0xf8e0>
   23230:	tbnz	w0, #31, 23240 <scols_init_debug@@SMARTCOLS_2.25+0xfbb0>
   23234:	mov	x1, x19
   23238:	bl	7a20 <fdopen@plt>
   2323c:	b	23244 <scols_init_debug@@SMARTCOLS_2.25+0xfbb4>
   23240:	mov	x0, xzr
   23244:	ldp	x20, x19, [sp, #32]
   23248:	ldr	x21, [sp, #16]
   2324c:	ldp	x29, x30, [sp], #48
   23250:	ret
   23254:	cbz	x0, 23350 <scols_init_debug@@SMARTCOLS_2.25+0xfcc0>
   23258:	mov	x8, x0
   2325c:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   23260:	mov	w0, wzr
   23264:	add	x8, x8, #0x1
   23268:	add	x9, x9, #0xb95
   2326c:	mov	w10, #0x402                 	// #1026
   23270:	mov	w11, #0x401                 	// #1025
   23274:	mov	w12, #0x202                 	// #514
   23278:	mov	w13, #0x201                 	// #513
   2327c:	b	23288 <scols_init_debug@@SMARTCOLS_2.25+0xfbf8>
   23280:	orr	w0, w0, #0x80000
   23284:	add	x8, x8, #0x1
   23288:	ldurb	w14, [x8, #-1]
   2328c:	sub	w15, w14, #0x61
   23290:	cmp	w15, #0x16
   23294:	b.hi	232d8 <scols_init_debug@@SMARTCOLS_2.25+0xfc48>  // b.pmore
   23298:	adr	x16, 23280 <scols_init_debug@@SMARTCOLS_2.25+0xfbf0>
   2329c:	ldrb	w17, [x9, x15]
   232a0:	add	x16, x16, x17, lsl #2
   232a4:	br	x16
   232a8:	ldrb	w15, [x8]
   232ac:	cmp	w15, #0x2b
   232b0:	b.ne	232e0 <scols_init_debug@@SMARTCOLS_2.25+0xfc50>  // b.any
   232b4:	orr	w0, w0, w10
   232b8:	add	x8, x8, #0x1
   232bc:	b	23288 <scols_init_debug@@SMARTCOLS_2.25+0xfbf8>
   232c0:	ldrb	w15, [x8]
   232c4:	cmp	w15, #0x2b
   232c8:	b.ne	232fc <scols_init_debug@@SMARTCOLS_2.25+0xfc6c>  // b.any
   232cc:	orr	w0, w0, #0x2
   232d0:	add	x8, x8, #0x1
   232d4:	b	23288 <scols_init_debug@@SMARTCOLS_2.25+0xfbf8>
   232d8:	cbnz	w14, 23284 <scols_init_debug@@SMARTCOLS_2.25+0xfbf4>
   232dc:	b	23350 <scols_init_debug@@SMARTCOLS_2.25+0xfcc0>
   232e0:	cmp	w14, #0x65
   232e4:	b.eq	23280 <scols_init_debug@@SMARTCOLS_2.25+0xfbf0>  // b.none
   232e8:	cmp	w14, #0x61
   232ec:	b.ne	23284 <scols_init_debug@@SMARTCOLS_2.25+0xfbf4>  // b.any
   232f0:	orr	w0, w0, w11
   232f4:	add	x8, x8, #0x1
   232f8:	b	23288 <scols_init_debug@@SMARTCOLS_2.25+0xfbf8>
   232fc:	cmp	w14, #0x61
   23300:	b.eq	232a8 <scols_init_debug@@SMARTCOLS_2.25+0xfc18>  // b.none
   23304:	cmp	w14, #0x65
   23308:	b.eq	23280 <scols_init_debug@@SMARTCOLS_2.25+0xfbf0>  // b.none
   2330c:	cmp	w14, #0x77
   23310:	b.ne	23284 <scols_init_debug@@SMARTCOLS_2.25+0xfbf4>  // b.any
   23314:	ldrb	w15, [x8]
   23318:	cmp	w15, #0x2b
   2331c:	b.ne	2332c <scols_init_debug@@SMARTCOLS_2.25+0xfc9c>  // b.any
   23320:	orr	w0, w0, w12
   23324:	add	x8, x8, #0x1
   23328:	b	23288 <scols_init_debug@@SMARTCOLS_2.25+0xfbf8>
   2332c:	cmp	w14, #0x61
   23330:	b.eq	232a8 <scols_init_debug@@SMARTCOLS_2.25+0xfc18>  // b.none
   23334:	cmp	w14, #0x65
   23338:	b.eq	23280 <scols_init_debug@@SMARTCOLS_2.25+0xfbf0>  // b.none
   2333c:	cmp	w14, #0x77
   23340:	b.ne	23284 <scols_init_debug@@SMARTCOLS_2.25+0xfbf4>  // b.any
   23344:	orr	w0, w0, w13
   23348:	add	x8, x8, #0x1
   2334c:	b	23288 <scols_init_debug@@SMARTCOLS_2.25+0xfbf8>
   23350:	ret
   23354:	sub	sp, sp, #0x40
   23358:	stp	x29, x30, [sp, #32]
   2335c:	stp	x20, x19, [sp, #48]
   23360:	ldp	q1, q0, [x3]
   23364:	mov	x8, x2
   23368:	mov	x19, x1
   2336c:	mov	x2, sp
   23370:	mov	x1, x8
   23374:	add	x29, sp, #0x20
   23378:	mov	x20, x0
   2337c:	stp	q1, q0, [sp]
   23380:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   23384:	cbz	x0, 23398 <scols_init_debug@@SMARTCOLS_2.25+0xfd08>
   23388:	mov	x2, x0
   2338c:	mov	x0, x20
   23390:	mov	x1, x19
   23394:	bl	231fc <scols_init_debug@@SMARTCOLS_2.25+0xfb6c>
   23398:	ldp	x20, x19, [sp, #48]
   2339c:	ldp	x29, x30, [sp, #32]
   233a0:	add	sp, sp, #0x40
   233a4:	ret
   233a8:	sub	sp, sp, #0x100
   233ac:	stp	x29, x30, [sp, #240]
   233b0:	add	x29, sp, #0xf0
   233b4:	mov	x8, #0xffffffffffffffd8    	// #-40
   233b8:	mov	x9, sp
   233bc:	sub	x10, x29, #0x68
   233c0:	movk	x8, #0xff80, lsl #32
   233c4:	add	x11, x29, #0x10
   233c8:	add	x9, x9, #0x80
   233cc:	add	x10, x10, #0x28
   233d0:	stp	x9, x8, [x29, #-16]
   233d4:	stp	x11, x10, [x29, #-32]
   233d8:	stp	x3, x4, [x29, #-104]
   233dc:	stp	x5, x6, [x29, #-88]
   233e0:	stur	x7, [x29, #-72]
   233e4:	stp	q1, q2, [sp, #16]
   233e8:	str	q0, [sp]
   233ec:	ldp	q0, q1, [x29, #-32]
   233f0:	sub	x3, x29, #0x40
   233f4:	stp	q3, q4, [sp, #48]
   233f8:	stp	q5, q6, [sp, #80]
   233fc:	str	q7, [sp, #112]
   23400:	stp	q0, q1, [x29, #-64]
   23404:	bl	23354 <scols_init_debug@@SMARTCOLS_2.25+0xfcc4>
   23408:	ldp	x29, x30, [sp, #240]
   2340c:	add	sp, sp, #0x100
   23410:	ret
   23414:	stp	x29, x30, [sp, #-48]!
   23418:	stp	x20, x19, [sp, #32]
   2341c:	mov	x19, x1
   23420:	mov	x20, x0
   23424:	str	x21, [sp, #16]
   23428:	mov	x29, sp
   2342c:	cbz	x1, 23468 <scols_init_debug@@SMARTCOLS_2.25+0xfdd8>
   23430:	mov	w1, #0x80000               	// #524288
   23434:	mov	x0, x20
   23438:	mov	x2, x19
   2343c:	bl	22f70 <scols_init_debug@@SMARTCOLS_2.25+0xf8e0>
   23440:	mov	w20, w0
   23444:	tbnz	w20, #31, 234b0 <scols_init_debug@@SMARTCOLS_2.25+0xfe20>
   23448:	mov	w0, w20
   2344c:	bl	7bf0 <fdopendir@plt>
   23450:	mov	x21, x0
   23454:	cbz	x0, 2349c <scols_init_debug@@SMARTCOLS_2.25+0xfe0c>
   23458:	cbnz	x19, 234b4 <scols_init_debug@@SMARTCOLS_2.25+0xfe24>
   2345c:	mov	x0, x21
   23460:	bl	7d30 <rewinddir@plt>
   23464:	b	234b4 <scols_init_debug@@SMARTCOLS_2.25+0xfe24>
   23468:	ldr	x8, [x20, #8]
   2346c:	cbz	x8, 234a8 <scols_init_debug@@SMARTCOLS_2.25+0xfe18>
   23470:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   23474:	ldrb	w8, [x8, #2948]
   23478:	tbnz	w8, #2, 234c8 <scols_init_debug@@SMARTCOLS_2.25+0xfe38>
   2347c:	mov	x0, x20
   23480:	bl	22734 <scols_init_debug@@SMARTCOLS_2.25+0xf0a4>
   23484:	tbnz	w0, #31, 234a8 <scols_init_debug@@SMARTCOLS_2.25+0xfe18>
   23488:	mov	w1, #0x3                   	// #3
   2348c:	bl	14cb0 <scols_init_debug@@SMARTCOLS_2.25+0x1620>
   23490:	mov	w20, w0
   23494:	tbz	w20, #31, 23448 <scols_init_debug@@SMARTCOLS_2.25+0xfdb8>
   23498:	b	234b0 <scols_init_debug@@SMARTCOLS_2.25+0xfe20>
   2349c:	mov	w0, w20
   234a0:	bl	7b90 <close@plt>
   234a4:	b	234b4 <scols_init_debug@@SMARTCOLS_2.25+0xfe24>
   234a8:	mov	w20, #0xffffffff            	// #-1
   234ac:	tbz	w20, #31, 23448 <scols_init_debug@@SMARTCOLS_2.25+0xfdb8>
   234b0:	mov	x21, xzr
   234b4:	mov	x0, x21
   234b8:	ldp	x20, x19, [sp, #32]
   234bc:	ldr	x21, [sp, #16]
   234c0:	ldp	x29, x30, [sp], #48
   234c4:	ret
   234c8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   234cc:	ldr	x8, [x8, #4016]
   234d0:	ldr	x21, [x8]
   234d4:	bl	7860 <getpid@plt>
   234d8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   234dc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   234e0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   234e4:	mov	w2, w0
   234e8:	add	x1, x1, #0xd83
   234ec:	add	x3, x3, #0xbb9
   234f0:	add	x4, x4, #0x265
   234f4:	mov	x0, x21
   234f8:	bl	8350 <fprintf@plt>
   234fc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   23500:	add	x1, x1, #0xd69
   23504:	mov	x0, x20
   23508:	bl	222b0 <scols_init_debug@@SMARTCOLS_2.25+0xec20>
   2350c:	b	2347c <scols_init_debug@@SMARTCOLS_2.25+0xfdec>
   23510:	sub	sp, sp, #0x40
   23514:	stp	x29, x30, [sp, #32]
   23518:	str	x19, [sp, #48]
   2351c:	ldp	q1, q0, [x2]
   23520:	mov	x2, sp
   23524:	add	x29, sp, #0x20
   23528:	mov	x19, x0
   2352c:	stp	q1, q0, [sp]
   23530:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   23534:	cbz	x0, 23544 <scols_init_debug@@SMARTCOLS_2.25+0xfeb4>
   23538:	mov	x1, x0
   2353c:	mov	x0, x19
   23540:	bl	23414 <scols_init_debug@@SMARTCOLS_2.25+0xfd84>
   23544:	ldr	x19, [sp, #48]
   23548:	ldp	x29, x30, [sp, #32]
   2354c:	add	sp, sp, #0x40
   23550:	ret
   23554:	sub	sp, sp, #0x100
   23558:	stp	x29, x30, [sp, #240]
   2355c:	add	x29, sp, #0xf0
   23560:	mov	x8, #0xffffffffffffffd0    	// #-48
   23564:	mov	x9, sp
   23568:	sub	x10, x29, #0x70
   2356c:	movk	x8, #0xff80, lsl #32
   23570:	add	x11, x29, #0x10
   23574:	add	x9, x9, #0x80
   23578:	add	x10, x10, #0x30
   2357c:	stp	x9, x8, [x29, #-16]
   23580:	stp	x11, x10, [x29, #-32]
   23584:	stp	x2, x3, [x29, #-112]
   23588:	stp	x4, x5, [x29, #-96]
   2358c:	stp	x6, x7, [x29, #-80]
   23590:	stp	q1, q2, [sp, #16]
   23594:	str	q0, [sp]
   23598:	ldp	q0, q1, [x29, #-32]
   2359c:	sub	x2, x29, #0x40
   235a0:	stp	q3, q4, [sp, #48]
   235a4:	stp	q5, q6, [sp, #80]
   235a8:	str	q7, [sp, #112]
   235ac:	stp	q0, q1, [x29, #-64]
   235b0:	bl	23510 <scols_init_debug@@SMARTCOLS_2.25+0xfe80>
   235b4:	ldp	x29, x30, [sp, #240]
   235b8:	add	sp, sp, #0x100
   235bc:	ret
   235c0:	stp	x29, x30, [sp, #-48]!
   235c4:	stp	x20, x19, [sp, #32]
   235c8:	mov	x19, x2
   235cc:	mov	x20, x1
   235d0:	str	x21, [sp, #16]
   235d4:	mov	x29, sp
   235d8:	cbz	x3, 23608 <scols_init_debug@@SMARTCOLS_2.25+0xff78>
   235dc:	mov	x21, x3
   235e0:	bl	22734 <scols_init_debug@@SMARTCOLS_2.25+0xf0a4>
   235e4:	tbnz	w0, #31, 23620 <scols_init_debug@@SMARTCOLS_2.25+0xff90>
   235e8:	mov	x8, x21
   235ec:	ldrb	w9, [x8], #1
   235f0:	mov	x2, x20
   235f4:	mov	x3, x19
   235f8:	cmp	w9, #0x2f
   235fc:	csel	x1, x8, x21, eq  // eq = none
   23600:	bl	83d0 <readlinkat@plt>
   23604:	b	23634 <scols_init_debug@@SMARTCOLS_2.25+0xffa4>
   23608:	bl	22848 <scols_init_debug@@SMARTCOLS_2.25+0xf1b8>
   2360c:	cbz	x0, 23628 <scols_init_debug@@SMARTCOLS_2.25+0xff98>
   23610:	mov	x1, x20
   23614:	mov	x2, x19
   23618:	bl	7670 <readlink@plt>
   2361c:	b	23634 <scols_init_debug@@SMARTCOLS_2.25+0xffa4>
   23620:	sxtw	x0, w0
   23624:	b	23634 <scols_init_debug@@SMARTCOLS_2.25+0xffa4>
   23628:	bl	8220 <__errno_location@plt>
   2362c:	ldrsw	x8, [x0]
   23630:	neg	x0, x8
   23634:	ldp	x20, x19, [sp, #32]
   23638:	ldr	x21, [sp, #16]
   2363c:	ldp	x29, x30, [sp], #48
   23640:	ret
   23644:	sub	sp, sp, #0x110
   23648:	stp	x29, x30, [sp, #224]
   2364c:	add	x29, sp, #0xe0
   23650:	mov	x8, #0xffffffffffffffe0    	// #-32
   23654:	mov	x9, sp
   23658:	sub	x10, x29, #0x60
   2365c:	movk	x8, #0xff80, lsl #32
   23660:	add	x11, x29, #0x30
   23664:	add	x9, x9, #0x80
   23668:	add	x10, x10, #0x20
   2366c:	stp	x9, x8, [x29, #-16]
   23670:	stp	x11, x10, [x29, #-32]
   23674:	stp	x4, x5, [x29, #-96]
   23678:	stp	x6, x7, [x29, #-80]
   2367c:	stp	q0, q1, [sp]
   23680:	ldp	q0, q1, [x29, #-32]
   23684:	stp	x20, x19, [sp, #256]
   23688:	mov	x19, x2
   2368c:	mov	x20, x1
   23690:	sub	x2, x29, #0x40
   23694:	mov	x1, x3
   23698:	stp	x28, x21, [sp, #240]
   2369c:	mov	x21, x0
   236a0:	stp	q2, q3, [sp, #32]
   236a4:	stp	q4, q5, [sp, #64]
   236a8:	stp	q6, q7, [sp, #96]
   236ac:	stp	q0, q1, [x29, #-64]
   236b0:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   236b4:	cbz	x0, 236d0 <scols_init_debug@@SMARTCOLS_2.25+0x10040>
   236b8:	mov	x3, x0
   236bc:	mov	x0, x21
   236c0:	mov	x1, x20
   236c4:	mov	x2, x19
   236c8:	bl	235c0 <scols_init_debug@@SMARTCOLS_2.25+0xff30>
   236cc:	b	236dc <scols_init_debug@@SMARTCOLS_2.25+0x1004c>
   236d0:	bl	8220 <__errno_location@plt>
   236d4:	ldrsw	x8, [x0]
   236d8:	neg	x0, x8
   236dc:	ldp	x20, x19, [sp, #256]
   236e0:	ldp	x28, x21, [sp, #240]
   236e4:	ldp	x29, x30, [sp, #224]
   236e8:	add	sp, sp, #0x110
   236ec:	ret
   236f0:	stp	x29, x30, [sp, #-64]!
   236f4:	stp	x22, x21, [sp, #32]
   236f8:	stp	x20, x19, [sp, #48]
   236fc:	mov	x20, x2
   23700:	mov	x21, x1
   23704:	mov	w1, #0x80000               	// #524288
   23708:	mov	x2, x3
   2370c:	str	x23, [sp, #16]
   23710:	mov	x29, sp
   23714:	mov	x22, x3
   23718:	bl	22f70 <scols_init_debug@@SMARTCOLS_2.25+0xf8e0>
   2371c:	tbnz	w0, #31, 23760 <scols_init_debug@@SMARTCOLS_2.25+0x100d0>
   23720:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   23724:	ldrb	w8, [x8, #2948]
   23728:	mov	w19, w0
   2372c:	tbnz	w8, #2, 23784 <scols_init_debug@@SMARTCOLS_2.25+0x100f4>
   23730:	mov	w0, w19
   23734:	mov	x1, x21
   23738:	mov	x2, x20
   2373c:	bl	237cc <scols_init_debug@@SMARTCOLS_2.25+0x1013c>
   23740:	mov	x20, x0
   23744:	bl	8220 <__errno_location@plt>
   23748:	ldr	w22, [x0]
   2374c:	mov	x21, x0
   23750:	mov	w0, w19
   23754:	bl	7b90 <close@plt>
   23758:	str	w22, [x21]
   2375c:	b	2376c <scols_init_debug@@SMARTCOLS_2.25+0x100dc>
   23760:	bl	8220 <__errno_location@plt>
   23764:	ldr	w8, [x0]
   23768:	neg	w20, w8
   2376c:	mov	w0, w20
   23770:	ldp	x20, x19, [sp, #48]
   23774:	ldp	x22, x21, [sp, #32]
   23778:	ldr	x23, [sp, #16]
   2377c:	ldp	x29, x30, [sp], #64
   23780:	ret
   23784:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   23788:	ldr	x8, [x8, #4016]
   2378c:	ldr	x23, [x8]
   23790:	bl	7860 <getpid@plt>
   23794:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   23798:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2379c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   237a0:	mov	w2, w0
   237a4:	add	x1, x1, #0xd83
   237a8:	add	x3, x3, #0xbb9
   237ac:	add	x4, x4, #0x265
   237b0:	mov	x0, x23
   237b4:	bl	8350 <fprintf@plt>
   237b8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   237bc:	add	x0, x0, #0xd7c
   237c0:	mov	x1, x22
   237c4:	bl	22c8c <scols_init_debug@@SMARTCOLS_2.25+0xf5fc>
   237c8:	b	23730 <scols_init_debug@@SMARTCOLS_2.25+0x100a0>
   237cc:	stp	x29, x30, [sp, #-64]!
   237d0:	stp	x22, x21, [sp, #32]
   237d4:	stp	x20, x19, [sp, #48]
   237d8:	mov	x20, x1
   237dc:	mov	w21, w0
   237e0:	mov	x0, x1
   237e4:	mov	w1, wzr
   237e8:	stp	x24, x23, [sp, #16]
   237ec:	mov	x29, sp
   237f0:	mov	x19, x2
   237f4:	bl	7a10 <memset@plt>
   237f8:	cmp	x19, #0x0
   237fc:	cset	w23, eq  // eq = none
   23800:	mov	x22, xzr
   23804:	cbz	x19, 23874 <scols_init_debug@@SMARTCOLS_2.25+0x101e4>
   23808:	mov	w24, #0x6                   	// #6
   2380c:	mov	w0, w21
   23810:	mov	x1, x20
   23814:	mov	x2, x19
   23818:	bl	7fb0 <read@plt>
   2381c:	cmp	x0, #0x0
   23820:	b.gt	23854 <scols_init_debug@@SMARTCOLS_2.25+0x101c4>
   23824:	tbz	x0, #63, 2386c <scols_init_debug@@SMARTCOLS_2.25+0x101dc>
   23828:	bl	8220 <__errno_location@plt>
   2382c:	ldr	w8, [x0]
   23830:	cmp	w8, #0xb
   23834:	b.eq	23840 <scols_init_debug@@SMARTCOLS_2.25+0x101b0>  // b.none
   23838:	cmp	w8, #0x4
   2383c:	b.ne	2386c <scols_init_debug@@SMARTCOLS_2.25+0x101dc>  // b.any
   23840:	subs	w24, w24, #0x1
   23844:	b.eq	2386c <scols_init_debug@@SMARTCOLS_2.25+0x101dc>  // b.none
   23848:	bl	24aa8 <scols_init_debug@@SMARTCOLS_2.25+0x11418>
   2384c:	tbz	w23, #0, 2380c <scols_init_debug@@SMARTCOLS_2.25+0x1017c>
   23850:	b	23874 <scols_init_debug@@SMARTCOLS_2.25+0x101e4>
   23854:	subs	x19, x19, x0
   23858:	add	x20, x20, x0
   2385c:	add	x22, x0, x22
   23860:	cset	w23, eq  // eq = none
   23864:	cbnz	x19, 23808 <scols_init_debug@@SMARTCOLS_2.25+0x10178>
   23868:	b	23874 <scols_init_debug@@SMARTCOLS_2.25+0x101e4>
   2386c:	cmp	x22, #0x0
   23870:	csinv	x22, x22, xzr, ne  // ne = any
   23874:	mov	x0, x22
   23878:	ldp	x20, x19, [sp, #48]
   2387c:	ldp	x22, x21, [sp, #32]
   23880:	ldp	x24, x23, [sp, #16]
   23884:	ldp	x29, x30, [sp], #64
   23888:	ret
   2388c:	sub	sp, sp, #0x50
   23890:	stp	x29, x30, [sp, #32]
   23894:	str	x21, [sp, #48]
   23898:	stp	x20, x19, [sp, #64]
   2389c:	ldp	q1, q0, [x4]
   238a0:	mov	x19, x2
   238a4:	mov	x20, x1
   238a8:	mov	x2, sp
   238ac:	mov	x1, x3
   238b0:	add	x29, sp, #0x20
   238b4:	mov	x21, x0
   238b8:	stp	q1, q0, [sp]
   238bc:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   238c0:	cbz	x0, 238dc <scols_init_debug@@SMARTCOLS_2.25+0x1024c>
   238c4:	mov	x3, x0
   238c8:	mov	x0, x21
   238cc:	mov	x1, x20
   238d0:	mov	x2, x19
   238d4:	bl	236f0 <scols_init_debug@@SMARTCOLS_2.25+0x10060>
   238d8:	b	238e8 <scols_init_debug@@SMARTCOLS_2.25+0x10258>
   238dc:	bl	8220 <__errno_location@plt>
   238e0:	ldr	w8, [x0]
   238e4:	neg	w0, w8
   238e8:	ldp	x20, x19, [sp, #64]
   238ec:	ldr	x21, [sp, #48]
   238f0:	ldp	x29, x30, [sp, #32]
   238f4:	add	sp, sp, #0x50
   238f8:	ret
   238fc:	sub	sp, sp, #0xf0
   23900:	stp	x29, x30, [sp, #224]
   23904:	add	x29, sp, #0xe0
   23908:	mov	x8, #0xffffffffffffffe0    	// #-32
   2390c:	mov	x9, sp
   23910:	sub	x10, x29, #0x60
   23914:	movk	x8, #0xff80, lsl #32
   23918:	add	x11, x29, #0x10
   2391c:	add	x9, x9, #0x80
   23920:	add	x10, x10, #0x20
   23924:	stp	x9, x8, [x29, #-16]
   23928:	stp	x11, x10, [x29, #-32]
   2392c:	stp	x4, x5, [x29, #-96]
   23930:	stp	x6, x7, [x29, #-80]
   23934:	stp	q0, q1, [sp]
   23938:	ldp	q0, q1, [x29, #-32]
   2393c:	sub	x4, x29, #0x40
   23940:	stp	q2, q3, [sp, #32]
   23944:	stp	q4, q5, [sp, #64]
   23948:	stp	q6, q7, [sp, #96]
   2394c:	stp	q0, q1, [x29, #-64]
   23950:	bl	2388c <scols_init_debug@@SMARTCOLS_2.25+0x101fc>
   23954:	ldp	x29, x30, [sp, #224]
   23958:	add	sp, sp, #0xf0
   2395c:	ret
   23960:	stp	x29, x30, [sp, #-48]!
   23964:	str	x28, [sp, #16]
   23968:	stp	x20, x19, [sp, #32]
   2396c:	mov	x29, sp
   23970:	sub	sp, sp, #0x2, lsl #12
   23974:	cbz	x1, 239d8 <scols_init_debug@@SMARTCOLS_2.25+0x10348>
   23978:	mov	x3, x2
   2397c:	mov	x19, x1
   23980:	str	xzr, [x1]
   23984:	mov	x1, sp
   23988:	mov	w2, #0x1fff                	// #8191
   2398c:	bl	236f0 <scols_init_debug@@SMARTCOLS_2.25+0x10060>
   23990:	mov	w20, w0
   23994:	tbnz	w0, #31, 239dc <scols_init_debug@@SMARTCOLS_2.25+0x1034c>
   23998:	cbz	w20, 239b4 <scols_init_debug@@SMARTCOLS_2.25+0x10324>
   2399c:	mov	x8, sp
   239a0:	add	x8, x8, w20, sxtw
   239a4:	ldurb	w8, [x8, #-1]
   239a8:	cmp	w8, #0xa
   239ac:	cset	w8, eq  // eq = none
   239b0:	sub	w20, w20, w8
   239b4:	mov	x8, sp
   239b8:	mov	x0, sp
   239bc:	strb	wzr, [x8, w20, sxtw]
   239c0:	bl	7b50 <strdup@plt>
   239c4:	cmp	x0, #0x0
   239c8:	mov	w8, #0xfffffff4            	// #-12
   239cc:	csel	w20, w8, w20, eq  // eq = none
   239d0:	str	x0, [x19]
   239d4:	b	239dc <scols_init_debug@@SMARTCOLS_2.25+0x1034c>
   239d8:	mov	w20, #0xffffffea            	// #-22
   239dc:	mov	w0, w20
   239e0:	add	sp, sp, #0x2, lsl #12
   239e4:	ldp	x20, x19, [sp, #32]
   239e8:	ldr	x28, [sp, #16]
   239ec:	ldp	x29, x30, [sp], #48
   239f0:	ret
   239f4:	sub	sp, sp, #0x120
   239f8:	stp	x29, x30, [sp, #240]
   239fc:	add	x29, sp, #0xf0
   23a00:	mov	x9, #0xffffffffffffffd8    	// #-40
   23a04:	mov	x10, sp
   23a08:	sub	x11, x29, #0x68
   23a0c:	movk	x9, #0xff80, lsl #32
   23a10:	add	x12, x29, #0x30
   23a14:	add	x10, x10, #0x80
   23a18:	add	x11, x11, #0x28
   23a1c:	stp	x10, x9, [x29, #-16]
   23a20:	stp	x12, x11, [x29, #-32]
   23a24:	stp	x3, x4, [x29, #-104]
   23a28:	stp	x5, x6, [x29, #-88]
   23a2c:	stur	x7, [x29, #-72]
   23a30:	stp	q1, q2, [sp, #16]
   23a34:	str	q0, [sp]
   23a38:	ldp	q0, q1, [x29, #-32]
   23a3c:	mov	x8, x2
   23a40:	stp	x20, x19, [sp, #272]
   23a44:	mov	x19, x1
   23a48:	sub	x2, x29, #0x40
   23a4c:	mov	x1, x8
   23a50:	str	x28, [sp, #256]
   23a54:	mov	x20, x0
   23a58:	stp	q3, q4, [sp, #48]
   23a5c:	stp	q5, q6, [sp, #80]
   23a60:	str	q7, [sp, #112]
   23a64:	stp	q0, q1, [x29, #-64]
   23a68:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   23a6c:	cbz	x0, 23a84 <scols_init_debug@@SMARTCOLS_2.25+0x103f4>
   23a70:	mov	x2, x0
   23a74:	mov	x0, x20
   23a78:	mov	x1, x19
   23a7c:	bl	23960 <scols_init_debug@@SMARTCOLS_2.25+0x102d0>
   23a80:	b	23a90 <scols_init_debug@@SMARTCOLS_2.25+0x10400>
   23a84:	bl	8220 <__errno_location@plt>
   23a88:	ldr	w8, [x0]
   23a8c:	neg	w0, w8
   23a90:	ldp	x20, x19, [sp, #272]
   23a94:	ldr	x28, [sp, #256]
   23a98:	ldp	x29, x30, [sp, #240]
   23a9c:	add	sp, sp, #0x120
   23aa0:	ret
   23aa4:	stp	x29, x30, [sp, #-32]!
   23aa8:	sub	x2, x2, #0x1
   23aac:	str	x19, [sp, #16]
   23ab0:	mov	x29, sp
   23ab4:	mov	x19, x1
   23ab8:	bl	236f0 <scols_init_debug@@SMARTCOLS_2.25+0x10060>
   23abc:	tbnz	w0, #31, 23ae8 <scols_init_debug@@SMARTCOLS_2.25+0x10458>
   23ac0:	cbz	w0, 23ae0 <scols_init_debug@@SMARTCOLS_2.25+0x10450>
   23ac4:	add	x8, x19, w0, sxtw
   23ac8:	ldurb	w8, [x8, #-1]
   23acc:	cmp	w8, #0xa
   23ad0:	b.ne	23ae0 <scols_init_debug@@SMARTCOLS_2.25+0x10450>  // b.any
   23ad4:	sub	w8, w0, #0x1
   23ad8:	mov	w0, w8
   23adc:	b	23ae4 <scols_init_debug@@SMARTCOLS_2.25+0x10454>
   23ae0:	sub	w8, w0, #0x1
   23ae4:	strb	wzr, [x19, w8, sxtw]
   23ae8:	ldr	x19, [sp, #16]
   23aec:	ldp	x29, x30, [sp], #32
   23af0:	ret
   23af4:	sub	sp, sp, #0x110
   23af8:	stp	x29, x30, [sp, #224]
   23afc:	add	x29, sp, #0xe0
   23b00:	mov	x8, #0xffffffffffffffe0    	// #-32
   23b04:	mov	x9, sp
   23b08:	sub	x10, x29, #0x60
   23b0c:	movk	x8, #0xff80, lsl #32
   23b10:	add	x11, x29, #0x30
   23b14:	add	x9, x9, #0x80
   23b18:	add	x10, x10, #0x20
   23b1c:	stp	x9, x8, [x29, #-16]
   23b20:	stp	x11, x10, [x29, #-32]
   23b24:	stp	x4, x5, [x29, #-96]
   23b28:	stp	x6, x7, [x29, #-80]
   23b2c:	stp	q0, q1, [sp]
   23b30:	ldp	q0, q1, [x29, #-32]
   23b34:	stp	x20, x19, [sp, #256]
   23b38:	mov	x19, x2
   23b3c:	mov	x20, x1
   23b40:	sub	x2, x29, #0x40
   23b44:	mov	x1, x3
   23b48:	stp	x28, x21, [sp, #240]
   23b4c:	mov	x21, x0
   23b50:	stp	q2, q3, [sp, #32]
   23b54:	stp	q4, q5, [sp, #64]
   23b58:	stp	q6, q7, [sp, #96]
   23b5c:	stp	q0, q1, [x29, #-64]
   23b60:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   23b64:	cbz	x0, 23b80 <scols_init_debug@@SMARTCOLS_2.25+0x104f0>
   23b68:	mov	x3, x0
   23b6c:	mov	x0, x21
   23b70:	mov	x1, x20
   23b74:	mov	x2, x19
   23b78:	bl	23aa4 <scols_init_debug@@SMARTCOLS_2.25+0x10414>
   23b7c:	b	23b8c <scols_init_debug@@SMARTCOLS_2.25+0x104fc>
   23b80:	bl	8220 <__errno_location@plt>
   23b84:	ldr	w8, [x0]
   23b88:	neg	w0, w8
   23b8c:	ldp	x20, x19, [sp, #256]
   23b90:	ldp	x28, x21, [sp, #240]
   23b94:	ldp	x29, x30, [sp, #224]
   23b98:	add	sp, sp, #0x110
   23b9c:	ret
   23ba0:	sub	sp, sp, #0x130
   23ba4:	stp	x22, x21, [sp, #272]
   23ba8:	mov	x21, x1
   23bac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   23bb0:	stp	x29, x30, [sp, #240]
   23bb4:	stp	x20, x19, [sp, #288]
   23bb8:	add	x29, sp, #0xf0
   23bbc:	mov	x19, x2
   23bc0:	add	x1, x1, #0x32a
   23bc4:	mov	x2, x21
   23bc8:	str	x28, [sp, #256]
   23bcc:	stp	x3, x4, [x29, #-104]
   23bd0:	stp	x5, x6, [x29, #-88]
   23bd4:	stur	x7, [x29, #-72]
   23bd8:	stp	q1, q2, [sp, #16]
   23bdc:	stp	q3, q4, [sp, #48]
   23be0:	str	q0, [sp]
   23be4:	stp	q5, q6, [sp, #80]
   23be8:	str	q7, [sp, #112]
   23bec:	bl	231fc <scols_init_debug@@SMARTCOLS_2.25+0xfb6c>
   23bf0:	cbz	x0, 23c50 <scols_init_debug@@SMARTCOLS_2.25+0x105c0>
   23bf4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   23bf8:	ldrb	w8, [x8, #2948]
   23bfc:	mov	x20, x0
   23c00:	tbnz	w8, #2, 23c70 <scols_init_debug@@SMARTCOLS_2.25+0x105e0>
   23c04:	mov	x8, #0xffffffffffffffd8    	// #-40
   23c08:	mov	x10, sp
   23c0c:	sub	x11, x29, #0x68
   23c10:	movk	x8, #0xff80, lsl #32
   23c14:	add	x9, x29, #0x40
   23c18:	add	x10, x10, #0x80
   23c1c:	add	x11, x11, #0x28
   23c20:	stp	x10, x8, [x29, #-16]
   23c24:	stp	x9, x11, [x29, #-32]
   23c28:	ldp	q0, q1, [x29, #-32]
   23c2c:	sub	x2, x29, #0x40
   23c30:	mov	x0, x20
   23c34:	mov	x1, x19
   23c38:	stp	q0, q1, [x29, #-64]
   23c3c:	bl	7ec0 <__isoc99_vfscanf@plt>
   23c40:	mov	w19, w0
   23c44:	mov	x0, x20
   23c48:	bl	7840 <fclose@plt>
   23c4c:	b	23c54 <scols_init_debug@@SMARTCOLS_2.25+0x105c4>
   23c50:	mov	w19, #0xffffffea            	// #-22
   23c54:	mov	w0, w19
   23c58:	ldp	x20, x19, [sp, #288]
   23c5c:	ldp	x22, x21, [sp, #272]
   23c60:	ldr	x28, [sp, #256]
   23c64:	ldp	x29, x30, [sp, #240]
   23c68:	add	sp, sp, #0x130
   23c6c:	ret
   23c70:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   23c74:	ldr	x8, [x8, #4016]
   23c78:	ldr	x22, [x8]
   23c7c:	bl	7860 <getpid@plt>
   23c80:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   23c84:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   23c88:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   23c8c:	mov	w2, w0
   23c90:	add	x1, x1, #0xd83
   23c94:	add	x3, x3, #0xbb9
   23c98:	add	x4, x4, #0x265
   23c9c:	mov	x0, x22
   23ca0:	bl	8350 <fprintf@plt>
   23ca4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   23ca8:	add	x0, x0, #0xd8a
   23cac:	mov	x1, x19
   23cb0:	mov	x2, x21
   23cb4:	bl	22c8c <scols_init_debug@@SMARTCOLS_2.25+0xf5fc>
   23cb8:	b	23c04 <scols_init_debug@@SMARTCOLS_2.25+0x10574>
   23cbc:	sub	sp, sp, #0x100
   23cc0:	stp	x29, x30, [sp, #224]
   23cc4:	add	x29, sp, #0xe0
   23cc8:	stp	x20, x19, [sp, #240]
   23ccc:	stp	x4, x5, [x29, #-96]
   23cd0:	stp	x6, x7, [x29, #-80]
   23cd4:	stp	q0, q1, [sp]
   23cd8:	stp	q2, q3, [sp, #32]
   23cdc:	stp	q4, q5, [sp, #64]
   23ce0:	stp	q6, q7, [sp, #96]
   23ce4:	ldp	q1, q0, [x2]
   23ce8:	mov	x8, x1
   23cec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   23cf0:	mov	x19, x3
   23cf4:	add	x1, x1, #0x32a
   23cf8:	sub	x3, x29, #0x20
   23cfc:	mov	x2, x8
   23d00:	stp	q1, q0, [x29, #-32]
   23d04:	bl	23354 <scols_init_debug@@SMARTCOLS_2.25+0xfcc4>
   23d08:	cbz	x0, 23d58 <scols_init_debug@@SMARTCOLS_2.25+0x106c8>
   23d0c:	mov	x8, #0xffffffffffffffe0    	// #-32
   23d10:	mov	x10, sp
   23d14:	sub	x11, x29, #0x60
   23d18:	movk	x8, #0xff80, lsl #32
   23d1c:	add	x9, x29, #0x20
   23d20:	add	x10, x10, #0x80
   23d24:	add	x11, x11, #0x20
   23d28:	stp	x10, x8, [x29, #-16]
   23d2c:	stp	x9, x11, [x29, #-32]
   23d30:	ldp	q0, q1, [x29, #-32]
   23d34:	sub	x2, x29, #0x40
   23d38:	mov	x1, x19
   23d3c:	mov	x20, x0
   23d40:	stp	q0, q1, [x29, #-64]
   23d44:	bl	7ec0 <__isoc99_vfscanf@plt>
   23d48:	mov	w19, w0
   23d4c:	mov	x0, x20
   23d50:	bl	7840 <fclose@plt>
   23d54:	b	23d5c <scols_init_debug@@SMARTCOLS_2.25+0x106cc>
   23d58:	mov	w19, #0xffffffea            	// #-22
   23d5c:	mov	w0, w19
   23d60:	ldp	x20, x19, [sp, #240]
   23d64:	ldp	x29, x30, [sp, #224]
   23d68:	add	sp, sp, #0x100
   23d6c:	ret
   23d70:	stp	x29, x30, [sp, #-32]!
   23d74:	mov	x29, sp
   23d78:	mov	x8, x2
   23d7c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   23d80:	str	x19, [sp, #16]
   23d84:	mov	x19, x1
   23d88:	add	x2, x2, #0xd9c
   23d8c:	add	x3, x29, #0x18
   23d90:	mov	x1, x8
   23d94:	str	xzr, [x29, #24]
   23d98:	bl	23ba0 <scols_init_debug@@SMARTCOLS_2.25+0x10510>
   23d9c:	cmp	w0, #0x1
   23da0:	b.ne	23db8 <scols_init_debug@@SMARTCOLS_2.25+0x10728>  // b.any
   23da4:	mov	w0, wzr
   23da8:	cbz	x19, 23dbc <scols_init_debug@@SMARTCOLS_2.25+0x1072c>
   23dac:	ldr	x8, [x29, #24]
   23db0:	str	x8, [x19]
   23db4:	b	23dbc <scols_init_debug@@SMARTCOLS_2.25+0x1072c>
   23db8:	mov	w0, #0xffffffff            	// #-1
   23dbc:	ldr	x19, [sp, #16]
   23dc0:	ldp	x29, x30, [sp], #32
   23dc4:	ret
   23dc8:	sub	sp, sp, #0x120
   23dcc:	stp	x29, x30, [sp, #240]
   23dd0:	add	x29, sp, #0xf0
   23dd4:	mov	x9, #0xffffffffffffffd8    	// #-40
   23dd8:	mov	x10, sp
   23ddc:	sub	x11, x29, #0x68
   23de0:	movk	x9, #0xff80, lsl #32
   23de4:	add	x12, x29, #0x30
   23de8:	add	x10, x10, #0x80
   23dec:	add	x11, x11, #0x28
   23df0:	stp	x10, x9, [x29, #-16]
   23df4:	stp	x12, x11, [x29, #-32]
   23df8:	stp	x3, x4, [x29, #-104]
   23dfc:	stp	x5, x6, [x29, #-88]
   23e00:	stur	x7, [x29, #-72]
   23e04:	stp	q1, q2, [sp, #16]
   23e08:	str	q0, [sp]
   23e0c:	ldp	q0, q1, [x29, #-32]
   23e10:	mov	x8, x2
   23e14:	stp	x20, x19, [sp, #272]
   23e18:	mov	x19, x1
   23e1c:	sub	x2, x29, #0x40
   23e20:	mov	x1, x8
   23e24:	str	x28, [sp, #256]
   23e28:	mov	x20, x0
   23e2c:	stp	q3, q4, [sp, #48]
   23e30:	stp	q5, q6, [sp, #80]
   23e34:	str	q7, [sp, #112]
   23e38:	stp	q0, q1, [x29, #-64]
   23e3c:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   23e40:	cbz	x0, 23e58 <scols_init_debug@@SMARTCOLS_2.25+0x107c8>
   23e44:	mov	x2, x0
   23e48:	mov	x0, x20
   23e4c:	mov	x1, x19
   23e50:	bl	23d70 <scols_init_debug@@SMARTCOLS_2.25+0x106e0>
   23e54:	b	23e64 <scols_init_debug@@SMARTCOLS_2.25+0x107d4>
   23e58:	bl	8220 <__errno_location@plt>
   23e5c:	ldr	w8, [x0]
   23e60:	neg	w0, w8
   23e64:	ldp	x20, x19, [sp, #272]
   23e68:	ldr	x28, [sp, #256]
   23e6c:	ldp	x29, x30, [sp, #240]
   23e70:	add	sp, sp, #0x120
   23e74:	ret
   23e78:	stp	x29, x30, [sp, #-32]!
   23e7c:	mov	x29, sp
   23e80:	mov	x8, x2
   23e84:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   23e88:	str	x19, [sp, #16]
   23e8c:	mov	x19, x1
   23e90:	add	x2, x2, #0xbfe
   23e94:	add	x3, x29, #0x18
   23e98:	mov	x1, x8
   23e9c:	str	xzr, [x29, #24]
   23ea0:	bl	23ba0 <scols_init_debug@@SMARTCOLS_2.25+0x10510>
   23ea4:	cmp	w0, #0x1
   23ea8:	b.ne	23ec0 <scols_init_debug@@SMARTCOLS_2.25+0x10830>  // b.any
   23eac:	mov	w0, wzr
   23eb0:	cbz	x19, 23ec4 <scols_init_debug@@SMARTCOLS_2.25+0x10834>
   23eb4:	ldr	x8, [x29, #24]
   23eb8:	str	x8, [x19]
   23ebc:	b	23ec4 <scols_init_debug@@SMARTCOLS_2.25+0x10834>
   23ec0:	mov	w0, #0xffffffff            	// #-1
   23ec4:	ldr	x19, [sp, #16]
   23ec8:	ldp	x29, x30, [sp], #32
   23ecc:	ret
   23ed0:	sub	sp, sp, #0x120
   23ed4:	stp	x29, x30, [sp, #240]
   23ed8:	add	x29, sp, #0xf0
   23edc:	mov	x9, #0xffffffffffffffd8    	// #-40
   23ee0:	mov	x10, sp
   23ee4:	sub	x11, x29, #0x68
   23ee8:	movk	x9, #0xff80, lsl #32
   23eec:	add	x12, x29, #0x30
   23ef0:	add	x10, x10, #0x80
   23ef4:	add	x11, x11, #0x28
   23ef8:	stp	x10, x9, [x29, #-16]
   23efc:	stp	x12, x11, [x29, #-32]
   23f00:	stp	x3, x4, [x29, #-104]
   23f04:	stp	x5, x6, [x29, #-88]
   23f08:	stur	x7, [x29, #-72]
   23f0c:	stp	q1, q2, [sp, #16]
   23f10:	str	q0, [sp]
   23f14:	ldp	q0, q1, [x29, #-32]
   23f18:	mov	x8, x2
   23f1c:	stp	x20, x19, [sp, #272]
   23f20:	mov	x19, x1
   23f24:	sub	x2, x29, #0x40
   23f28:	mov	x1, x8
   23f2c:	str	x28, [sp, #256]
   23f30:	mov	x20, x0
   23f34:	stp	q3, q4, [sp, #48]
   23f38:	stp	q5, q6, [sp, #80]
   23f3c:	str	q7, [sp, #112]
   23f40:	stp	q0, q1, [x29, #-64]
   23f44:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   23f48:	cbz	x0, 23f60 <scols_init_debug@@SMARTCOLS_2.25+0x108d0>
   23f4c:	mov	x2, x0
   23f50:	mov	x0, x20
   23f54:	mov	x1, x19
   23f58:	bl	23e78 <scols_init_debug@@SMARTCOLS_2.25+0x107e8>
   23f5c:	b	23f6c <scols_init_debug@@SMARTCOLS_2.25+0x108dc>
   23f60:	bl	8220 <__errno_location@plt>
   23f64:	ldr	w8, [x0]
   23f68:	neg	w0, w8
   23f6c:	ldp	x20, x19, [sp, #272]
   23f70:	ldr	x28, [sp, #256]
   23f74:	ldp	x29, x30, [sp, #240]
   23f78:	add	sp, sp, #0x120
   23f7c:	ret
   23f80:	stp	x29, x30, [sp, #-32]!
   23f84:	mov	x29, sp
   23f88:	mov	x8, x2
   23f8c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   23f90:	str	x19, [sp, #16]
   23f94:	mov	x19, x1
   23f98:	add	x2, x2, #0x708
   23f9c:	add	x3, x29, #0x1c
   23fa0:	mov	x1, x8
   23fa4:	str	wzr, [x29, #28]
   23fa8:	bl	23ba0 <scols_init_debug@@SMARTCOLS_2.25+0x10510>
   23fac:	cmp	w0, #0x1
   23fb0:	b.ne	23fc8 <scols_init_debug@@SMARTCOLS_2.25+0x10938>  // b.any
   23fb4:	mov	w0, wzr
   23fb8:	cbz	x19, 23fcc <scols_init_debug@@SMARTCOLS_2.25+0x1093c>
   23fbc:	ldr	w8, [x29, #28]
   23fc0:	str	w8, [x19]
   23fc4:	b	23fcc <scols_init_debug@@SMARTCOLS_2.25+0x1093c>
   23fc8:	mov	w0, #0xffffffff            	// #-1
   23fcc:	ldr	x19, [sp, #16]
   23fd0:	ldp	x29, x30, [sp], #32
   23fd4:	ret
   23fd8:	sub	sp, sp, #0x120
   23fdc:	stp	x29, x30, [sp, #240]
   23fe0:	add	x29, sp, #0xf0
   23fe4:	mov	x9, #0xffffffffffffffd8    	// #-40
   23fe8:	mov	x10, sp
   23fec:	sub	x11, x29, #0x68
   23ff0:	movk	x9, #0xff80, lsl #32
   23ff4:	add	x12, x29, #0x30
   23ff8:	add	x10, x10, #0x80
   23ffc:	add	x11, x11, #0x28
   24000:	stp	x10, x9, [x29, #-16]
   24004:	stp	x12, x11, [x29, #-32]
   24008:	stp	x3, x4, [x29, #-104]
   2400c:	stp	x5, x6, [x29, #-88]
   24010:	stur	x7, [x29, #-72]
   24014:	stp	q1, q2, [sp, #16]
   24018:	str	q0, [sp]
   2401c:	ldp	q0, q1, [x29, #-32]
   24020:	mov	x8, x2
   24024:	stp	x20, x19, [sp, #272]
   24028:	mov	x19, x1
   2402c:	sub	x2, x29, #0x40
   24030:	mov	x1, x8
   24034:	str	x28, [sp, #256]
   24038:	mov	x20, x0
   2403c:	stp	q3, q4, [sp, #48]
   24040:	stp	q5, q6, [sp, #80]
   24044:	str	q7, [sp, #112]
   24048:	stp	q0, q1, [x29, #-64]
   2404c:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   24050:	cbz	x0, 24068 <scols_init_debug@@SMARTCOLS_2.25+0x109d8>
   24054:	mov	x2, x0
   24058:	mov	x0, x20
   2405c:	mov	x1, x19
   24060:	bl	23f80 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   24064:	b	24074 <scols_init_debug@@SMARTCOLS_2.25+0x109e4>
   24068:	bl	8220 <__errno_location@plt>
   2406c:	ldr	w8, [x0]
   24070:	neg	w0, w8
   24074:	ldp	x20, x19, [sp, #272]
   24078:	ldr	x28, [sp, #256]
   2407c:	ldp	x29, x30, [sp, #240]
   24080:	add	sp, sp, #0x120
   24084:	ret
   24088:	stp	x29, x30, [sp, #-32]!
   2408c:	mov	x29, sp
   24090:	mov	x8, x2
   24094:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   24098:	str	x19, [sp, #16]
   2409c:	mov	x19, x1
   240a0:	add	x2, x2, #0xeb8
   240a4:	add	x3, x29, #0x1c
   240a8:	mov	x1, x8
   240ac:	bl	23ba0 <scols_init_debug@@SMARTCOLS_2.25+0x10510>
   240b0:	cmp	w0, #0x1
   240b4:	b.ne	240cc <scols_init_debug@@SMARTCOLS_2.25+0x10a3c>  // b.any
   240b8:	mov	w0, wzr
   240bc:	cbz	x19, 240d0 <scols_init_debug@@SMARTCOLS_2.25+0x10a40>
   240c0:	ldr	w8, [x29, #28]
   240c4:	str	w8, [x19]
   240c8:	b	240d0 <scols_init_debug@@SMARTCOLS_2.25+0x10a40>
   240cc:	mov	w0, #0xffffffff            	// #-1
   240d0:	ldr	x19, [sp, #16]
   240d4:	ldp	x29, x30, [sp], #32
   240d8:	ret
   240dc:	sub	sp, sp, #0x120
   240e0:	stp	x29, x30, [sp, #240]
   240e4:	add	x29, sp, #0xf0
   240e8:	mov	x9, #0xffffffffffffffd8    	// #-40
   240ec:	mov	x10, sp
   240f0:	sub	x11, x29, #0x68
   240f4:	movk	x9, #0xff80, lsl #32
   240f8:	add	x12, x29, #0x30
   240fc:	add	x10, x10, #0x80
   24100:	add	x11, x11, #0x28
   24104:	stp	x10, x9, [x29, #-16]
   24108:	stp	x12, x11, [x29, #-32]
   2410c:	stp	x3, x4, [x29, #-104]
   24110:	stp	x5, x6, [x29, #-88]
   24114:	stur	x7, [x29, #-72]
   24118:	stp	q1, q2, [sp, #16]
   2411c:	str	q0, [sp]
   24120:	ldp	q0, q1, [x29, #-32]
   24124:	mov	x8, x2
   24128:	stp	x20, x19, [sp, #272]
   2412c:	mov	x19, x1
   24130:	sub	x2, x29, #0x40
   24134:	mov	x1, x8
   24138:	str	x28, [sp, #256]
   2413c:	mov	x20, x0
   24140:	stp	q3, q4, [sp, #48]
   24144:	stp	q5, q6, [sp, #80]
   24148:	str	q7, [sp, #112]
   2414c:	stp	q0, q1, [x29, #-64]
   24150:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   24154:	cbz	x0, 2416c <scols_init_debug@@SMARTCOLS_2.25+0x10adc>
   24158:	mov	x2, x0
   2415c:	mov	x0, x20
   24160:	mov	x1, x19
   24164:	bl	24088 <scols_init_debug@@SMARTCOLS_2.25+0x109f8>
   24168:	b	24178 <scols_init_debug@@SMARTCOLS_2.25+0x10ae8>
   2416c:	bl	8220 <__errno_location@plt>
   24170:	ldr	w8, [x0]
   24174:	neg	w0, w8
   24178:	ldp	x20, x19, [sp, #272]
   2417c:	ldr	x28, [sp, #256]
   24180:	ldp	x29, x30, [sp, #240]
   24184:	add	sp, sp, #0x120
   24188:	ret
   2418c:	stp	x29, x30, [sp, #-32]!
   24190:	mov	x29, sp
   24194:	mov	x8, x2
   24198:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2419c:	str	x19, [sp, #16]
   241a0:	mov	x19, x1
   241a4:	add	x2, x2, #0xe05
   241a8:	add	x3, x29, #0x1c
   241ac:	add	x4, x29, #0x18
   241b0:	mov	x1, x8
   241b4:	bl	23ba0 <scols_init_debug@@SMARTCOLS_2.25+0x10510>
   241b8:	cmp	w0, #0x2
   241bc:	b.ne	241dc <scols_init_debug@@SMARTCOLS_2.25+0x10b4c>  // b.any
   241c0:	cbz	x19, 241e4 <scols_init_debug@@SMARTCOLS_2.25+0x10b54>
   241c4:	ldp	w1, w0, [x29, #24]
   241c8:	bl	77c0 <gnu_dev_makedev@plt>
   241cc:	mov	x8, x0
   241d0:	mov	w0, wzr
   241d4:	str	x8, [x19]
   241d8:	b	241e8 <scols_init_debug@@SMARTCOLS_2.25+0x10b58>
   241dc:	mov	w0, #0xffffffff            	// #-1
   241e0:	b	241e8 <scols_init_debug@@SMARTCOLS_2.25+0x10b58>
   241e4:	mov	w0, wzr
   241e8:	ldr	x19, [sp, #16]
   241ec:	ldp	x29, x30, [sp], #32
   241f0:	ret
   241f4:	sub	sp, sp, #0x120
   241f8:	stp	x29, x30, [sp, #240]
   241fc:	add	x29, sp, #0xf0
   24200:	mov	x9, #0xffffffffffffffd8    	// #-40
   24204:	mov	x10, sp
   24208:	sub	x11, x29, #0x68
   2420c:	movk	x9, #0xff80, lsl #32
   24210:	add	x12, x29, #0x30
   24214:	add	x10, x10, #0x80
   24218:	add	x11, x11, #0x28
   2421c:	stp	x10, x9, [x29, #-16]
   24220:	stp	x12, x11, [x29, #-32]
   24224:	stp	x3, x4, [x29, #-104]
   24228:	stp	x5, x6, [x29, #-88]
   2422c:	stur	x7, [x29, #-72]
   24230:	stp	q1, q2, [sp, #16]
   24234:	str	q0, [sp]
   24238:	ldp	q0, q1, [x29, #-32]
   2423c:	mov	x8, x2
   24240:	stp	x20, x19, [sp, #272]
   24244:	mov	x19, x1
   24248:	sub	x2, x29, #0x40
   2424c:	mov	x1, x8
   24250:	str	x28, [sp, #256]
   24254:	mov	x20, x0
   24258:	stp	q3, q4, [sp, #48]
   2425c:	stp	q5, q6, [sp, #80]
   24260:	str	q7, [sp, #112]
   24264:	stp	q0, q1, [x29, #-64]
   24268:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   2426c:	cbz	x0, 24284 <scols_init_debug@@SMARTCOLS_2.25+0x10bf4>
   24270:	mov	x2, x0
   24274:	mov	x0, x20
   24278:	mov	x1, x19
   2427c:	bl	2418c <scols_init_debug@@SMARTCOLS_2.25+0x10afc>
   24280:	b	24290 <scols_init_debug@@SMARTCOLS_2.25+0x10c00>
   24284:	bl	8220 <__errno_location@plt>
   24288:	ldr	w8, [x0]
   2428c:	neg	w0, w8
   24290:	ldp	x20, x19, [sp, #272]
   24294:	ldr	x28, [sp, #256]
   24298:	ldp	x29, x30, [sp, #240]
   2429c:	add	sp, sp, #0x120
   242a0:	ret
   242a4:	stp	x29, x30, [sp, #-48]!
   242a8:	stp	x20, x19, [sp, #32]
   242ac:	mov	x20, x1
   242b0:	mov	w1, #0x1                   	// #1
   242b4:	movk	w1, #0x8, lsl #16
   242b8:	stp	x22, x21, [sp, #16]
   242bc:	mov	x29, sp
   242c0:	bl	22f70 <scols_init_debug@@SMARTCOLS_2.25+0xf8e0>
   242c4:	tbnz	w0, #31, 24304 <scols_init_debug@@SMARTCOLS_2.25+0x10c74>
   242c8:	mov	w19, w0
   242cc:	mov	x0, x20
   242d0:	bl	74c0 <strlen@plt>
   242d4:	mov	x2, x0
   242d8:	mov	w0, w19
   242dc:	mov	x1, x20
   242e0:	bl	24324 <scols_init_debug@@SMARTCOLS_2.25+0x10c94>
   242e4:	mov	w20, w0
   242e8:	bl	8220 <__errno_location@plt>
   242ec:	ldr	w22, [x0]
   242f0:	mov	x21, x0
   242f4:	mov	w0, w19
   242f8:	bl	7b90 <close@plt>
   242fc:	str	w22, [x21]
   24300:	b	24310 <scols_init_debug@@SMARTCOLS_2.25+0x10c80>
   24304:	bl	8220 <__errno_location@plt>
   24308:	ldr	w8, [x0]
   2430c:	neg	w20, w8
   24310:	mov	w0, w20
   24314:	ldp	x20, x19, [sp, #32]
   24318:	ldp	x22, x21, [sp, #16]
   2431c:	ldp	x29, x30, [sp], #48
   24320:	ret
   24324:	stp	x29, x30, [sp, #-48]!
   24328:	stp	x22, x21, [sp, #16]
   2432c:	stp	x20, x19, [sp, #32]
   24330:	mov	x19, x2
   24334:	mov	x20, x1
   24338:	mov	w21, w0
   2433c:	mov	x29, sp
   24340:	cbz	x19, 243b4 <scols_init_debug@@SMARTCOLS_2.25+0x10d24>
   24344:	bl	8220 <__errno_location@plt>
   24348:	mov	x22, x0
   2434c:	str	wzr, [x0]
   24350:	mov	w0, w21
   24354:	mov	x1, x20
   24358:	mov	x2, x19
   2435c:	bl	7c00 <write@plt>
   24360:	cmp	x0, #0x1
   24364:	b.lt	24390 <scols_init_debug@@SMARTCOLS_2.25+0x10d00>  // b.tstop
   24368:	subs	x19, x19, x0
   2436c:	add	x8, x20, x0
   24370:	csel	x20, x20, x8, eq  // eq = none
   24374:	ldr	w8, [x22]
   24378:	cmp	w8, #0xb
   2437c:	b.ne	24384 <scols_init_debug@@SMARTCOLS_2.25+0x10cf4>  // b.any
   24380:	bl	24aa8 <scols_init_debug@@SMARTCOLS_2.25+0x11418>
   24384:	mov	w8, #0x1                   	// #1
   24388:	tbnz	w8, #0, 24340 <scols_init_debug@@SMARTCOLS_2.25+0x10cb0>
   2438c:	b	243ac <scols_init_debug@@SMARTCOLS_2.25+0x10d1c>
   24390:	ldr	w8, [x22]
   24394:	cmp	w8, #0xb
   24398:	b.eq	24374 <scols_init_debug@@SMARTCOLS_2.25+0x10ce4>  // b.none
   2439c:	cmp	w8, #0x4
   243a0:	b.eq	24374 <scols_init_debug@@SMARTCOLS_2.25+0x10ce4>  // b.none
   243a4:	mov	w8, wzr
   243a8:	tbnz	w8, #0, 24340 <scols_init_debug@@SMARTCOLS_2.25+0x10cb0>
   243ac:	mov	w0, #0xffffffff            	// #-1
   243b0:	b	243b8 <scols_init_debug@@SMARTCOLS_2.25+0x10d28>
   243b4:	mov	w0, wzr
   243b8:	ldp	x20, x19, [sp, #32]
   243bc:	ldp	x22, x21, [sp, #16]
   243c0:	ldp	x29, x30, [sp], #48
   243c4:	ret
   243c8:	sub	sp, sp, #0x120
   243cc:	stp	x29, x30, [sp, #240]
   243d0:	add	x29, sp, #0xf0
   243d4:	mov	x9, #0xffffffffffffffd8    	// #-40
   243d8:	mov	x10, sp
   243dc:	sub	x11, x29, #0x68
   243e0:	movk	x9, #0xff80, lsl #32
   243e4:	add	x12, x29, #0x30
   243e8:	add	x10, x10, #0x80
   243ec:	add	x11, x11, #0x28
   243f0:	stp	x10, x9, [x29, #-16]
   243f4:	stp	x12, x11, [x29, #-32]
   243f8:	stp	x3, x4, [x29, #-104]
   243fc:	stp	x5, x6, [x29, #-88]
   24400:	stur	x7, [x29, #-72]
   24404:	stp	q1, q2, [sp, #16]
   24408:	str	q0, [sp]
   2440c:	ldp	q0, q1, [x29, #-32]
   24410:	mov	x8, x2
   24414:	stp	x20, x19, [sp, #272]
   24418:	mov	x19, x1
   2441c:	sub	x2, x29, #0x40
   24420:	mov	x1, x8
   24424:	str	x28, [sp, #256]
   24428:	mov	x20, x0
   2442c:	stp	q3, q4, [sp, #48]
   24430:	stp	q5, q6, [sp, #80]
   24434:	str	q7, [sp, #112]
   24438:	stp	q0, q1, [x29, #-64]
   2443c:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   24440:	cbz	x0, 24458 <scols_init_debug@@SMARTCOLS_2.25+0x10dc8>
   24444:	mov	x2, x0
   24448:	mov	x0, x20
   2444c:	mov	x1, x19
   24450:	bl	242a4 <scols_init_debug@@SMARTCOLS_2.25+0x10c14>
   24454:	b	24464 <scols_init_debug@@SMARTCOLS_2.25+0x10dd4>
   24458:	bl	8220 <__errno_location@plt>
   2445c:	ldr	w8, [x0]
   24460:	neg	w0, w8
   24464:	ldp	x20, x19, [sp, #272]
   24468:	ldr	x28, [sp, #256]
   2446c:	ldp	x29, x30, [sp, #240]
   24470:	add	sp, sp, #0x120
   24474:	ret
   24478:	sub	sp, sp, #0x50
   2447c:	stp	x20, x19, [sp, #64]
   24480:	mov	x20, x1
   24484:	mov	w1, #0x1                   	// #1
   24488:	movk	w1, #0x8, lsl #16
   2448c:	stp	x29, x30, [sp, #32]
   24490:	stp	x22, x21, [sp, #48]
   24494:	add	x29, sp, #0x20
   24498:	bl	22f70 <scols_init_debug@@SMARTCOLS_2.25+0xf8e0>
   2449c:	tbnz	w0, #31, 244d0 <scols_init_debug@@SMARTCOLS_2.25+0x10e40>
   244a0:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   244a4:	mov	w19, w0
   244a8:	add	x2, x2, #0xd9c
   244ac:	add	x0, sp, #0x8
   244b0:	mov	w1, #0x16                  	// #22
   244b4:	mov	x3, x20
   244b8:	bl	77b0 <snprintf@plt>
   244bc:	cmp	w0, #0x16
   244c0:	b.cc	244e0 <scols_init_debug@@SMARTCOLS_2.25+0x10e50>  // b.lo, b.ul, b.last
   244c4:	tbnz	w0, #31, 244f8 <scols_init_debug@@SMARTCOLS_2.25+0x10e68>
   244c8:	mov	w20, #0xfffffff9            	// #-7
   244cc:	b	24504 <scols_init_debug@@SMARTCOLS_2.25+0x10e74>
   244d0:	bl	8220 <__errno_location@plt>
   244d4:	ldr	w8, [x0]
   244d8:	neg	w20, w8
   244dc:	b	2451c <scols_init_debug@@SMARTCOLS_2.25+0x10e8c>
   244e0:	sxtw	x2, w0
   244e4:	add	x1, sp, #0x8
   244e8:	mov	w0, w19
   244ec:	bl	24324 <scols_init_debug@@SMARTCOLS_2.25+0x10c94>
   244f0:	mov	w20, w0
   244f4:	b	24504 <scols_init_debug@@SMARTCOLS_2.25+0x10e74>
   244f8:	bl	8220 <__errno_location@plt>
   244fc:	ldr	w8, [x0]
   24500:	neg	w20, w8
   24504:	bl	8220 <__errno_location@plt>
   24508:	ldr	w22, [x0]
   2450c:	mov	x21, x0
   24510:	mov	w0, w19
   24514:	bl	7b90 <close@plt>
   24518:	str	w22, [x21]
   2451c:	mov	w0, w20
   24520:	ldp	x20, x19, [sp, #64]
   24524:	ldp	x22, x21, [sp, #48]
   24528:	ldp	x29, x30, [sp, #32]
   2452c:	add	sp, sp, #0x50
   24530:	ret
   24534:	sub	sp, sp, #0x60
   24538:	stp	x20, x19, [sp, #80]
   2453c:	mov	x20, x1
   24540:	mov	w1, #0x1                   	// #1
   24544:	movk	w1, #0x8, lsl #16
   24548:	stp	x29, x30, [sp, #48]
   2454c:	stp	x22, x21, [sp, #64]
   24550:	add	x29, sp, #0x30
   24554:	bl	22f70 <scols_init_debug@@SMARTCOLS_2.25+0xf8e0>
   24558:	tbnz	w0, #31, 2458c <scols_init_debug@@SMARTCOLS_2.25+0x10efc>
   2455c:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   24560:	mov	w19, w0
   24564:	add	x2, x2, #0xbfe
   24568:	add	x0, sp, #0xc
   2456c:	mov	w1, #0x22                  	// #34
   24570:	mov	x3, x20
   24574:	bl	77b0 <snprintf@plt>
   24578:	cmp	w0, #0x22
   2457c:	b.cc	2459c <scols_init_debug@@SMARTCOLS_2.25+0x10f0c>  // b.lo, b.ul, b.last
   24580:	tbnz	w0, #31, 245b4 <scols_init_debug@@SMARTCOLS_2.25+0x10f24>
   24584:	mov	w20, #0xfffffff9            	// #-7
   24588:	b	245c0 <scols_init_debug@@SMARTCOLS_2.25+0x10f30>
   2458c:	bl	8220 <__errno_location@plt>
   24590:	ldr	w8, [x0]
   24594:	neg	w20, w8
   24598:	b	245d8 <scols_init_debug@@SMARTCOLS_2.25+0x10f48>
   2459c:	sxtw	x2, w0
   245a0:	add	x1, sp, #0xc
   245a4:	mov	w0, w19
   245a8:	bl	24324 <scols_init_debug@@SMARTCOLS_2.25+0x10c94>
   245ac:	mov	w20, w0
   245b0:	b	245c0 <scols_init_debug@@SMARTCOLS_2.25+0x10f30>
   245b4:	bl	8220 <__errno_location@plt>
   245b8:	ldr	w8, [x0]
   245bc:	neg	w20, w8
   245c0:	bl	8220 <__errno_location@plt>
   245c4:	ldr	w22, [x0]
   245c8:	mov	x21, x0
   245cc:	mov	w0, w19
   245d0:	bl	7b90 <close@plt>
   245d4:	str	w22, [x21]
   245d8:	mov	w0, w20
   245dc:	ldp	x20, x19, [sp, #80]
   245e0:	ldp	x22, x21, [sp, #64]
   245e4:	ldp	x29, x30, [sp, #48]
   245e8:	add	sp, sp, #0x60
   245ec:	ret
   245f0:	sub	sp, sp, #0x120
   245f4:	stp	x29, x30, [sp, #240]
   245f8:	add	x29, sp, #0xf0
   245fc:	mov	x9, #0xffffffffffffffd8    	// #-40
   24600:	mov	x10, sp
   24604:	sub	x11, x29, #0x68
   24608:	movk	x9, #0xff80, lsl #32
   2460c:	add	x12, x29, #0x30
   24610:	add	x10, x10, #0x80
   24614:	add	x11, x11, #0x28
   24618:	stp	x10, x9, [x29, #-16]
   2461c:	stp	x12, x11, [x29, #-32]
   24620:	stp	x3, x4, [x29, #-104]
   24624:	stp	x5, x6, [x29, #-88]
   24628:	stur	x7, [x29, #-72]
   2462c:	stp	q1, q2, [sp, #16]
   24630:	str	q0, [sp]
   24634:	ldp	q0, q1, [x29, #-32]
   24638:	mov	x8, x2
   2463c:	stp	x20, x19, [sp, #272]
   24640:	mov	x19, x1
   24644:	sub	x2, x29, #0x40
   24648:	mov	x1, x8
   2464c:	str	x28, [sp, #256]
   24650:	mov	x20, x0
   24654:	stp	q3, q4, [sp, #48]
   24658:	stp	q5, q6, [sp, #80]
   2465c:	str	q7, [sp, #112]
   24660:	stp	q0, q1, [x29, #-64]
   24664:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   24668:	cbz	x0, 24680 <scols_init_debug@@SMARTCOLS_2.25+0x10ff0>
   2466c:	mov	x2, x0
   24670:	mov	x0, x20
   24674:	mov	x1, x19
   24678:	bl	24534 <scols_init_debug@@SMARTCOLS_2.25+0x10ea4>
   2467c:	b	2468c <scols_init_debug@@SMARTCOLS_2.25+0x10ffc>
   24680:	bl	8220 <__errno_location@plt>
   24684:	ldr	w8, [x0]
   24688:	neg	w0, w8
   2468c:	ldp	x20, x19, [sp, #272]
   24690:	ldr	x28, [sp, #256]
   24694:	ldp	x29, x30, [sp, #240]
   24698:	add	sp, sp, #0x120
   2469c:	ret
   246a0:	stp	x29, x30, [sp, #-32]!
   246a4:	stp	x20, x19, [sp, #16]
   246a8:	mov	x29, sp
   246ac:	bl	23414 <scols_init_debug@@SMARTCOLS_2.25+0xfd84>
   246b0:	cbz	x0, 246d8 <scols_init_debug@@SMARTCOLS_2.25+0x11048>
   246b4:	mov	x20, x0
   246b8:	mov	w19, #0xffffffff            	// #-1
   246bc:	mov	x0, x20
   246c0:	bl	246ec <scols_init_debug@@SMARTCOLS_2.25+0x1105c>
   246c4:	add	w19, w19, #0x1
   246c8:	cbnz	x0, 246bc <scols_init_debug@@SMARTCOLS_2.25+0x1102c>
   246cc:	mov	x0, x20
   246d0:	bl	7b60 <closedir@plt>
   246d4:	b	246dc <scols_init_debug@@SMARTCOLS_2.25+0x1104c>
   246d8:	mov	w19, wzr
   246dc:	mov	w0, w19
   246e0:	ldp	x20, x19, [sp, #16]
   246e4:	ldp	x29, x30, [sp], #32
   246e8:	ret
   246ec:	stp	x29, x30, [sp, #-64]!
   246f0:	str	x23, [sp, #16]
   246f4:	stp	x22, x21, [sp, #32]
   246f8:	stp	x20, x19, [sp, #48]
   246fc:	mov	x29, sp
   24700:	mov	x19, x0
   24704:	bl	7b10 <readdir@plt>
   24708:	mov	x20, x0
   2470c:	cbz	x0, 24758 <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   24710:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   24714:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   24718:	add	x21, x21, #0xc2b
   2471c:	add	x22, x22, #0xc2a
   24720:	b	24734 <scols_init_debug@@SMARTCOLS_2.25+0x110a4>
   24724:	mov	x0, x19
   24728:	bl	7b10 <readdir@plt>
   2472c:	mov	x20, x0
   24730:	cbz	x0, 24758 <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   24734:	add	x23, x20, #0x13
   24738:	mov	x0, x23
   2473c:	mov	x1, x21
   24740:	bl	7cf0 <strcmp@plt>
   24744:	cbz	w0, 24724 <scols_init_debug@@SMARTCOLS_2.25+0x11094>
   24748:	mov	x0, x23
   2474c:	mov	x1, x22
   24750:	bl	7cf0 <strcmp@plt>
   24754:	cbz	w0, 24724 <scols_init_debug@@SMARTCOLS_2.25+0x11094>
   24758:	mov	x0, x20
   2475c:	ldp	x20, x19, [sp, #48]
   24760:	ldp	x22, x21, [sp, #32]
   24764:	ldr	x23, [sp, #16]
   24768:	ldp	x29, x30, [sp], #64
   2476c:	ret
   24770:	sub	sp, sp, #0x110
   24774:	stp	x29, x30, [sp, #240]
   24778:	add	x29, sp, #0xf0
   2477c:	mov	x8, #0xffffffffffffffd0    	// #-48
   24780:	mov	x9, sp
   24784:	sub	x10, x29, #0x70
   24788:	movk	x8, #0xff80, lsl #32
   2478c:	add	x11, x29, #0x20
   24790:	add	x9, x9, #0x80
   24794:	add	x10, x10, #0x30
   24798:	stp	x9, x8, [x29, #-16]
   2479c:	stp	x11, x10, [x29, #-32]
   247a0:	stp	x2, x3, [x29, #-112]
   247a4:	stp	x4, x5, [x29, #-96]
   247a8:	stp	x6, x7, [x29, #-80]
   247ac:	stp	q1, q2, [sp, #16]
   247b0:	str	q0, [sp]
   247b4:	ldp	q0, q1, [x29, #-32]
   247b8:	sub	x2, x29, #0x40
   247bc:	stp	x28, x19, [sp, #256]
   247c0:	mov	x19, x0
   247c4:	stp	q3, q4, [sp, #48]
   247c8:	stp	q5, q6, [sp, #80]
   247cc:	str	q7, [sp, #112]
   247d0:	stp	q0, q1, [x29, #-64]
   247d4:	bl	22a2c <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   247d8:	cbz	x0, 247ec <scols_init_debug@@SMARTCOLS_2.25+0x1115c>
   247dc:	mov	x1, x0
   247e0:	mov	x0, x19
   247e4:	bl	246a0 <scols_init_debug@@SMARTCOLS_2.25+0x11010>
   247e8:	b	247f8 <scols_init_debug@@SMARTCOLS_2.25+0x11168>
   247ec:	bl	8220 <__errno_location@plt>
   247f0:	ldr	w8, [x0]
   247f4:	neg	w0, w8
   247f8:	ldp	x28, x19, [sp, #256]
   247fc:	ldp	x29, x30, [sp, #240]
   24800:	add	sp, sp, #0x110
   24804:	ret
   24808:	cbz	x1, 2486c <scols_init_debug@@SMARTCOLS_2.25+0x111dc>
   2480c:	stp	x29, x30, [sp, #-32]!
   24810:	stp	x28, x19, [sp, #16]
   24814:	mov	x29, sp
   24818:	sub	sp, sp, #0x1, lsl #12
   2481c:	mov	x19, x2
   24820:	mov	x3, x0
   24824:	cbz	x0, 24850 <scols_init_debug@@SMARTCOLS_2.25+0x111c0>
   24828:	mov	x8, x1
   2482c:	ldrb	w9, [x8], #1
   24830:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   24834:	add	x2, x2, #0xcc7
   24838:	mov	x0, sp
   2483c:	cmp	w9, #0x2f
   24840:	csel	x4, x8, x1, eq  // eq = none
   24844:	mov	w1, #0x1000                	// #4096
   24848:	bl	77b0 <snprintf@plt>
   2484c:	mov	x1, sp
   24850:	mov	x0, x1
   24854:	mov	x1, x19
   24858:	bl	7890 <fopen@plt>
   2485c:	add	sp, sp, #0x1, lsl #12
   24860:	ldp	x28, x19, [sp, #16]
   24864:	ldp	x29, x30, [sp], #32
   24868:	ret
   2486c:	mov	x0, xzr
   24870:	ret
   24874:	sub	sp, sp, #0xf0
   24878:	stp	x29, x30, [sp, #224]
   2487c:	add	x29, sp, #0xe0
   24880:	mov	x9, #0xffffffffffffffe0    	// #-32
   24884:	mov	x10, sp
   24888:	sub	x11, x29, #0x60
   2488c:	movk	x9, #0xff80, lsl #32
   24890:	add	x12, x29, #0x10
   24894:	add	x10, x10, #0x80
   24898:	add	x11, x11, #0x20
   2489c:	stp	x10, x9, [x29, #-16]
   248a0:	stp	x12, x11, [x29, #-32]
   248a4:	stp	x4, x5, [x29, #-96]
   248a8:	stp	x6, x7, [x29, #-80]
   248ac:	stp	q0, q1, [sp]
   248b0:	ldp	q0, q1, [x29, #-32]
   248b4:	mov	x8, x3
   248b8:	sub	x5, x29, #0x40
   248bc:	mov	w3, wzr
   248c0:	mov	x4, x8
   248c4:	stp	q2, q3, [sp, #32]
   248c8:	stp	q4, q5, [sp, #64]
   248cc:	stp	q6, q7, [sp, #96]
   248d0:	stp	q0, q1, [x29, #-64]
   248d4:	bl	248e4 <scols_init_debug@@SMARTCOLS_2.25+0x11254>
   248d8:	ldp	x29, x30, [sp, #224]
   248dc:	add	sp, sp, #0xf0
   248e0:	ret
   248e4:	stp	x29, x30, [sp, #-80]!
   248e8:	str	x25, [sp, #16]
   248ec:	stp	x24, x23, [sp, #32]
   248f0:	stp	x22, x21, [sp, #48]
   248f4:	stp	x20, x19, [sp, #64]
   248f8:	mov	x29, sp
   248fc:	sub	sp, sp, #0x20
   24900:	lsl	w8, w2, #3
   24904:	sub	w23, w8, w2
   24908:	sxtw	x8, w23
   2490c:	add	x8, x8, #0xf
   24910:	and	x8, x8, #0xfffffffffffffff0
   24914:	mov	x9, sp
   24918:	mov	w20, w3
   2491c:	mov	w22, w2
   24920:	mov	x19, x1
   24924:	mov	x25, sp
   24928:	sub	x21, x9, x8
   2492c:	mov	sp, x21
   24930:	str	xzr, [x1]
   24934:	ldp	q1, q0, [x5]
   24938:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   2493c:	add	x1, x1, #0x32a
   24940:	sub	x3, x29, #0x20
   24944:	mov	x2, x4
   24948:	stp	q1, q0, [x29, #-32]
   2494c:	bl	23354 <scols_init_debug@@SMARTCOLS_2.25+0xfcc4>
   24950:	cbz	x0, 24974 <scols_init_debug@@SMARTCOLS_2.25+0x112e4>
   24954:	mov	x24, x0
   24958:	mov	x0, x21
   2495c:	mov	w1, w23
   24960:	mov	x2, x24
   24964:	bl	8360 <fgets@plt>
   24968:	cbz	x0, 24984 <scols_init_debug@@SMARTCOLS_2.25+0x112f4>
   2496c:	mov	w23, wzr
   24970:	b	24990 <scols_init_debug@@SMARTCOLS_2.25+0x11300>
   24974:	bl	8220 <__errno_location@plt>
   24978:	ldr	w8, [x0]
   2497c:	neg	w23, w8
   24980:	b	2499c <scols_init_debug@@SMARTCOLS_2.25+0x1130c>
   24984:	bl	8220 <__errno_location@plt>
   24988:	ldr	w8, [x0]
   2498c:	neg	w23, w8
   24990:	mov	x0, x24
   24994:	bl	7840 <fclose@plt>
   24998:	cbz	w23, 249c0 <scols_init_debug@@SMARTCOLS_2.25+0x11330>
   2499c:	mov	sp, x25
   249a0:	mov	w0, w23
   249a4:	mov	sp, x29
   249a8:	ldp	x20, x19, [sp, #64]
   249ac:	ldp	x22, x21, [sp, #48]
   249b0:	ldp	x24, x23, [sp, #32]
   249b4:	ldr	x25, [sp, #16]
   249b8:	ldp	x29, x30, [sp], #80
   249bc:	ret
   249c0:	mov	x0, x21
   249c4:	bl	74c0 <strlen@plt>
   249c8:	sub	x8, x0, #0x1
   249cc:	ldrb	w9, [x21, x8]
   249d0:	cmp	w9, #0xa
   249d4:	b.ne	249dc <scols_init_debug@@SMARTCOLS_2.25+0x1134c>  // b.any
   249d8:	strb	wzr, [x21, x8]
   249dc:	sub	x1, x29, #0x20
   249e0:	mov	w0, w22
   249e4:	mov	x2, xzr
   249e8:	bl	2184c <scols_init_debug@@SMARTCOLS_2.25+0xe1bc>
   249ec:	str	x0, [x19]
   249f0:	cbz	x0, 24a20 <scols_init_debug@@SMARTCOLS_2.25+0x11390>
   249f4:	ldur	x2, [x29, #-32]
   249f8:	mov	x1, x0
   249fc:	mov	x0, x21
   24a00:	cbz	w20, 24a28 <scols_init_debug@@SMARTCOLS_2.25+0x11398>
   24a04:	mov	w3, wzr
   24a08:	bl	21dcc <scols_init_debug@@SMARTCOLS_2.25+0xe73c>
   24a0c:	cbz	w0, 24a30 <scols_init_debug@@SMARTCOLS_2.25+0x113a0>
   24a10:	ldr	x0, [x19]
   24a14:	bl	218a8 <scols_init_debug@@SMARTCOLS_2.25+0xe218>
   24a18:	mov	w23, #0xffffffea            	// #-22
   24a1c:	b	2499c <scols_init_debug@@SMARTCOLS_2.25+0x1130c>
   24a20:	mov	w23, #0xfffffff4            	// #-12
   24a24:	b	2499c <scols_init_debug@@SMARTCOLS_2.25+0x1130c>
   24a28:	bl	21c18 <scols_init_debug@@SMARTCOLS_2.25+0xe588>
   24a2c:	cbnz	w0, 24a10 <scols_init_debug@@SMARTCOLS_2.25+0x11380>
   24a30:	mov	w23, wzr
   24a34:	b	2499c <scols_init_debug@@SMARTCOLS_2.25+0x1130c>
   24a38:	sub	sp, sp, #0xf0
   24a3c:	stp	x29, x30, [sp, #224]
   24a40:	add	x29, sp, #0xe0
   24a44:	mov	x9, #0xffffffffffffffe0    	// #-32
   24a48:	mov	x10, sp
   24a4c:	sub	x11, x29, #0x60
   24a50:	movk	x9, #0xff80, lsl #32
   24a54:	add	x12, x29, #0x10
   24a58:	add	x10, x10, #0x80
   24a5c:	add	x11, x11, #0x20
   24a60:	stp	x10, x9, [x29, #-16]
   24a64:	stp	x12, x11, [x29, #-32]
   24a68:	stp	x4, x5, [x29, #-96]
   24a6c:	stp	x6, x7, [x29, #-80]
   24a70:	stp	q0, q1, [sp]
   24a74:	ldp	q0, q1, [x29, #-32]
   24a78:	mov	x8, x3
   24a7c:	sub	x5, x29, #0x40
   24a80:	mov	w3, #0x1                   	// #1
   24a84:	mov	x4, x8
   24a88:	stp	q2, q3, [sp, #32]
   24a8c:	stp	q4, q5, [sp, #64]
   24a90:	stp	q6, q7, [sp, #96]
   24a94:	stp	q0, q1, [x29, #-64]
   24a98:	bl	248e4 <scols_init_debug@@SMARTCOLS_2.25+0x11254>
   24a9c:	ldp	x29, x30, [sp, #224]
   24aa0:	add	sp, sp, #0xf0
   24aa4:	ret
   24aa8:	sub	sp, sp, #0x20
   24aac:	mov	w8, #0xb280                	// #45696
   24ab0:	movk	w8, #0xee6, lsl #16
   24ab4:	mov	x0, sp
   24ab8:	mov	x1, xzr
   24abc:	stp	x29, x30, [sp, #16]
   24ac0:	add	x29, sp, #0x10
   24ac4:	stp	xzr, x8, [sp]
   24ac8:	bl	7e00 <nanosleep@plt>
   24acc:	ldp	x29, x30, [sp, #16]
   24ad0:	add	sp, sp, #0x20
   24ad4:	ret
   24ad8:	stp	x29, x30, [sp, #-32]!
   24adc:	stp	x28, x19, [sp, #16]
   24ae0:	mov	x29, sp
   24ae4:	sub	sp, sp, #0x1, lsl #12
   24ae8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   24aec:	mov	w2, w0
   24af0:	add	x1, x1, #0xda0
   24af4:	mov	x0, sp
   24af8:	bl	76a0 <sprintf@plt>
   24afc:	mov	w0, #0x8                   	// #8
   24b00:	bl	78d0 <malloc@plt>
   24b04:	mov	x19, x0
   24b08:	cbz	x0, 24b1c <scols_init_debug@@SMARTCOLS_2.25+0x1148c>
   24b0c:	mov	x0, sp
   24b10:	bl	76d0 <opendir@plt>
   24b14:	str	x0, [x19]
   24b18:	cbnz	x0, 24b28 <scols_init_debug@@SMARTCOLS_2.25+0x11498>
   24b1c:	mov	x0, x19
   24b20:	bl	7d90 <free@plt>
   24b24:	mov	x19, xzr
   24b28:	mov	x0, x19
   24b2c:	add	sp, sp, #0x1, lsl #12
   24b30:	ldp	x28, x19, [sp, #16]
   24b34:	ldp	x29, x30, [sp], #32
   24b38:	ret
   24b3c:	stp	x29, x30, [sp, #-32]!
   24b40:	str	x19, [sp, #16]
   24b44:	mov	x19, x0
   24b48:	mov	x29, sp
   24b4c:	cbz	x0, 24b5c <scols_init_debug@@SMARTCOLS_2.25+0x114cc>
   24b50:	ldr	x0, [x19]
   24b54:	cbz	x0, 24b5c <scols_init_debug@@SMARTCOLS_2.25+0x114cc>
   24b58:	bl	7b60 <closedir@plt>
   24b5c:	mov	x0, x19
   24b60:	bl	7d90 <free@plt>
   24b64:	ldr	x19, [sp, #16]
   24b68:	ldp	x29, x30, [sp], #32
   24b6c:	ret
   24b70:	sub	sp, sp, #0x40
   24b74:	stp	x20, x19, [sp, #48]
   24b78:	mov	x20, x0
   24b7c:	mov	w0, #0xffffffea            	// #-22
   24b80:	stp	x29, x30, [sp, #16]
   24b84:	stp	x22, x21, [sp, #32]
   24b88:	add	x29, sp, #0x10
   24b8c:	cbz	x20, 24c30 <scols_init_debug@@SMARTCOLS_2.25+0x115a0>
   24b90:	mov	x19, x1
   24b94:	cbz	x1, 24c30 <scols_init_debug@@SMARTCOLS_2.25+0x115a0>
   24b98:	str	wzr, [x19]
   24b9c:	bl	8220 <__errno_location@plt>
   24ba0:	mov	x21, x0
   24ba4:	str	wzr, [x0]
   24ba8:	b	24bb4 <scols_init_debug@@SMARTCOLS_2.25+0x11524>
   24bac:	ldr	w8, [x19]
   24bb0:	cbnz	w8, 24c2c <scols_init_debug@@SMARTCOLS_2.25+0x1159c>
   24bb4:	ldr	x0, [x20]
   24bb8:	bl	7b10 <readdir@plt>
   24bbc:	cbz	x0, 24c18 <scols_init_debug@@SMARTCOLS_2.25+0x11588>
   24bc0:	mov	x22, x0
   24bc4:	bl	7d20 <__ctype_b_loc@plt>
   24bc8:	ldr	x8, [x0]
   24bcc:	ldrb	w9, [x22, #19]!
   24bd0:	ldrh	w8, [x8, x9, lsl #1]
   24bd4:	tbz	w8, #11, 24bac <scols_init_debug@@SMARTCOLS_2.25+0x1151c>
   24bd8:	add	x1, sp, #0x8
   24bdc:	mov	w2, #0xa                   	// #10
   24be0:	mov	x0, x22
   24be4:	str	wzr, [x21]
   24be8:	bl	7d40 <strtol@plt>
   24bec:	str	w0, [x19]
   24bf0:	ldr	w8, [x21]
   24bf4:	cbnz	w8, 24c10 <scols_init_debug@@SMARTCOLS_2.25+0x11580>
   24bf8:	ldr	x8, [sp, #8]
   24bfc:	cmp	x22, x8
   24c00:	b.eq	24c10 <scols_init_debug@@SMARTCOLS_2.25+0x11580>  // b.none
   24c04:	cbz	x8, 24bac <scols_init_debug@@SMARTCOLS_2.25+0x1151c>
   24c08:	ldrb	w8, [x8]
   24c0c:	cbz	w8, 24bac <scols_init_debug@@SMARTCOLS_2.25+0x1151c>
   24c10:	mov	w0, #0xffffffff            	// #-1
   24c14:	b	24c30 <scols_init_debug@@SMARTCOLS_2.25+0x115a0>
   24c18:	ldr	w8, [x21]
   24c1c:	cmp	w8, #0x0
   24c20:	mov	w8, #0x1                   	// #1
   24c24:	cneg	w0, w8, ne  // ne = any
   24c28:	b	24c30 <scols_init_debug@@SMARTCOLS_2.25+0x115a0>
   24c2c:	mov	w0, wzr
   24c30:	ldp	x20, x19, [sp, #48]
   24c34:	ldp	x22, x21, [sp, #32]
   24c38:	ldp	x29, x30, [sp, #16]
   24c3c:	add	sp, sp, #0x40
   24c40:	ret
   24c44:	stp	x29, x30, [sp, #-16]!
   24c48:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   24c4c:	add	x1, x1, #0xdaf
   24c50:	mov	x29, sp
   24c54:	bl	24c60 <scols_init_debug@@SMARTCOLS_2.25+0x115d0>
   24c58:	ldp	x29, x30, [sp], #16
   24c5c:	ret
   24c60:	stp	x29, x30, [sp, #-48]!
   24c64:	str	x28, [sp, #16]
   24c68:	stp	x20, x19, [sp, #32]
   24c6c:	mov	x29, sp
   24c70:	sub	sp, sp, #0x2, lsl #12
   24c74:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   24c78:	mov	x4, x1
   24c7c:	mov	w3, w0
   24c80:	add	x2, x2, #0xdd4
   24c84:	mov	x0, sp
   24c88:	mov	w1, #0x2000                	// #8192
   24c8c:	bl	77b0 <snprintf@plt>
   24c90:	mov	x0, sp
   24c94:	mov	w1, wzr
   24c98:	bl	7940 <open@plt>
   24c9c:	mov	w19, w0
   24ca0:	tbnz	w0, #31, 24ce4 <scols_init_debug@@SMARTCOLS_2.25+0x11654>
   24ca4:	mov	x1, sp
   24ca8:	mov	w0, w19
   24cac:	bl	25034 <scols_init_debug@@SMARTCOLS_2.25+0x119a4>
   24cb0:	cmp	x0, #0x1
   24cb4:	b.lt	24ce4 <scols_init_debug@@SMARTCOLS_2.25+0x11654>  // b.tstop
   24cb8:	mov	x8, sp
   24cbc:	mov	w9, #0x20                  	// #32
   24cc0:	mov	x10, x0
   24cc4:	b	24cd4 <scols_init_debug@@SMARTCOLS_2.25+0x11644>
   24cc8:	subs	x10, x10, #0x1
   24ccc:	add	x8, x8, #0x1
   24cd0:	b.eq	24d0c <scols_init_debug@@SMARTCOLS_2.25+0x1167c>  // b.none
   24cd4:	ldrb	w11, [x8]
   24cd8:	cbnz	w11, 24cc8 <scols_init_debug@@SMARTCOLS_2.25+0x11638>
   24cdc:	strb	w9, [x8]
   24ce0:	b	24cc8 <scols_init_debug@@SMARTCOLS_2.25+0x11638>
   24ce4:	mov	x20, xzr
   24ce8:	tbnz	w19, #31, 24cf4 <scols_init_debug@@SMARTCOLS_2.25+0x11664>
   24cec:	mov	w0, w19
   24cf0:	bl	7b90 <close@plt>
   24cf4:	mov	x0, x20
   24cf8:	add	sp, sp, #0x2, lsl #12
   24cfc:	ldp	x20, x19, [sp, #32]
   24d00:	ldr	x28, [sp, #16]
   24d04:	ldp	x29, x30, [sp], #48
   24d08:	ret
   24d0c:	mov	x8, sp
   24d10:	add	x8, x0, x8
   24d14:	mov	x0, sp
   24d18:	sturb	wzr, [x8, #-1]
   24d1c:	bl	7b50 <strdup@plt>
   24d20:	mov	x20, x0
   24d24:	tbz	w19, #31, 24cec <scols_init_debug@@SMARTCOLS_2.25+0x1165c>
   24d28:	b	24cf4 <scols_init_debug@@SMARTCOLS_2.25+0x11664>
   24d2c:	stp	x29, x30, [sp, #-16]!
   24d30:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   24d34:	add	x1, x1, #0x349
   24d38:	mov	x29, sp
   24d3c:	bl	24c60 <scols_init_debug@@SMARTCOLS_2.25+0x115d0>
   24d40:	ldp	x29, x30, [sp], #16
   24d44:	ret
   24d48:	stp	x29, x30, [sp, #-32]!
   24d4c:	mov	w0, #0x1                   	// #1
   24d50:	mov	w1, #0x18                  	// #24
   24d54:	str	x19, [sp, #16]
   24d58:	mov	x29, sp
   24d5c:	bl	7a90 <calloc@plt>
   24d60:	mov	x19, x0
   24d64:	cbz	x0, 24d7c <scols_init_debug@@SMARTCOLS_2.25+0x116ec>
   24d68:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   24d6c:	add	x0, x0, #0xdb7
   24d70:	bl	76d0 <opendir@plt>
   24d74:	str	x0, [x19]
   24d78:	cbnz	x0, 24d88 <scols_init_debug@@SMARTCOLS_2.25+0x116f8>
   24d7c:	mov	x0, x19
   24d80:	bl	7d90 <free@plt>
   24d84:	mov	x19, xzr
   24d88:	mov	x0, x19
   24d8c:	ldr	x19, [sp, #16]
   24d90:	ldp	x29, x30, [sp], #32
   24d94:	ret
   24d98:	stp	x29, x30, [sp, #-32]!
   24d9c:	str	x19, [sp, #16]
   24da0:	mov	x19, x0
   24da4:	mov	x29, sp
   24da8:	cbz	x0, 24db8 <scols_init_debug@@SMARTCOLS_2.25+0x11728>
   24dac:	ldr	x0, [x19]
   24db0:	cbz	x0, 24db8 <scols_init_debug@@SMARTCOLS_2.25+0x11728>
   24db4:	bl	7b60 <closedir@plt>
   24db8:	mov	x0, x19
   24dbc:	bl	7d90 <free@plt>
   24dc0:	ldr	x19, [sp, #16]
   24dc4:	ldp	x29, x30, [sp], #32
   24dc8:	ret
   24dcc:	ldrb	w8, [x0, #20]
   24dd0:	cmp	x1, #0x0
   24dd4:	cset	w9, ne  // ne = any
   24dd8:	str	x1, [x0, #8]
   24ddc:	and	w8, w8, #0xfe
   24de0:	orr	w8, w8, w9
   24de4:	strb	w8, [x0, #20]
   24de8:	ret
   24dec:	ldrb	w8, [x0, #20]
   24df0:	str	w1, [x0, #16]
   24df4:	orr	w8, w8, #0x2
   24df8:	strb	w8, [x0, #20]
   24dfc:	ret
   24e00:	stp	x29, x30, [sp, #-96]!
   24e04:	stp	x28, x27, [sp, #16]
   24e08:	stp	x26, x25, [sp, #32]
   24e0c:	stp	x24, x23, [sp, #48]
   24e10:	stp	x22, x21, [sp, #64]
   24e14:	stp	x20, x19, [sp, #80]
   24e18:	mov	x29, sp
   24e1c:	sub	sp, sp, #0x2, lsl #12
   24e20:	sub	sp, sp, #0x110
   24e24:	mov	w24, #0xffffffea            	// #-22
   24e28:	cbz	x0, 24fd8 <scols_init_debug@@SMARTCOLS_2.25+0x11948>
   24e2c:	mov	x19, x1
   24e30:	cbz	x1, 24fd8 <scols_init_debug@@SMARTCOLS_2.25+0x11948>
   24e34:	mov	x20, x0
   24e38:	str	wzr, [x19]
   24e3c:	bl	8220 <__errno_location@plt>
   24e40:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   24e44:	mov	x21, x0
   24e48:	mov	w28, #0xffffffff            	// #-1
   24e4c:	add	x22, x22, #0xdbd
   24e50:	mov	w23, #0x3                   	// #3
   24e54:	str	wzr, [x0]
   24e58:	b	24e74 <scols_init_debug@@SMARTCOLS_2.25+0x117e4>
   24e5c:	ldr	w8, [x21]
   24e60:	cmp	w8, #0x0
   24e64:	mov	w8, #0x1                   	// #1
   24e68:	cneg	w24, w8, ne  // ne = any
   24e6c:	cmp	w8, #0x3
   24e70:	b.ne	24fd8 <scols_init_debug@@SMARTCOLS_2.25+0x11948>  // b.any
   24e74:	str	wzr, [x21]
   24e78:	ldr	x0, [x20]
   24e7c:	bl	7b10 <readdir@plt>
   24e80:	cbz	x0, 24e5c <scols_init_debug@@SMARTCOLS_2.25+0x117cc>
   24e84:	mov	x25, x0
   24e88:	bl	7d20 <__ctype_b_loc@plt>
   24e8c:	ldr	x8, [x0]
   24e90:	ldrb	w9, [x25, #19]!
   24e94:	ldrh	w8, [x8, x9, lsl #1]
   24e98:	tbnz	w8, #11, 24ea4 <scols_init_debug@@SMARTCOLS_2.25+0x11814>
   24e9c:	mov	w8, #0x3                   	// #3
   24ea0:	b	24e6c <scols_init_debug@@SMARTCOLS_2.25+0x117dc>
   24ea4:	ldrb	w8, [x20, #20]
   24ea8:	tbnz	w8, #1, 24f3c <scols_init_debug@@SMARTCOLS_2.25+0x118ac>
   24eac:	ldrb	w8, [x20, #20]
   24eb0:	tbz	w8, #0, 24f6c <scols_init_debug@@SMARTCOLS_2.25+0x118dc>
   24eb4:	add	x0, sp, #0x108
   24eb8:	mov	w1, #0x2000                	// #8192
   24ebc:	mov	x2, x22
   24ec0:	mov	x3, x25
   24ec4:	bl	77b0 <snprintf@plt>
   24ec8:	ldr	x0, [x20]
   24ecc:	bl	7f40 <dirfd@plt>
   24ed0:	add	x1, sp, #0x108
   24ed4:	bl	25000 <scols_init_debug@@SMARTCOLS_2.25+0x11970>
   24ed8:	cbz	x0, 24f64 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   24edc:	mov	x26, x0
   24ee0:	add	x0, sp, #0x108
   24ee4:	mov	w1, #0x2000                	// #8192
   24ee8:	mov	x2, x26
   24eec:	bl	8360 <fgets@plt>
   24ef0:	mov	x27, x0
   24ef4:	str	x0, [sp, #256]
   24ef8:	mov	x0, x26
   24efc:	bl	7840 <fclose@plt>
   24f00:	cbz	x27, 24f64 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>
   24f04:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   24f08:	add	x0, sp, #0x108
   24f0c:	mov	x2, sp
   24f10:	add	x1, x1, #0xdc5
   24f14:	bl	80d0 <__isoc99_sscanf@plt>
   24f18:	cmp	w0, #0x1
   24f1c:	b.ne	24f64 <scols_init_debug@@SMARTCOLS_2.25+0x118d4>  // b.any
   24f20:	ldr	x1, [x20, #8]
   24f24:	mov	x0, sp
   24f28:	bl	7cf0 <strcmp@plt>
   24f2c:	cmp	w0, #0x0
   24f30:	csel	w8, wzr, w23, eq  // eq = none
   24f34:	cbnz	w8, 24e6c <scols_init_debug@@SMARTCOLS_2.25+0x117dc>
   24f38:	b	24f6c <scols_init_debug@@SMARTCOLS_2.25+0x118dc>
   24f3c:	ldr	x0, [x20]
   24f40:	bl	7f40 <dirfd@plt>
   24f44:	add	x2, sp, #0x108
   24f48:	mov	x1, x25
   24f4c:	mov	w3, wzr
   24f50:	bl	26ce8 <scols_init_debug@@SMARTCOLS_2.25+0x13658>
   24f54:	cbz	w0, 24fa0 <scols_init_debug@@SMARTCOLS_2.25+0x11910>
   24f58:	mov	w8, #0x3                   	// #3
   24f5c:	cbnz	w8, 24e6c <scols_init_debug@@SMARTCOLS_2.25+0x117dc>
   24f60:	b	24eac <scols_init_debug@@SMARTCOLS_2.25+0x1181c>
   24f64:	mov	w8, #0x3                   	// #3
   24f68:	cbnz	w8, 24e6c <scols_init_debug@@SMARTCOLS_2.25+0x117dc>
   24f6c:	add	x1, sp, #0x100
   24f70:	mov	w2, #0xa                   	// #10
   24f74:	mov	x0, x25
   24f78:	str	xzr, [sp, #256]
   24f7c:	str	wzr, [x21]
   24f80:	bl	7d40 <strtol@plt>
   24f84:	str	w0, [x19]
   24f88:	ldr	w8, [x21]
   24f8c:	cbz	w8, 24fb8 <scols_init_debug@@SMARTCOLS_2.25+0x11928>
   24f90:	cmp	w8, #0x0
   24f94:	csneg	w24, w28, w8, eq  // eq = none
   24f98:	mov	w8, #0x1                   	// #1
   24f9c:	b	24e6c <scols_init_debug@@SMARTCOLS_2.25+0x117dc>
   24fa0:	ldr	w8, [x20, #16]
   24fa4:	ldr	w9, [sp, #288]
   24fa8:	cmp	w8, w9
   24fac:	csel	w8, wzr, w23, eq  // eq = none
   24fb0:	cbnz	w8, 24e6c <scols_init_debug@@SMARTCOLS_2.25+0x117dc>
   24fb4:	b	24eac <scols_init_debug@@SMARTCOLS_2.25+0x1181c>
   24fb8:	ldr	x9, [sp, #256]
   24fbc:	cmp	x25, x9
   24fc0:	b.eq	24f90 <scols_init_debug@@SMARTCOLS_2.25+0x11900>  // b.none
   24fc4:	cbz	x9, 24fd0 <scols_init_debug@@SMARTCOLS_2.25+0x11940>
   24fc8:	ldrb	w9, [x9]
   24fcc:	cbnz	w9, 24f90 <scols_init_debug@@SMARTCOLS_2.25+0x11900>
   24fd0:	mov	w24, wzr
   24fd4:	b	24f98 <scols_init_debug@@SMARTCOLS_2.25+0x11908>
   24fd8:	mov	w0, w24
   24fdc:	add	sp, sp, #0x2, lsl #12
   24fe0:	add	sp, sp, #0x110
   24fe4:	ldp	x20, x19, [sp, #80]
   24fe8:	ldp	x22, x21, [sp, #64]
   24fec:	ldp	x24, x23, [sp, #48]
   24ff0:	ldp	x26, x25, [sp, #32]
   24ff4:	ldp	x28, x27, [sp, #16]
   24ff8:	ldp	x29, x30, [sp], #96
   24ffc:	ret
   25000:	stp	x29, x30, [sp, #-16]!
   25004:	mov	w2, #0x80000               	// #524288
   25008:	mov	x29, sp
   2500c:	bl	8200 <openat@plt>
   25010:	tbnz	w0, #31, 25028 <scols_init_debug@@SMARTCOLS_2.25+0x11998>
   25014:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   25018:	add	x1, x1, #0x62d
   2501c:	bl	7a20 <fdopen@plt>
   25020:	ldp	x29, x30, [sp], #16
   25024:	ret
   25028:	mov	x0, xzr
   2502c:	ldp	x29, x30, [sp], #16
   25030:	ret
   25034:	stp	x29, x30, [sp, #-64]!
   25038:	stp	x20, x19, [sp, #48]
   2503c:	mov	x19, x1
   25040:	mov	w20, w0
   25044:	mov	w2, #0x2000                	// #8192
   25048:	mov	x0, x1
   2504c:	mov	w1, wzr
   25050:	stp	x24, x23, [sp, #16]
   25054:	stp	x22, x21, [sp, #32]
   25058:	mov	x29, sp
   2505c:	mov	w22, #0x2000                	// #8192
   25060:	bl	7a10 <memset@plt>
   25064:	mov	w23, wzr
   25068:	mov	x21, xzr
   2506c:	mov	w24, #0x6                   	// #6
   25070:	mov	w0, w20
   25074:	mov	x1, x19
   25078:	mov	x2, x22
   2507c:	bl	7fb0 <read@plt>
   25080:	cmp	x0, #0x0
   25084:	b.gt	250b8 <scols_init_debug@@SMARTCOLS_2.25+0x11a28>
   25088:	tbz	x0, #63, 250d0 <scols_init_debug@@SMARTCOLS_2.25+0x11a40>
   2508c:	bl	8220 <__errno_location@plt>
   25090:	ldr	w8, [x0]
   25094:	cmp	w8, #0xb
   25098:	b.eq	250a4 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>  // b.none
   2509c:	cmp	w8, #0x4
   250a0:	b.ne	250d0 <scols_init_debug@@SMARTCOLS_2.25+0x11a40>  // b.any
   250a4:	subs	w24, w24, #0x1
   250a8:	b.eq	250d0 <scols_init_debug@@SMARTCOLS_2.25+0x11a40>  // b.none
   250ac:	bl	250f0 <scols_init_debug@@SMARTCOLS_2.25+0x11a60>
   250b0:	tbz	w23, #0, 25070 <scols_init_debug@@SMARTCOLS_2.25+0x119e0>
   250b4:	b	250d8 <scols_init_debug@@SMARTCOLS_2.25+0x11a48>
   250b8:	subs	x22, x22, x0
   250bc:	add	x19, x19, x0
   250c0:	add	x21, x0, x21
   250c4:	cset	w23, eq  // eq = none
   250c8:	cbnz	x22, 2506c <scols_init_debug@@SMARTCOLS_2.25+0x119dc>
   250cc:	b	250d8 <scols_init_debug@@SMARTCOLS_2.25+0x11a48>
   250d0:	cmp	x21, #0x0
   250d4:	csinv	x21, x21, xzr, ne  // ne = any
   250d8:	mov	x0, x21
   250dc:	ldp	x20, x19, [sp, #48]
   250e0:	ldp	x22, x21, [sp, #32]
   250e4:	ldp	x24, x23, [sp, #16]
   250e8:	ldp	x29, x30, [sp], #64
   250ec:	ret
   250f0:	sub	sp, sp, #0x20
   250f4:	mov	w8, #0xb280                	// #45696
   250f8:	movk	w8, #0xee6, lsl #16
   250fc:	mov	x0, sp
   25100:	mov	x1, xzr
   25104:	stp	x29, x30, [sp, #16]
   25108:	add	x29, sp, #0x10
   2510c:	stp	xzr, x8, [sp]
   25110:	bl	7e00 <nanosleep@plt>
   25114:	ldp	x29, x30, [sp, #16]
   25118:	add	sp, sp, #0x20
   2511c:	ret
   25120:	stp	x29, x30, [sp, #-32]!
   25124:	stp	x20, x19, [sp, #16]
   25128:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   2512c:	ldr	w19, [x20, #2952]
   25130:	mov	x29, sp
   25134:	cbnz	w19, 25190 <scols_init_debug@@SMARTCOLS_2.25+0x11b00>
   25138:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2513c:	add	x0, x0, #0xde0
   25140:	bl	8250 <getenv@plt>
   25144:	tbnz	w19, #1, 25154 <scols_init_debug@@SMARTCOLS_2.25+0x11ac4>
   25148:	cbz	x0, 25150 <scols_init_debug@@SMARTCOLS_2.25+0x11ac0>
   2514c:	bl	251d8 <scols_init_debug@@SMARTCOLS_2.25+0x11b48>
   25150:	str	w0, [x20, #2952]
   25154:	ldr	w8, [x20, #2952]
   25158:	cbz	w8, 25184 <scols_init_debug@@SMARTCOLS_2.25+0x11af4>
   2515c:	bl	76b0 <getuid@plt>
   25160:	mov	w19, w0
   25164:	bl	7610 <geteuid@plt>
   25168:	cmp	w19, w0
   2516c:	b.ne	2519c <scols_init_debug@@SMARTCOLS_2.25+0x11b0c>  // b.any
   25170:	bl	7dc0 <getgid@plt>
   25174:	mov	w19, w0
   25178:	bl	75d0 <getegid@plt>
   2517c:	cmp	w19, w0
   25180:	b.ne	2519c <scols_init_debug@@SMARTCOLS_2.25+0x11b0c>  // b.any
   25184:	ldr	w8, [x20, #2952]
   25188:	orr	w8, w8, #0x2
   2518c:	str	w8, [x20, #2952]
   25190:	ldp	x20, x19, [sp, #16]
   25194:	ldp	x29, x30, [sp], #32
   25198:	ret
   2519c:	adrp	x9, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   251a0:	ldr	w8, [x20, #2952]
   251a4:	ldr	x9, [x9, #4016]
   251a8:	orr	w8, w8, #0x1000000
   251ac:	ldr	x19, [x9]
   251b0:	str	w8, [x20, #2952]
   251b4:	bl	7860 <getpid@plt>
   251b8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   251bc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   251c0:	mov	w2, w0
   251c4:	add	x1, x1, #0x134
   251c8:	add	x3, x3, #0xdee
   251cc:	mov	x0, x19
   251d0:	bl	8350 <fprintf@plt>
   251d4:	b	25184 <scols_init_debug@@SMARTCOLS_2.25+0x11af4>
   251d8:	stp	x29, x30, [sp, #-32]!
   251dc:	mov	x29, sp
   251e0:	add	x1, x29, #0x18
   251e4:	mov	w2, wzr
   251e8:	str	x19, [sp, #16]
   251ec:	bl	74b0 <strtoul@plt>
   251f0:	ldr	x8, [x29, #24]
   251f4:	mov	x19, x0
   251f8:	cbz	x8, 25218 <scols_init_debug@@SMARTCOLS_2.25+0x11b88>
   251fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   25200:	add	x1, x1, #0x19c
   25204:	mov	x0, x8
   25208:	bl	7cf0 <strcmp@plt>
   2520c:	cmp	w0, #0x0
   25210:	mov	w8, #0xffff                	// #65535
   25214:	csel	w19, w8, w19, eq  // eq = none
   25218:	mov	w0, w19
   2521c:	ldr	x19, [sp, #16]
   25220:	ldp	x29, x30, [sp], #32
   25224:	ret
   25228:	stp	x29, x30, [sp, #-48]!
   2522c:	stp	x22, x21, [sp, #16]
   25230:	mov	x21, x0
   25234:	mov	x0, xzr
   25238:	stp	x20, x19, [sp, #32]
   2523c:	mov	x29, sp
   25240:	mov	x22, x2
   25244:	mov	x20, x1
   25248:	bl	22190 <scols_init_debug@@SMARTCOLS_2.25+0xeb00>
   2524c:	mov	x19, x0
   25250:	cbz	x0, 25294 <scols_init_debug@@SMARTCOLS_2.25+0x11c04>
   25254:	cbz	x22, 25264 <scols_init_debug@@SMARTCOLS_2.25+0x11bd4>
   25258:	mov	x0, x19
   2525c:	mov	x1, x22
   25260:	bl	224f4 <scols_init_debug@@SMARTCOLS_2.25+0xee64>
   25264:	mov	x0, x19
   25268:	mov	x1, x21
   2526c:	mov	x2, x20
   25270:	bl	252f0 <scols_init_debug@@SMARTCOLS_2.25+0x11c60>
   25274:	cbz	w0, 25288 <scols_init_debug@@SMARTCOLS_2.25+0x11bf8>
   25278:	mov	x0, x19
   2527c:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   25280:	mov	x19, xzr
   25284:	b	25294 <scols_init_debug@@SMARTCOLS_2.25+0x11c04>
   25288:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   2528c:	ldrb	w8, [x8, #2952]
   25290:	tbnz	w8, #2, 252a8 <scols_init_debug@@SMARTCOLS_2.25+0x11c18>
   25294:	mov	x0, x19
   25298:	ldp	x20, x19, [sp, #32]
   2529c:	ldp	x22, x21, [sp, #16]
   252a0:	ldp	x29, x30, [sp], #48
   252a4:	ret
   252a8:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   252ac:	ldr	x8, [x8, #4016]
   252b0:	ldr	x20, [x8]
   252b4:	bl	7860 <getpid@plt>
   252b8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   252bc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   252c0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   252c4:	mov	w2, w0
   252c8:	add	x1, x1, #0xd83
   252cc:	add	x3, x3, #0xdee
   252d0:	add	x4, x4, #0x265
   252d4:	mov	x0, x20
   252d8:	bl	8350 <fprintf@plt>
   252dc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   252e0:	add	x1, x1, #0xdb5
   252e4:	mov	x0, x19
   252e8:	bl	25480 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   252ec:	b	25294 <scols_init_debug@@SMARTCOLS_2.25+0x11c04>
   252f0:	sub	sp, sp, #0x70
   252f4:	stp	x20, x19, [sp, #96]
   252f8:	mov	x20, x0
   252fc:	mov	x0, x1
   25300:	stp	x29, x30, [sp, #48]
   25304:	str	x23, [sp, #64]
   25308:	stp	x22, x21, [sp, #80]
   2530c:	add	x29, sp, #0x30
   25310:	mov	x19, x2
   25314:	mov	x21, x1
   25318:	bl	7c90 <gnu_dev_major@plt>
   2531c:	mov	w22, w0
   25320:	mov	x0, x21
   25324:	bl	7f20 <gnu_dev_minor@plt>
   25328:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2532c:	mov	w4, w0
   25330:	add	x2, x2, #0xdf6
   25334:	mov	x0, sp
   25338:	mov	w1, #0x2e                  	// #46
   2533c:	mov	w3, w22
   25340:	bl	77b0 <snprintf@plt>
   25344:	mov	x1, sp
   25348:	mov	x0, x20
   2534c:	bl	225d4 <scols_init_debug@@SMARTCOLS_2.25+0xef44>
   25350:	cbnz	w0, 253d0 <scols_init_debug@@SMARTCOLS_2.25+0x11d40>
   25354:	mov	x0, x20
   25358:	bl	22734 <scols_init_debug@@SMARTCOLS_2.25+0xf0a4>
   2535c:	tbnz	w0, #31, 253d0 <scols_init_debug@@SMARTCOLS_2.25+0x11d40>
   25360:	mov	x0, x20
   25364:	bl	2271c <scols_init_debug@@SMARTCOLS_2.25+0xf08c>
   25368:	mov	x22, x0
   2536c:	adrp	x23, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   25370:	cbnz	x0, 253b4 <scols_init_debug@@SMARTCOLS_2.25+0x11d24>
   25374:	ldrb	w8, [x23, #2952]
   25378:	tbnz	w8, #2, 25438 <scols_init_debug@@SMARTCOLS_2.25+0x11da8>
   2537c:	mov	w0, #0x1                   	// #1
   25380:	mov	w1, #0x28                  	// #40
   25384:	bl	7a90 <calloc@plt>
   25388:	cbz	x0, 253e8 <scols_init_debug@@SMARTCOLS_2.25+0x11d58>
   2538c:	mov	x22, x0
   25390:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x11970>
   25394:	add	x2, x2, #0x544
   25398:	mov	x0, x20
   2539c:	mov	x1, x22
   253a0:	bl	226a0 <scols_init_debug@@SMARTCOLS_2.25+0xf010>
   253a4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x11970>
   253a8:	add	x1, x1, #0x5e8
   253ac:	mov	x0, x20
   253b0:	bl	22728 <scols_init_debug@@SMARTCOLS_2.25+0xf098>
   253b4:	ldrb	w8, [x23, #2952]
   253b8:	tbnz	w8, #2, 253f0 <scols_init_debug@@SMARTCOLS_2.25+0x11d60>
   253bc:	mov	x0, x20
   253c0:	mov	x1, x19
   253c4:	str	x21, [x22]
   253c8:	bl	256b0 <scols_init_debug@@SMARTCOLS_2.25+0x12020>
   253cc:	mov	w0, wzr
   253d0:	ldp	x20, x19, [sp, #96]
   253d4:	ldp	x22, x21, [sp, #80]
   253d8:	ldr	x23, [sp, #64]
   253dc:	ldp	x29, x30, [sp, #48]
   253e0:	add	sp, sp, #0x70
   253e4:	ret
   253e8:	mov	w0, #0xfffffff4            	// #-12
   253ec:	b	253d0 <scols_init_debug@@SMARTCOLS_2.25+0x11d40>
   253f0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   253f4:	ldr	x8, [x8, #4016]
   253f8:	ldr	x23, [x8]
   253fc:	bl	7860 <getpid@plt>
   25400:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   25404:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25408:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2540c:	mov	w2, w0
   25410:	add	x1, x1, #0xd83
   25414:	add	x3, x3, #0xdee
   25418:	add	x4, x4, #0x265
   2541c:	mov	x0, x23
   25420:	bl	8350 <fprintf@plt>
   25424:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25428:	add	x1, x1, #0xe23
   2542c:	mov	x0, x20
   25430:	bl	25480 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   25434:	b	253bc <scols_init_debug@@SMARTCOLS_2.25+0x11d2c>
   25438:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   2543c:	ldr	x8, [x8, #4016]
   25440:	ldr	x22, [x8]
   25444:	bl	7860 <getpid@plt>
   25448:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   2544c:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25450:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25454:	mov	w2, w0
   25458:	add	x1, x1, #0xd83
   2545c:	add	x3, x3, #0xdee
   25460:	add	x4, x4, #0x265
   25464:	mov	x0, x22
   25468:	bl	8350 <fprintf@plt>
   2546c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25470:	add	x1, x1, #0xe0b
   25474:	mov	x0, x20
   25478:	bl	25480 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   2547c:	b	2537c <scols_init_debug@@SMARTCOLS_2.25+0x11cec>
   25480:	sub	sp, sp, #0x120
   25484:	stp	x29, x30, [sp, #240]
   25488:	add	x29, sp, #0xf0
   2548c:	str	x28, [sp, #256]
   25490:	stp	x20, x19, [sp, #272]
   25494:	stp	x2, x3, [x29, #-112]
   25498:	stp	x4, x5, [x29, #-96]
   2549c:	stp	x6, x7, [x29, #-80]
   254a0:	stp	q1, q2, [sp, #16]
   254a4:	stp	q3, q4, [sp, #48]
   254a8:	str	q0, [sp]
   254ac:	stp	q5, q6, [sp, #80]
   254b0:	str	q7, [sp, #112]
   254b4:	adrp	x20, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   254b8:	ldr	x20, [x20, #4016]
   254bc:	mov	x19, x1
   254c0:	cbz	x0, 254e8 <scols_init_debug@@SMARTCOLS_2.25+0x11e58>
   254c4:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   254c8:	ldrb	w9, [x9, #2955]
   254cc:	tbnz	w9, #0, 254e8 <scols_init_debug@@SMARTCOLS_2.25+0x11e58>
   254d0:	mov	x8, x0
   254d4:	ldr	x0, [x20]
   254d8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   254dc:	add	x1, x1, #0xda8
   254e0:	mov	x2, x8
   254e4:	bl	8350 <fprintf@plt>
   254e8:	mov	x8, #0xffffffffffffffd0    	// #-48
   254ec:	mov	x10, sp
   254f0:	sub	x11, x29, #0x70
   254f4:	movk	x8, #0xff80, lsl #32
   254f8:	add	x9, x29, #0x30
   254fc:	add	x10, x10, #0x80
   25500:	add	x11, x11, #0x30
   25504:	stp	x10, x8, [x29, #-16]
   25508:	stp	x9, x11, [x29, #-32]
   2550c:	ldp	q0, q1, [x29, #-32]
   25510:	ldr	x0, [x20]
   25514:	sub	x2, x29, #0x40
   25518:	mov	x1, x19
   2551c:	stp	q0, q1, [x29, #-64]
   25520:	bl	81f0 <vfprintf@plt>
   25524:	ldr	x1, [x20]
   25528:	mov	w0, #0xa                   	// #10
   2552c:	bl	7700 <fputc@plt>
   25530:	ldp	x20, x19, [sp, #272]
   25534:	ldr	x28, [sp, #256]
   25538:	ldp	x29, x30, [sp, #240]
   2553c:	add	sp, sp, #0x120
   25540:	ret
   25544:	stp	x29, x30, [sp, #-32]!
   25548:	stp	x20, x19, [sp, #16]
   2554c:	mov	x29, sp
   25550:	cbz	x0, 25594 <scols_init_debug@@SMARTCOLS_2.25+0x11f04>
   25554:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   25558:	ldrb	w8, [x8, #2952]
   2555c:	mov	x19, x0
   25560:	tbnz	w8, #2, 255a0 <scols_init_debug@@SMARTCOLS_2.25+0x11f10>
   25564:	mov	x0, x19
   25568:	bl	2271c <scols_init_debug@@SMARTCOLS_2.25+0xf08c>
   2556c:	cbz	x0, 25594 <scols_init_debug@@SMARTCOLS_2.25+0x11f04>
   25570:	mov	x20, x0
   25574:	ldr	x0, [x0, #8]
   25578:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   2557c:	mov	x0, x20
   25580:	bl	7d90 <free@plt>
   25584:	mov	x0, x19
   25588:	mov	x1, xzr
   2558c:	mov	x2, xzr
   25590:	bl	226a0 <scols_init_debug@@SMARTCOLS_2.25+0xf010>
   25594:	ldp	x20, x19, [sp, #16]
   25598:	ldp	x29, x30, [sp], #32
   2559c:	ret
   255a0:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   255a4:	ldr	x8, [x8, #4016]
   255a8:	ldr	x20, [x8]
   255ac:	bl	7860 <getpid@plt>
   255b0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   255b4:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   255b8:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   255bc:	mov	w2, w0
   255c0:	add	x1, x1, #0xd83
   255c4:	add	x3, x3, #0xdee
   255c8:	add	x4, x4, #0x265
   255cc:	mov	x0, x20
   255d0:	bl	8350 <fprintf@plt>
   255d4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   255d8:	add	x1, x1, #0xf60
   255dc:	mov	x0, x19
   255e0:	bl	25480 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   255e4:	b	25564 <scols_init_debug@@SMARTCOLS_2.25+0x11ed4>
   255e8:	stp	x29, x30, [sp, #-48]!
   255ec:	stp	x22, x21, [sp, #16]
   255f0:	stp	x20, x19, [sp, #32]
   255f4:	mov	x29, sp
   255f8:	mov	x21, x2
   255fc:	mov	x19, x1
   25600:	mov	x20, x0
   25604:	bl	2271c <scols_init_debug@@SMARTCOLS_2.25+0xf08c>
   25608:	cbz	x0, 2562c <scols_init_debug@@SMARTCOLS_2.25+0x11f9c>
   2560c:	ldr	x22, [x0, #8]
   25610:	cbz	x22, 2562c <scols_init_debug@@SMARTCOLS_2.25+0x11f9c>
   25614:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25618:	add	x1, x1, #0xf67
   2561c:	mov	w2, #0x6                   	// #6
   25620:	mov	x0, x19
   25624:	bl	79b0 <strncmp@plt>
   25628:	cbz	w0, 25640 <scols_init_debug@@SMARTCOLS_2.25+0x11fb0>
   2562c:	mov	w0, #0x1                   	// #1
   25630:	ldp	x20, x19, [sp, #32]
   25634:	ldp	x22, x21, [sp, #16]
   25638:	ldp	x29, x30, [sp], #48
   2563c:	ret
   25640:	mov	x0, x22
   25644:	bl	22734 <scols_init_debug@@SMARTCOLS_2.25+0xf0a4>
   25648:	str	w0, [x21]
   2564c:	tbnz	w0, #31, 2562c <scols_init_debug@@SMARTCOLS_2.25+0x11f9c>
   25650:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   25654:	ldrb	w8, [x8, #2952]
   25658:	tbnz	w8, #2, 25664 <scols_init_debug@@SMARTCOLS_2.25+0x11fd4>
   2565c:	mov	w0, wzr
   25660:	b	25630 <scols_init_debug@@SMARTCOLS_2.25+0x11fa0>
   25664:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   25668:	ldr	x8, [x8, #4016]
   2566c:	ldr	x21, [x8]
   25670:	bl	7860 <getpid@plt>
   25674:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   25678:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2567c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25680:	mov	w2, w0
   25684:	add	x1, x1, #0xd83
   25688:	add	x3, x3, #0xdee
   2568c:	add	x4, x4, #0x265
   25690:	mov	x0, x21
   25694:	bl	8350 <fprintf@plt>
   25698:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2569c:	add	x1, x1, #0xf6e
   256a0:	mov	x0, x20
   256a4:	mov	x2, x19
   256a8:	bl	25480 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   256ac:	b	2565c <scols_init_debug@@SMARTCOLS_2.25+0x11fcc>
   256b0:	stp	x29, x30, [sp, #-48]!
   256b4:	str	x21, [sp, #16]
   256b8:	stp	x20, x19, [sp, #32]
   256bc:	mov	x29, sp
   256c0:	mov	x20, x1
   256c4:	mov	x19, x0
   256c8:	bl	2271c <scols_init_debug@@SMARTCOLS_2.25+0xf08c>
   256cc:	mov	x21, x0
   256d0:	mov	w0, #0xffffffea            	// #-22
   256d4:	cbz	x19, 2570c <scols_init_debug@@SMARTCOLS_2.25+0x1207c>
   256d8:	cbz	x21, 2570c <scols_init_debug@@SMARTCOLS_2.25+0x1207c>
   256dc:	ldr	x0, [x21, #8]
   256e0:	cbz	x0, 256ec <scols_init_debug@@SMARTCOLS_2.25+0x1205c>
   256e4:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   256e8:	str	xzr, [x21, #8]
   256ec:	cbz	x20, 256f8 <scols_init_debug@@SMARTCOLS_2.25+0x12068>
   256f0:	mov	x0, x20
   256f4:	bl	22434 <scols_init_debug@@SMARTCOLS_2.25+0xeda4>
   256f8:	str	x20, [x21, #8]
   256fc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   25700:	ldrb	w8, [x8, #2952]
   25704:	tbnz	w8, #2, 2571c <scols_init_debug@@SMARTCOLS_2.25+0x1208c>
   25708:	mov	w0, wzr
   2570c:	ldp	x20, x19, [sp, #32]
   25710:	ldr	x21, [sp, #16]
   25714:	ldp	x29, x30, [sp], #48
   25718:	ret
   2571c:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   25720:	ldr	x8, [x8, #4016]
   25724:	ldr	x20, [x8]
   25728:	bl	7860 <getpid@plt>
   2572c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   25730:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25734:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25738:	mov	w2, w0
   2573c:	add	x1, x1, #0xd83
   25740:	add	x3, x3, #0xdee
   25744:	add	x4, x4, #0x265
   25748:	mov	x0, x20
   2574c:	bl	8350 <fprintf@plt>
   25750:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25754:	add	x1, x1, #0xe34
   25758:	mov	x0, x19
   2575c:	bl	25480 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   25760:	b	25708 <scols_init_debug@@SMARTCOLS_2.25+0x12078>
   25764:	stp	x29, x30, [sp, #-16]!
   25768:	mov	x29, sp
   2576c:	bl	2271c <scols_init_debug@@SMARTCOLS_2.25+0xf08c>
   25770:	cbz	x0, 25778 <scols_init_debug@@SMARTCOLS_2.25+0x120e8>
   25774:	ldr	x0, [x0, #8]
   25778:	ldp	x29, x30, [sp], #16
   2577c:	ret
   25780:	stp	x29, x30, [sp, #-48]!
   25784:	stp	x28, x21, [sp, #16]
   25788:	stp	x20, x19, [sp, #32]
   2578c:	mov	x29, sp
   25790:	sub	sp, sp, #0x1, lsl #12
   25794:	mov	x20, x2
   25798:	mov	x19, x1
   2579c:	mov	x1, sp
   257a0:	mov	w2, #0xfff                 	// #4095
   257a4:	mov	x3, xzr
   257a8:	mov	x21, sp
   257ac:	bl	235c0 <scols_init_debug@@SMARTCOLS_2.25+0xff30>
   257b0:	tbnz	x0, #63, 257e0 <scols_init_debug@@SMARTCOLS_2.25+0x12150>
   257b4:	strb	wzr, [x21, x0]
   257b8:	mov	x0, sp
   257bc:	mov	w1, #0x2f                  	// #47
   257c0:	bl	7bc0 <strrchr@plt>
   257c4:	cbz	x0, 257e0 <scols_init_debug@@SMARTCOLS_2.25+0x12150>
   257c8:	add	x21, x0, #0x1
   257cc:	mov	x0, x21
   257d0:	bl	74c0 <strlen@plt>
   257d4:	add	x2, x0, #0x1
   257d8:	cmp	x2, x20
   257dc:	b.ls	257e8 <scols_init_debug@@SMARTCOLS_2.25+0x12158>  // b.plast
   257e0:	mov	x19, xzr
   257e4:	b	257fc <scols_init_debug@@SMARTCOLS_2.25+0x1216c>
   257e8:	mov	x0, x19
   257ec:	mov	x1, x21
   257f0:	bl	7400 <memcpy@plt>
   257f4:	mov	x0, x19
   257f8:	bl	25814 <scols_init_debug@@SMARTCOLS_2.25+0x12184>
   257fc:	mov	x0, x19
   25800:	add	sp, sp, #0x1, lsl #12
   25804:	ldp	x20, x19, [sp, #32]
   25808:	ldp	x28, x21, [sp, #16]
   2580c:	ldp	x29, x30, [sp], #48
   25810:	ret
   25814:	stp	x29, x30, [sp, #-32]!
   25818:	stp	x20, x19, [sp, #16]
   2581c:	mov	x29, sp
   25820:	cbz	x0, 2584c <scols_init_debug@@SMARTCOLS_2.25+0x121bc>
   25824:	mov	w1, #0x21                  	// #33
   25828:	mov	x19, x0
   2582c:	bl	7e90 <strchr@plt>
   25830:	cbz	x0, 2584c <scols_init_debug@@SMARTCOLS_2.25+0x121bc>
   25834:	mov	w20, #0x2f                  	// #47
   25838:	strb	w20, [x0]
   2583c:	mov	w1, #0x21                  	// #33
   25840:	mov	x0, x19
   25844:	bl	7e90 <strchr@plt>
   25848:	cbnz	x0, 25838 <scols_init_debug@@SMARTCOLS_2.25+0x121a8>
   2584c:	ldp	x20, x19, [sp, #16]
   25850:	ldp	x29, x30, [sp], #32
   25854:	ret
   25858:	sub	sp, sp, #0x150
   2585c:	stp	x29, x30, [sp, #272]
   25860:	stp	x22, x21, [sp, #304]
   25864:	stp	x20, x19, [sp, #320]
   25868:	ldrb	w8, [x1, #18]
   2586c:	mov	x21, x0
   25870:	mov	w0, wzr
   25874:	str	x28, [sp, #288]
   25878:	cmp	w8, #0xa
   2587c:	add	x29, sp, #0x110
   25880:	b.hi	25938 <scols_init_debug@@SMARTCOLS_2.25+0x122a8>  // b.pmore
   25884:	mov	w9, #0x1                   	// #1
   25888:	lsl	w8, w9, w8
   2588c:	mov	w9, #0x411                 	// #1041
   25890:	tst	w8, w9
   25894:	b.eq	25938 <scols_init_debug@@SMARTCOLS_2.25+0x122a8>  // b.none
   25898:	mov	x20, x2
   2589c:	mov	x19, x1
   258a0:	cbz	x2, 25900 <scols_init_debug@@SMARTCOLS_2.25+0x12270>
   258a4:	ldrb	w8, [x20]
   258a8:	cmp	w8, #0x2f
   258ac:	b.ne	258c4 <scols_init_debug@@SMARTCOLS_2.25+0x12234>  // b.any
   258b0:	mov	w1, #0x2f                  	// #47
   258b4:	mov	x0, x20
   258b8:	bl	7bc0 <strrchr@plt>
   258bc:	cbz	x0, 25938 <scols_init_debug@@SMARTCOLS_2.25+0x122a8>
   258c0:	add	x20, x0, #0x1
   258c4:	mov	x0, x20
   258c8:	bl	74c0 <strlen@plt>
   258cc:	add	x22, x19, #0x13
   258d0:	mov	x21, x0
   258d4:	mov	x0, x22
   258d8:	bl	74c0 <strlen@plt>
   258dc:	cmp	x0, x21
   258e0:	b.ls	258f8 <scols_init_debug@@SMARTCOLS_2.25+0x12268>  // b.plast
   258e4:	mov	x0, x20
   258e8:	mov	x1, x22
   258ec:	mov	x2, x21
   258f0:	bl	79b0 <strncmp@plt>
   258f4:	cbz	w0, 25950 <scols_init_debug@@SMARTCOLS_2.25+0x122c0>
   258f8:	mov	w0, wzr
   258fc:	b	25938 <scols_init_debug@@SMARTCOLS_2.25+0x122a8>
   25900:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25904:	add	x3, x19, #0x13
   25908:	add	x2, x2, #0xe3f
   2590c:	add	x0, sp, #0x8
   25910:	mov	w1, #0x106                 	// #262
   25914:	bl	77b0 <snprintf@plt>
   25918:	mov	x0, x21
   2591c:	bl	7f40 <dirfd@plt>
   25920:	add	x1, sp, #0x8
   25924:	mov	w2, #0x4                   	// #4
   25928:	mov	w3, wzr
   2592c:	bl	81e0 <faccessat@plt>
   25930:	cmp	w0, #0x0
   25934:	cset	w0, eq  // eq = none
   25938:	ldp	x20, x19, [sp, #320]
   2593c:	ldp	x22, x21, [sp, #304]
   25940:	ldr	x28, [sp, #288]
   25944:	ldp	x29, x30, [sp, #272]
   25948:	add	sp, sp, #0x150
   2594c:	ret
   25950:	add	x20, x19, x21
   25954:	ldrsb	x19, [x20, #19]!
   25958:	cmp	x19, #0x70
   2595c:	b.ne	25974 <scols_init_debug@@SMARTCOLS_2.25+0x122e4>  // b.any
   25960:	bl	7d20 <__ctype_b_loc@plt>
   25964:	ldr	x8, [x0]
   25968:	ldrsb	x9, [x20, #1]
   2596c:	ldrh	w8, [x8, x9, lsl #1]
   25970:	tbnz	w8, #11, 25988 <scols_init_debug@@SMARTCOLS_2.25+0x122f8>
   25974:	bl	7d20 <__ctype_b_loc@plt>
   25978:	ldr	x8, [x0]
   2597c:	ldrh	w8, [x8, x19, lsl #1]
   25980:	ubfx	w0, w8, #11, #1
   25984:	b	25938 <scols_init_debug@@SMARTCOLS_2.25+0x122a8>
   25988:	mov	w0, #0x1                   	// #1
   2598c:	b	25938 <scols_init_debug@@SMARTCOLS_2.25+0x122a8>
   25990:	stp	x29, x30, [sp, #-48]!
   25994:	stp	x20, x19, [sp, #32]
   25998:	mov	x20, x1
   2599c:	mov	x1, xzr
   259a0:	str	x21, [sp, #16]
   259a4:	mov	x29, sp
   259a8:	bl	23414 <scols_init_debug@@SMARTCOLS_2.25+0xfd84>
   259ac:	cbz	x0, 259ec <scols_init_debug@@SMARTCOLS_2.25+0x1235c>
   259b0:	mov	x19, x0
   259b4:	bl	25a14 <scols_init_debug@@SMARTCOLS_2.25+0x12384>
   259b8:	cbz	x0, 259f4 <scols_init_debug@@SMARTCOLS_2.25+0x12364>
   259bc:	mov	x1, x0
   259c0:	mov	w21, wzr
   259c4:	mov	x0, x19
   259c8:	mov	x2, x20
   259cc:	bl	25858 <scols_init_debug@@SMARTCOLS_2.25+0x121c8>
   259d0:	cmp	w0, #0x0
   259d4:	mov	x0, x19
   259d8:	cinc	w21, w21, ne  // ne = any
   259dc:	bl	25a14 <scols_init_debug@@SMARTCOLS_2.25+0x12384>
   259e0:	mov	x1, x0
   259e4:	cbnz	x0, 259c4 <scols_init_debug@@SMARTCOLS_2.25+0x12334>
   259e8:	b	259f8 <scols_init_debug@@SMARTCOLS_2.25+0x12368>
   259ec:	mov	w21, wzr
   259f0:	b	25a00 <scols_init_debug@@SMARTCOLS_2.25+0x12370>
   259f4:	mov	w21, wzr
   259f8:	mov	x0, x19
   259fc:	bl	7b60 <closedir@plt>
   25a00:	mov	w0, w21
   25a04:	ldp	x20, x19, [sp, #32]
   25a08:	ldr	x21, [sp, #16]
   25a0c:	ldp	x29, x30, [sp], #48
   25a10:	ret
   25a14:	stp	x29, x30, [sp, #-64]!
   25a18:	str	x23, [sp, #16]
   25a1c:	stp	x22, x21, [sp, #32]
   25a20:	stp	x20, x19, [sp, #48]
   25a24:	mov	x29, sp
   25a28:	mov	x19, x0
   25a2c:	bl	7b10 <readdir@plt>
   25a30:	mov	x20, x0
   25a34:	cbz	x0, 25a80 <scols_init_debug@@SMARTCOLS_2.25+0x123f0>
   25a38:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   25a3c:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   25a40:	add	x21, x21, #0xc2b
   25a44:	add	x22, x22, #0xc2a
   25a48:	b	25a5c <scols_init_debug@@SMARTCOLS_2.25+0x123cc>
   25a4c:	mov	x0, x19
   25a50:	bl	7b10 <readdir@plt>
   25a54:	mov	x20, x0
   25a58:	cbz	x0, 25a80 <scols_init_debug@@SMARTCOLS_2.25+0x123f0>
   25a5c:	add	x23, x20, #0x13
   25a60:	mov	x0, x23
   25a64:	mov	x1, x21
   25a68:	bl	7cf0 <strcmp@plt>
   25a6c:	cbz	w0, 25a4c <scols_init_debug@@SMARTCOLS_2.25+0x123bc>
   25a70:	mov	x0, x23
   25a74:	mov	x1, x22
   25a78:	bl	7cf0 <strcmp@plt>
   25a7c:	cbz	w0, 25a4c <scols_init_debug@@SMARTCOLS_2.25+0x123bc>
   25a80:	mov	x0, x20
   25a84:	ldp	x20, x19, [sp, #48]
   25a88:	ldp	x22, x21, [sp, #32]
   25a8c:	ldr	x23, [sp, #16]
   25a90:	ldp	x29, x30, [sp], #64
   25a94:	ret
   25a98:	sub	sp, sp, #0x50
   25a9c:	stp	x20, x19, [sp, #64]
   25aa0:	mov	w19, w1
   25aa4:	mov	x1, xzr
   25aa8:	stp	x29, x30, [sp, #16]
   25aac:	stp	x24, x23, [sp, #32]
   25ab0:	stp	x22, x21, [sp, #48]
   25ab4:	add	x29, sp, #0x10
   25ab8:	mov	x20, x0
   25abc:	str	xzr, [sp, #8]
   25ac0:	bl	23414 <scols_init_debug@@SMARTCOLS_2.25+0xfd84>
   25ac4:	cbz	x0, 25b68 <scols_init_debug@@SMARTCOLS_2.25+0x124d8>
   25ac8:	mov	x21, x0
   25acc:	bl	25a14 <scols_init_debug@@SMARTCOLS_2.25+0x12384>
   25ad0:	cbz	x0, 25b50 <scols_init_debug@@SMARTCOLS_2.25+0x124c0>
   25ad4:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25ad8:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25adc:	mov	x24, x0
   25ae0:	add	x22, x22, #0xe48
   25ae4:	add	x23, x23, #0xf3e
   25ae8:	b	25afc <scols_init_debug@@SMARTCOLS_2.25+0x1246c>
   25aec:	mov	x0, x21
   25af0:	bl	25a14 <scols_init_debug@@SMARTCOLS_2.25+0x12384>
   25af4:	mov	x24, x0
   25af8:	cbz	x0, 25b50 <scols_init_debug@@SMARTCOLS_2.25+0x124c0>
   25afc:	mov	x0, x21
   25b00:	mov	x1, x24
   25b04:	mov	x2, xzr
   25b08:	bl	25858 <scols_init_debug@@SMARTCOLS_2.25+0x121c8>
   25b0c:	cbz	w0, 25aec <scols_init_debug@@SMARTCOLS_2.25+0x1245c>
   25b10:	add	x24, x24, #0x13
   25b14:	add	x1, sp, #0x4
   25b18:	mov	x0, x20
   25b1c:	mov	x2, x22
   25b20:	mov	x3, x24
   25b24:	bl	23fd8 <scols_init_debug@@SMARTCOLS_2.25+0x10948>
   25b28:	cbnz	w0, 25aec <scols_init_debug@@SMARTCOLS_2.25+0x1245c>
   25b2c:	ldr	w8, [sp, #4]
   25b30:	cmp	w8, w19
   25b34:	b.ne	25aec <scols_init_debug@@SMARTCOLS_2.25+0x1245c>  // b.any
   25b38:	add	x1, sp, #0x8
   25b3c:	mov	x0, x20
   25b40:	mov	x2, x23
   25b44:	mov	x3, x24
   25b48:	bl	241f4 <scols_init_debug@@SMARTCOLS_2.25+0x10b64>
   25b4c:	cbnz	w0, 25aec <scols_init_debug@@SMARTCOLS_2.25+0x1245c>
   25b50:	mov	x0, x21
   25b54:	bl	7b60 <closedir@plt>
   25b58:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   25b5c:	ldrb	w8, [x8, #2952]
   25b60:	tbnz	w8, #2, 25b80 <scols_init_debug@@SMARTCOLS_2.25+0x124f0>
   25b64:	ldr	x0, [sp, #8]
   25b68:	ldp	x20, x19, [sp, #64]
   25b6c:	ldp	x22, x21, [sp, #48]
   25b70:	ldp	x24, x23, [sp, #32]
   25b74:	ldp	x29, x30, [sp, #16]
   25b78:	add	sp, sp, #0x50
   25b7c:	ret
   25b80:	adrp	x8, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   25b84:	ldr	x8, [x8, #4016]
   25b88:	ldr	x21, [x8]
   25b8c:	bl	7860 <getpid@plt>
   25b90:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12970>
   25b94:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25b98:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25b9c:	mov	w2, w0
   25ba0:	add	x1, x1, #0xd83
   25ba4:	add	x3, x3, #0xdee
   25ba8:	add	x4, x4, #0x265
   25bac:	mov	x0, x21
   25bb0:	bl	8350 <fprintf@plt>
   25bb4:	ldr	w3, [sp, #8]
   25bb8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25bbc:	add	x1, x1, #0xe55
   25bc0:	mov	x0, x20
   25bc4:	mov	w2, w19
   25bc8:	bl	25480 <scols_init_debug@@SMARTCOLS_2.25+0x11df0>
   25bcc:	b	25b64 <scols_init_debug@@SMARTCOLS_2.25+0x124d4>
   25bd0:	stp	x29, x30, [sp, #-32]!
   25bd4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25bd8:	add	x1, x1, #0xe6f
   25bdc:	stp	x20, x19, [sp, #16]
   25be0:	mov	x29, sp
   25be4:	bl	23414 <scols_init_debug@@SMARTCOLS_2.25+0xfd84>
   25be8:	cbz	x0, 25c1c <scols_init_debug@@SMARTCOLS_2.25+0x1258c>
   25bec:	mov	x19, x0
   25bf0:	bl	25a14 <scols_init_debug@@SMARTCOLS_2.25+0x12384>
   25bf4:	cbz	x0, 25c2c <scols_init_debug@@SMARTCOLS_2.25+0x1259c>
   25bf8:	mov	x20, xzr
   25bfc:	cbnz	x20, 25c24 <scols_init_debug@@SMARTCOLS_2.25+0x12594>
   25c00:	add	x0, x0, #0x13
   25c04:	bl	7b50 <strdup@plt>
   25c08:	mov	x20, x0
   25c0c:	mov	x0, x19
   25c10:	bl	25a14 <scols_init_debug@@SMARTCOLS_2.25+0x12384>
   25c14:	cbnz	x0, 25bfc <scols_init_debug@@SMARTCOLS_2.25+0x1256c>
   25c18:	b	25c30 <scols_init_debug@@SMARTCOLS_2.25+0x125a0>
   25c1c:	mov	x20, xzr
   25c20:	b	25c38 <scols_init_debug@@SMARTCOLS_2.25+0x125a8>
   25c24:	mov	x0, x20
   25c28:	bl	7d90 <free@plt>
   25c2c:	mov	x20, xzr
   25c30:	mov	x0, x19
   25c34:	bl	7b60 <closedir@plt>
   25c38:	mov	x0, x20
   25c3c:	ldp	x20, x19, [sp, #16]
   25c40:	ldp	x29, x30, [sp], #32
   25c44:	ret
   25c48:	stp	x29, x30, [sp, #-64]!
   25c4c:	mov	x3, xzr
   25c50:	str	x23, [sp, #16]
   25c54:	stp	x22, x21, [sp, #32]
   25c58:	stp	x20, x19, [sp, #48]
   25c5c:	mov	x29, sp
   25c60:	mov	x20, x2
   25c64:	mov	x19, x1
   25c68:	mov	x21, x0
   25c6c:	bl	235c0 <scols_init_debug@@SMARTCOLS_2.25+0xff30>
   25c70:	cmp	x0, #0x1
   25c74:	mov	x1, xzr
   25c78:	b.lt	25cf8 <scols_init_debug@@SMARTCOLS_2.25+0x12668>  // b.tstop
   25c7c:	add	x8, x0, #0x10
   25c80:	cmp	x8, x20
   25c84:	b.hi	25cf8 <scols_init_debug@@SMARTCOLS_2.25+0x12668>  // b.pmore
   25c88:	add	x20, x0, #0x1
   25c8c:	strb	wzr, [x19, x0]
   25c90:	mov	x0, x21
   25c94:	bl	225c8 <scols_init_debug@@SMARTCOLS_2.25+0xef38>
   25c98:	mov	x21, x0
   25c9c:	cbz	x0, 25cb0 <scols_init_debug@@SMARTCOLS_2.25+0x12620>
   25ca0:	mov	x0, x21
   25ca4:	bl	74c0 <strlen@plt>
   25ca8:	mov	x22, x0
   25cac:	b	25cb4 <scols_init_debug@@SMARTCOLS_2.25+0x12624>
   25cb0:	mov	x22, xzr
   25cb4:	add	x23, x19, x22
   25cb8:	add	x0, x23, #0xf
   25cbc:	mov	x1, x19
   25cc0:	mov	x2, x20
   25cc4:	bl	7420 <memmove@plt>
   25cc8:	cbz	x21, 25cdc <scols_init_debug@@SMARTCOLS_2.25+0x1264c>
   25ccc:	mov	x0, x19
   25cd0:	mov	x1, x21
   25cd4:	mov	x2, x22
   25cd8:	bl	7400 <memcpy@plt>
   25cdc:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25ce0:	add	x8, x8, #0xe76
   25ce4:	ldur	x9, [x8, #7]
   25ce8:	ldr	x8, [x8]
   25cec:	mov	x1, x19
   25cf0:	stur	x9, [x23, #7]
   25cf4:	str	x8, [x23]
   25cf8:	ldp	x20, x19, [sp, #48]
   25cfc:	ldp	x22, x21, [sp, #32]
   25d00:	ldr	x23, [sp, #16]
   25d04:	mov	x0, x1
   25d08:	ldp	x29, x30, [sp], #64
   25d0c:	ret
   25d10:	stp	x29, x30, [sp, #-32]!
   25d14:	stp	x28, x19, [sp, #16]
   25d18:	mov	x29, sp
   25d1c:	sub	sp, sp, #0x1, lsl #12
   25d20:	mov	w0, #0xffffffea            	// #-22
   25d24:	cbz	x1, 25d64 <scols_init_debug@@SMARTCOLS_2.25+0x126d4>
   25d28:	mov	x19, x2
   25d2c:	cbz	x2, 25d64 <scols_init_debug@@SMARTCOLS_2.25+0x126d4>
   25d30:	mov	x8, x1
   25d34:	mov	x1, sp
   25d38:	mov	x0, x8
   25d3c:	str	xzr, [x19]
   25d40:	bl	25d74 <scols_init_debug@@SMARTCOLS_2.25+0x126e4>
   25d44:	cbz	x0, 25d60 <scols_init_debug@@SMARTCOLS_2.25+0x126d0>
   25d48:	bl	7b50 <strdup@plt>
   25d4c:	cmp	x0, #0x0
   25d50:	mov	w8, #0xfffffff4            	// #-12
   25d54:	str	x0, [x19]
   25d58:	csel	w0, w8, wzr, eq  // eq = none
   25d5c:	b	25d64 <scols_init_debug@@SMARTCOLS_2.25+0x126d4>
   25d60:	mov	w0, #0x1                   	// #1
   25d64:	add	sp, sp, #0x1, lsl #12
   25d68:	ldp	x28, x19, [sp, #16]
   25d6c:	ldp	x29, x30, [sp], #32
   25d70:	ret
   25d74:	stp	x29, x30, [sp, #-80]!
   25d78:	stp	x26, x25, [sp, #16]
   25d7c:	stp	x24, x23, [sp, #32]
   25d80:	stp	x22, x21, [sp, #48]
   25d84:	stp	x20, x19, [sp, #64]
   25d88:	mov	x29, sp
   25d8c:	cbz	x0, 25e4c <scols_init_debug@@SMARTCOLS_2.25+0x127bc>
   25d90:	ldrb	w8, [x0]
   25d94:	mov	x20, x0
   25d98:	cbz	w8, 25db4 <scols_init_debug@@SMARTCOLS_2.25+0x12724>
   25d9c:	mov	x0, x20
   25da0:	mov	x19, x1
   25da4:	bl	74c0 <strlen@plt>
   25da8:	add	x8, x0, #0xb
   25dac:	cmp	x8, #0x1, lsl #12
   25db0:	b.ls	25dbc <scols_init_debug@@SMARTCOLS_2.25+0x1272c>  // b.plast
   25db4:	mov	x0, xzr
   25db8:	b	25e4c <scols_init_debug@@SMARTCOLS_2.25+0x127bc>
   25dbc:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25dc0:	add	x8, x8, #0xf86
   25dc4:	ldr	x25, [x8]
   25dc8:	mov	w26, #0x6574                	// #25972
   25dcc:	mov	x21, x0
   25dd0:	movk	w26, #0x6d, lsl #16
   25dd4:	b	25de4 <scols_init_debug@@SMARTCOLS_2.25+0x12754>
   25dd8:	mov	w8, wzr
   25ddc:	tbnz	w8, #0, 25e44 <scols_init_debug@@SMARTCOLS_2.25+0x127b4>
   25de0:	cbz	x23, 25e44 <scols_init_debug@@SMARTCOLS_2.25+0x127b4>
   25de4:	add	x23, x20, x21
   25de8:	mov	w2, #0xfff                 	// #4095
   25dec:	mov	x0, x20
   25df0:	mov	x1, x19
   25df4:	str	x25, [x23]
   25df8:	stur	w26, [x23, #7]
   25dfc:	bl	7670 <readlink@plt>
   25e00:	mov	x24, x0
   25e04:	mov	w1, #0x2f                  	// #47
   25e08:	mov	x0, x20
   25e0c:	strb	wzr, [x23]
   25e10:	bl	7bc0 <strrchr@plt>
   25e14:	mov	x23, x0
   25e18:	cbz	x0, 25e24 <scols_init_debug@@SMARTCOLS_2.25+0x12794>
   25e1c:	sub	x21, x23, x20
   25e20:	strb	wzr, [x23]
   25e24:	cmp	x24, #0x1
   25e28:	b.lt	25dd8 <scols_init_debug@@SMARTCOLS_2.25+0x12748>  // b.tstop
   25e2c:	mov	x0, x19
   25e30:	strb	wzr, [x19, x24]
   25e34:	bl	7ae0 <__xpg_basename@plt>
   25e38:	mov	x22, x0
   25e3c:	mov	w8, #0x1                   	// #1
   25e40:	tbz	w8, #0, 25de0 <scols_init_debug@@SMARTCOLS_2.25+0x12750>
   25e44:	cmp	w8, #0x0
   25e48:	csel	x0, x22, xzr, ne  // ne = any
   25e4c:	ldp	x20, x19, [sp, #64]
   25e50:	ldp	x22, x21, [sp, #48]
   25e54:	ldp	x24, x23, [sp, #32]
   25e58:	ldp	x26, x25, [sp, #16]
   25e5c:	ldp	x29, x30, [sp], #80
   25e60:	ret
   25e64:	stp	x29, x30, [sp, #-48]!
   25e68:	stp	x28, x21, [sp, #16]
   25e6c:	stp	x20, x19, [sp, #32]
   25e70:	mov	x29, sp
   25e74:	sub	sp, sp, #0x1, lsl #12
   25e78:	sub	sp, sp, #0x10
   25e7c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25e80:	add	x2, x2, #0xe86
   25e84:	add	x1, sp, #0x4
   25e88:	mov	x19, x0
   25e8c:	str	wzr, [sp, #4]
   25e90:	bl	23f80 <scols_init_debug@@SMARTCOLS_2.25+0x108f0>
   25e94:	cbnz	w0, 25eac <scols_init_debug@@SMARTCOLS_2.25+0x1281c>
   25e98:	ldr	w8, [sp, #4]
   25e9c:	cmp	w8, #0x1
   25ea0:	b.ne	25eac <scols_init_debug@@SMARTCOLS_2.25+0x1281c>  // b.any
   25ea4:	mov	w0, #0x1                   	// #1
   25ea8:	b	25ef8 <scols_init_debug@@SMARTCOLS_2.25+0x12868>
   25eac:	add	x1, sp, #0x10
   25eb0:	mov	w2, #0x1000                	// #4096
   25eb4:	mov	x0, x19
   25eb8:	bl	25c48 <scols_init_debug@@SMARTCOLS_2.25+0x125b8>
   25ebc:	cbz	x0, 25ef4 <scols_init_debug@@SMARTCOLS_2.25+0x12864>
   25ec0:	mov	x19, x0
   25ec4:	add	x2, sp, #0x8
   25ec8:	mov	x1, x19
   25ecc:	bl	25d10 <scols_init_debug@@SMARTCOLS_2.25+0x12680>
   25ed0:	cbnz	w0, 25ef4 <scols_init_debug@@SMARTCOLS_2.25+0x12864>
   25ed4:	ldr	x20, [sp, #8]
   25ed8:	mov	x0, x20
   25edc:	bl	25f10 <scols_init_debug@@SMARTCOLS_2.25+0x12880>
   25ee0:	mov	w21, w0
   25ee4:	str	w0, [sp, #4]
   25ee8:	mov	x0, x20
   25eec:	bl	7d90 <free@plt>
   25ef0:	cbz	w21, 25ec4 <scols_init_debug@@SMARTCOLS_2.25+0x12834>
   25ef4:	ldr	w0, [sp, #4]
   25ef8:	add	sp, sp, #0x1, lsl #12
   25efc:	add	sp, sp, #0x10
   25f00:	ldp	x20, x19, [sp, #32]
   25f04:	ldp	x28, x21, [sp, #16]
   25f08:	ldp	x29, x30, [sp], #48
   25f0c:	ret
   25f10:	stp	x29, x30, [sp, #-48]!
   25f14:	str	x21, [sp, #16]
   25f18:	adrp	x21, 3a000 <scols_init_debug@@SMARTCOLS_2.25+0x26970>
   25f1c:	stp	x20, x19, [sp, #32]
   25f20:	mov	x19, x0
   25f24:	mov	x20, xzr
   25f28:	add	x21, x21, #0xd50
   25f2c:	mov	x29, sp
   25f30:	ldr	x1, [x21, x20]
   25f34:	mov	x0, x19
   25f38:	bl	7cf0 <strcmp@plt>
   25f3c:	cbz	w0, 25f54 <scols_init_debug@@SMARTCOLS_2.25+0x128c4>
   25f40:	add	x20, x20, #0x8
   25f44:	cmp	x20, #0x28
   25f48:	b.ne	25f30 <scols_init_debug@@SMARTCOLS_2.25+0x128a0>  // b.any
   25f4c:	mov	w0, wzr
   25f50:	b	25f58 <scols_init_debug@@SMARTCOLS_2.25+0x128c8>
   25f54:	mov	w0, #0x1                   	// #1
   25f58:	ldp	x20, x19, [sp, #32]
   25f5c:	ldr	x21, [sp, #16]
   25f60:	ldp	x29, x30, [sp], #48
   25f64:	ret
   25f68:	stp	x29, x30, [sp, #-80]!
   25f6c:	str	x28, [sp, #16]
   25f70:	stp	x24, x23, [sp, #32]
   25f74:	stp	x22, x21, [sp, #48]
   25f78:	stp	x20, x19, [sp, #64]
   25f7c:	mov	x29, sp
   25f80:	sub	sp, sp, #0x1, lsl #12
   25f84:	cbz	x0, 2610c <scols_init_debug@@SMARTCOLS_2.25+0x12a7c>
   25f88:	mov	x21, x2
   25f8c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25f90:	mov	x22, x1
   25f94:	add	x2, x2, #0xe4b
   25f98:	mov	w1, wzr
   25f9c:	mov	x19, x3
   25fa0:	mov	x20, x0
   25fa4:	bl	22aec <scols_init_debug@@SMARTCOLS_2.25+0xf45c>
   25fa8:	cmp	w0, #0x0
   25fac:	cset	w24, eq  // eq = none
   25fb0:	cbz	w0, 2605c <scols_init_debug@@SMARTCOLS_2.25+0x129cc>
   25fb4:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25fb8:	mov	w23, w0
   25fbc:	add	x2, x2, #0xe90
   25fc0:	mov	x1, sp
   25fc4:	mov	x0, x20
   25fc8:	str	xzr, [sp]
   25fcc:	bl	23960 <scols_init_debug@@SMARTCOLS_2.25+0x102d0>
   25fd0:	ldr	x8, [sp]
   25fd4:	str	x8, [x29, #24]
   25fd8:	cbz	x8, 26048 <scols_init_debug@@SMARTCOLS_2.25+0x129b8>
   25fdc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   25fe0:	add	x1, x1, #0xae4
   25fe4:	add	x0, x29, #0x18
   25fe8:	bl	7cd0 <strsep@plt>
   25fec:	cbz	x0, 26014 <scols_init_debug@@SMARTCOLS_2.25+0x12984>
   25ff0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   25ff4:	cmp	w23, #0x0
   25ff8:	add	x1, x1, #0x4a9
   25ffc:	mov	w2, #0x4                   	// #4
   26000:	cset	w23, eq  // eq = none
   26004:	bl	7de0 <strncasecmp@plt>
   26008:	cmp	w0, #0x0
   2600c:	cset	w8, eq  // eq = none
   26010:	orr	w24, w23, w8
   26014:	ldr	x0, [sp]
   26018:	bl	7d90 <free@plt>
   2601c:	cbz	w24, 26038 <scols_init_debug@@SMARTCOLS_2.25+0x129a8>
   26020:	mov	x0, x20
   26024:	mov	x1, x22
   26028:	mov	x2, x21
   2602c:	mov	x3, x19
   26030:	bl	26134 <scols_init_debug@@SMARTCOLS_2.25+0x12aa4>
   26034:	cbz	w0, 26054 <scols_init_debug@@SMARTCOLS_2.25+0x129c4>
   26038:	mov	w24, wzr
   2603c:	mov	w8, #0x1                   	// #1
   26040:	cbnz	w8, 2605c <scols_init_debug@@SMARTCOLS_2.25+0x129cc>
   26044:	b	26114 <scols_init_debug@@SMARTCOLS_2.25+0x12a84>
   26048:	mov	x0, xzr
   2604c:	cbnz	x0, 25ff0 <scols_init_debug@@SMARTCOLS_2.25+0x12960>
   26050:	b	26014 <scols_init_debug@@SMARTCOLS_2.25+0x12984>
   26054:	mov	w8, wzr
   26058:	cbz	w8, 26114 <scols_init_debug@@SMARTCOLS_2.25+0x12a84>
   2605c:	cbz	w24, 260d8 <scols_init_debug@@SMARTCOLS_2.25+0x12a48>
   26060:	mov	x1, sp
   26064:	mov	w2, #0xfff                 	// #4095
   26068:	mov	x0, x20
   2606c:	mov	x3, xzr
   26070:	mov	x23, sp
   26074:	bl	235c0 <scols_init_debug@@SMARTCOLS_2.25+0xff30>
   26078:	tbnz	x0, #63, 2610c <scols_init_debug@@SMARTCOLS_2.25+0x12a7c>
   2607c:	strb	wzr, [x23, x0]
   26080:	mov	x0, sp
   26084:	bl	15030 <scols_init_debug@@SMARTCOLS_2.25+0x19a0>
   26088:	mov	x0, sp
   2608c:	bl	15030 <scols_init_debug@@SMARTCOLS_2.25+0x19a0>
   26090:	cbz	x0, 2610c <scols_init_debug@@SMARTCOLS_2.25+0x12a7c>
   26094:	mov	x23, x0
   26098:	bl	25814 <scols_init_debug@@SMARTCOLS_2.25+0x12184>
   2609c:	cbz	x22, 260b4 <scols_init_debug@@SMARTCOLS_2.25+0x12a24>
   260a0:	cbz	x21, 260b4 <scols_init_debug@@SMARTCOLS_2.25+0x12a24>
   260a4:	mov	x0, x22
   260a8:	mov	x1, x23
   260ac:	mov	x2, x21
   260b0:	bl	261e0 <scols_init_debug@@SMARTCOLS_2.25+0x12b50>
   260b4:	cbz	x19, 26114 <scols_init_debug@@SMARTCOLS_2.25+0x12a84>
   260b8:	mov	x0, x20
   260bc:	bl	225c8 <scols_init_debug@@SMARTCOLS_2.25+0xef38>
   260c0:	mov	x1, x23
   260c4:	mov	x2, xzr
   260c8:	bl	26208 <scols_init_debug@@SMARTCOLS_2.25+0x12b78>
   260cc:	str	x0, [x19]
   260d0:	cbnz	x0, 26114 <scols_init_debug@@SMARTCOLS_2.25+0x12a84>
   260d4:	b	2610c <scols_init_debug@@SMARTCOLS_2.25+0x12a7c>
   260d8:	cbz	x22, 260f0 <scols_init_debug@@SMARTCOLS_2.25+0x12a60>
   260dc:	mov	x0, x20
   260e0:	mov	x1, x22
   260e4:	mov	x2, x21
   260e8:	bl	25780 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   260ec:	cbz	x0, 2610c <scols_init_debug@@SMARTCOLS_2.25+0x12a7c>
   260f0:	cbz	x19, 26114 <scols_init_debug@@SMARTCOLS_2.25+0x12a84>
   260f4:	mov	x0, x20
   260f8:	bl	261c8 <scols_init_debug@@SMARTCOLS_2.25+0x12b38>
   260fc:	mov	x8, x0
   26100:	mov	w0, wzr
   26104:	str	x8, [x19]
   26108:	b	26118 <scols_init_debug@@SMARTCOLS_2.25+0x12a88>
   2610c:	mov	w0, #0xffffffff            	// #-1
   26110:	b	26118 <scols_init_debug@@SMARTCOLS_2.25+0x12a88>
   26114:	mov	w0, wzr
   26118:	add	sp, sp, #0x1, lsl #12
   2611c:	ldp	x20, x19, [sp, #64]
   26120:	ldp	x22, x21, [sp, #48]
   26124:	ldp	x24, x23, [sp, #32]
   26128:	ldr	x28, [sp, #16]
   2612c:	ldp	x29, x30, [sp], #80
   26130:	ret
   26134:	stp	x29, x30, [sp, #-64]!
   26138:	str	x23, [sp, #16]
   2613c:	stp	x22, x21, [sp, #32]
   26140:	stp	x20, x19, [sp, #48]
   26144:	mov	x29, sp
   26148:	mov	x20, x3
   2614c:	mov	x22, x2
   26150:	mov	x23, x1
   26154:	mov	x21, x0
   26158:	bl	25bd0 <scols_init_debug@@SMARTCOLS_2.25+0x12540>
   2615c:	cbz	x0, 261ac <scols_init_debug@@SMARTCOLS_2.25+0x12b1c>
   26160:	mov	x19, x0
   26164:	cbz	x23, 2617c <scols_init_debug@@SMARTCOLS_2.25+0x12aec>
   26168:	cbz	x22, 2617c <scols_init_debug@@SMARTCOLS_2.25+0x12aec>
   2616c:	mov	x0, x23
   26170:	mov	x1, x19
   26174:	mov	x2, x22
   26178:	bl	261e0 <scols_init_debug@@SMARTCOLS_2.25+0x12b50>
   2617c:	cbz	x20, 261a0 <scols_init_debug@@SMARTCOLS_2.25+0x12b10>
   26180:	mov	x0, x21
   26184:	bl	225c8 <scols_init_debug@@SMARTCOLS_2.25+0xef38>
   26188:	mov	x1, x19
   2618c:	mov	x2, xzr
   26190:	bl	26208 <scols_init_debug@@SMARTCOLS_2.25+0x12b78>
   26194:	cmp	x0, #0x0
   26198:	str	x0, [x20]
   2619c:	csetm	w20, eq  // eq = none
   261a0:	mov	x0, x19
   261a4:	bl	7d90 <free@plt>
   261a8:	b	261b0 <scols_init_debug@@SMARTCOLS_2.25+0x12b20>
   261ac:	mov	w20, #0xffffffff            	// #-1
   261b0:	mov	w0, w20
   261b4:	ldp	x20, x19, [sp, #48]
   261b8:	ldp	x22, x21, [sp, #32]
   261bc:	ldr	x23, [sp, #16]
   261c0:	ldp	x29, x30, [sp], #64
   261c4:	ret
   261c8:	stp	x29, x30, [sp, #-16]!
   261cc:	mov	x29, sp
   261d0:	bl	2271c <scols_init_debug@@SMARTCOLS_2.25+0xf08c>
   261d4:	ldr	x0, [x0]
   261d8:	ldp	x29, x30, [sp], #16
   261dc:	ret
   261e0:	stp	x29, x30, [sp, #-32]!
   261e4:	str	x19, [sp, #16]
   261e8:	sub	x19, x2, #0x1
   261ec:	mov	x2, x19
   261f0:	mov	x29, sp
   261f4:	bl	8160 <strncpy@plt>
   261f8:	strb	wzr, [x0, x19]
   261fc:	ldr	x19, [sp, #16]
   26200:	ldp	x29, x30, [sp], #32
   26204:	ret
   26208:	stp	x29, x30, [sp, #-64]!
   2620c:	stp	x28, x23, [sp, #16]
   26210:	stp	x22, x21, [sp, #32]
   26214:	stp	x20, x19, [sp, #48]
   26218:	mov	x29, sp
   2621c:	sub	sp, sp, #0x1, lsl #12
   26220:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   26224:	add	x8, x8, #0xc49
   26228:	cmp	x0, #0x0
   2622c:	csel	x21, x8, x0, eq  // eq = none
   26230:	cbz	x1, 26390 <scols_init_debug@@SMARTCOLS_2.25+0x12d00>
   26234:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26238:	mov	x22, x2
   2623c:	add	x0, x0, #0x117
   26240:	mov	w2, #0x5                   	// #5
   26244:	mov	x23, x1
   26248:	bl	79b0 <strncmp@plt>
   2624c:	cbz	w0, 26258 <scols_init_debug@@SMARTCOLS_2.25+0x12bc8>
   26250:	mov	x20, xzr
   26254:	b	2627c <scols_init_debug@@SMARTCOLS_2.25+0x12bec>
   26258:	mov	x1, sp
   2625c:	mov	x0, x23
   26260:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   26264:	ldr	x8, [sp, #32]
   26268:	add	x9, x23, #0x5
   2626c:	cmp	w0, #0x0
   26270:	csel	x23, x23, x9, eq  // eq = none
   26274:	csel	x20, x8, xzr, eq  // eq = none
   26278:	cbz	w0, 26358 <scols_init_debug@@SMARTCOLS_2.25+0x12cc8>
   2627c:	mov	x0, x23
   26280:	bl	7b50 <strdup@plt>
   26284:	mov	x19, x0
   26288:	cbz	x0, 2636c <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   2628c:	mov	x0, x19
   26290:	bl	269e8 <scols_init_debug@@SMARTCOLS_2.25+0x13358>
   26294:	cbz	x22, 262fc <scols_init_debug@@SMARTCOLS_2.25+0x12c6c>
   26298:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   2629c:	add	x0, x0, #0x397
   262a0:	mov	w2, #0x3                   	// #3
   262a4:	mov	x1, x23
   262a8:	bl	79b0 <strncmp@plt>
   262ac:	cbz	w0, 262fc <scols_init_debug@@SMARTCOLS_2.25+0x12c6c>
   262b0:	mov	x0, x22
   262b4:	bl	7b50 <strdup@plt>
   262b8:	cbz	x0, 2636c <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   262bc:	mov	x22, x0
   262c0:	bl	269e8 <scols_init_debug@@SMARTCOLS_2.25+0x13358>
   262c4:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   262c8:	add	x2, x2, #0xf1a
   262cc:	mov	x0, sp
   262d0:	mov	w1, #0x1000                	// #4096
   262d4:	mov	x3, x21
   262d8:	mov	x4, x22
   262dc:	mov	x5, x19
   262e0:	bl	77b0 <snprintf@plt>
   262e4:	mov	w21, w0
   262e8:	mov	x0, x22
   262ec:	bl	7d90 <free@plt>
   262f0:	cmp	w21, #0xfff
   262f4:	b.ls	26360 <scols_init_debug@@SMARTCOLS_2.25+0x12cd0>  // b.plast
   262f8:	b	2636c <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   262fc:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26300:	add	x2, x2, #0xf31
   26304:	mov	x0, sp
   26308:	mov	w1, #0x1000                	// #4096
   2630c:	mov	x3, x21
   26310:	mov	x4, x19
   26314:	bl	77b0 <snprintf@plt>
   26318:	cmp	w0, #0xfff
   2631c:	b.hi	2636c <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>  // b.pmore
   26320:	mov	x0, sp
   26324:	bl	26a2c <scols_init_debug@@SMARTCOLS_2.25+0x1339c>
   26328:	cbnz	x0, 26368 <scols_init_debug@@SMARTCOLS_2.25+0x12cd8>
   2632c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26330:	add	x2, x2, #0xf45
   26334:	mov	x0, sp
   26338:	mov	w1, #0x1000                	// #4096
   2633c:	mov	x3, x21
   26340:	mov	x4, x19
   26344:	bl	77b0 <snprintf@plt>
   26348:	cmp	w0, #0xfff
   2634c:	b.ls	26360 <scols_init_debug@@SMARTCOLS_2.25+0x12cd0>  // b.plast
   26350:	mov	x20, xzr
   26354:	b	2636c <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   26358:	mov	x19, xzr
   2635c:	b	2636c <scols_init_debug@@SMARTCOLS_2.25+0x12cdc>
   26360:	mov	x0, sp
   26364:	bl	26a2c <scols_init_debug@@SMARTCOLS_2.25+0x1339c>
   26368:	mov	x20, x0
   2636c:	mov	x0, x19
   26370:	bl	7d90 <free@plt>
   26374:	mov	x0, x20
   26378:	add	sp, sp, #0x1, lsl #12
   2637c:	ldp	x20, x19, [sp, #48]
   26380:	ldp	x22, x21, [sp, #32]
   26384:	ldp	x28, x23, [sp, #16]
   26388:	ldp	x29, x30, [sp], #64
   2638c:	ret
   26390:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   26394:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26398:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2639c:	add	x0, x0, #0x37f
   263a0:	add	x1, x1, #0xec5
   263a4:	add	x3, x3, #0xed1
   263a8:	mov	w2, #0x354                 	// #852
   263ac:	bl	8210 <__assert_fail@plt>
   263b0:	stp	x29, x30, [sp, #-48]!
   263b4:	stp	x22, x21, [sp, #16]
   263b8:	stp	x20, x19, [sp, #32]
   263bc:	mov	x29, sp
   263c0:	cbz	x0, 26404 <scols_init_debug@@SMARTCOLS_2.25+0x12d74>
   263c4:	mov	x20, x2
   263c8:	mov	x21, x1
   263cc:	mov	x1, xzr
   263d0:	mov	x2, xzr
   263d4:	mov	x19, x3
   263d8:	bl	25228 <scols_init_debug@@SMARTCOLS_2.25+0x11b98>
   263dc:	cbz	x0, 2640c <scols_init_debug@@SMARTCOLS_2.25+0x12d7c>
   263e0:	mov	x1, x21
   263e4:	mov	x2, x20
   263e8:	mov	x3, x19
   263ec:	mov	x22, x0
   263f0:	bl	25f68 <scols_init_debug@@SMARTCOLS_2.25+0x128d8>
   263f4:	mov	w19, w0
   263f8:	mov	x0, x22
   263fc:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   26400:	b	26410 <scols_init_debug@@SMARTCOLS_2.25+0x12d80>
   26404:	mov	w19, #0xffffffea            	// #-22
   26408:	b	26410 <scols_init_debug@@SMARTCOLS_2.25+0x12d80>
   2640c:	mov	w19, #0xfffffff4            	// #-12
   26410:	mov	w0, w19
   26414:	ldp	x20, x19, [sp, #32]
   26418:	ldp	x22, x21, [sp, #16]
   2641c:	ldp	x29, x30, [sp], #48
   26420:	ret
   26424:	sub	sp, sp, #0x40
   26428:	stp	x20, x19, [sp, #48]
   2642c:	mov	x19, x1
   26430:	mov	x1, xzr
   26434:	mov	x2, xzr
   26438:	stp	x29, x30, [sp, #16]
   2643c:	stp	x22, x21, [sp, #32]
   26440:	add	x29, sp, #0x10
   26444:	str	xzr, [sp, #8]
   26448:	bl	25228 <scols_init_debug@@SMARTCOLS_2.25+0x11b98>
   2644c:	mov	x20, x0
   26450:	cbz	x0, 264d4 <scols_init_debug@@SMARTCOLS_2.25+0x12e44>
   26454:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26458:	add	x2, x2, #0xe90
   2645c:	add	x1, sp, #0x8
   26460:	mov	x0, x20
   26464:	bl	23960 <scols_init_debug@@SMARTCOLS_2.25+0x102d0>
   26468:	cmp	w0, #0x1
   2646c:	mov	w21, wzr
   26470:	b.lt	264d8 <scols_init_debug@@SMARTCOLS_2.25+0x12e48>  // b.tstop
   26474:	ldr	x22, [sp, #8]
   26478:	cbz	x22, 264d8 <scols_init_debug@@SMARTCOLS_2.25+0x12e48>
   2647c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26480:	add	x1, x1, #0xe98
   26484:	mov	w2, #0x4                   	// #4
   26488:	mov	x0, x22
   2648c:	bl	79b0 <strncmp@plt>
   26490:	cbz	w0, 264b4 <scols_init_debug@@SMARTCOLS_2.25+0x12e24>
   26494:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26498:	add	x1, x1, #0xe9d
   2649c:	mov	w2, #0x11                  	// #17
   264a0:	mov	x0, x22
   264a4:	bl	79b0 <strncmp@plt>
   264a8:	cmp	w0, #0x0
   264ac:	cset	w21, eq  // eq = none
   264b0:	b	264d8 <scols_init_debug@@SMARTCOLS_2.25+0x12e48>
   264b4:	add	x0, x22, #0x4
   264b8:	mov	w1, #0x2d                  	// #45
   264bc:	bl	7bc0 <strrchr@plt>
   264c0:	cbz	x0, 264d4 <scols_init_debug@@SMARTCOLS_2.25+0x12e44>
   264c4:	ldrb	w8, [x0, #1]
   264c8:	cmp	w8, #0x0
   264cc:	cset	w21, ne  // ne = any
   264d0:	b	264d8 <scols_init_debug@@SMARTCOLS_2.25+0x12e48>
   264d4:	mov	w21, wzr
   264d8:	mov	x0, x20
   264dc:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   264e0:	ldr	x0, [sp, #8]
   264e4:	cbz	x19, 264f0 <scols_init_debug@@SMARTCOLS_2.25+0x12e60>
   264e8:	str	x0, [x19]
   264ec:	b	264f4 <scols_init_debug@@SMARTCOLS_2.25+0x12e64>
   264f0:	bl	7d90 <free@plt>
   264f4:	mov	w0, w21
   264f8:	ldp	x20, x19, [sp, #48]
   264fc:	ldp	x22, x21, [sp, #32]
   26500:	ldp	x29, x30, [sp, #16]
   26504:	add	sp, sp, #0x40
   26508:	ret
   2650c:	stp	x29, x30, [sp, #-32]!
   26510:	mov	x29, sp
   26514:	add	x3, x29, #0x18
   26518:	mov	x1, xzr
   2651c:	mov	x2, xzr
   26520:	str	x19, [sp, #16]
   26524:	mov	x19, x0
   26528:	bl	263b0 <scols_init_debug@@SMARTCOLS_2.25+0x12d20>
   2652c:	ldr	x8, [x29, #24]
   26530:	cmp	x8, x19
   26534:	ldr	x19, [sp, #16]
   26538:	cset	w8, eq  // eq = none
   2653c:	cmp	w0, #0x0
   26540:	csinv	w0, w8, wzr, eq  // eq = none
   26544:	ldp	x29, x30, [sp], #32
   26548:	ret
   2654c:	stp	x29, x30, [sp, #-80]!
   26550:	stp	x28, x25, [sp, #16]
   26554:	stp	x24, x23, [sp, #32]
   26558:	stp	x22, x21, [sp, #48]
   2655c:	stp	x20, x19, [sp, #64]
   26560:	mov	x29, sp
   26564:	sub	sp, sp, #0x1, lsl #12
   26568:	mov	x19, x4
   2656c:	mov	x21, x3
   26570:	mov	x22, x2
   26574:	mov	x23, x1
   26578:	mov	x24, x0
   2657c:	bl	2271c <scols_init_debug@@SMARTCOLS_2.25+0xf08c>
   26580:	cbz	x0, 26648 <scols_init_debug@@SMARTCOLS_2.25+0x12fb8>
   26584:	ldrb	w8, [x0, #32]
   26588:	mov	x20, x0
   2658c:	tbnz	w8, #1, 26648 <scols_init_debug@@SMARTCOLS_2.25+0x12fb8>
   26590:	tbnz	w8, #0, 26604 <scols_init_debug@@SMARTCOLS_2.25+0x12f74>
   26594:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26598:	orr	w8, w8, #0x2
   2659c:	add	x3, x3, #0x913
   265a0:	mov	x1, sp
   265a4:	mov	w2, #0xfff                 	// #4095
   265a8:	mov	x0, x24
   265ac:	strb	w8, [x20, #32]
   265b0:	mov	x25, sp
   265b4:	bl	235c0 <scols_init_debug@@SMARTCOLS_2.25+0xff30>
   265b8:	tbnz	x0, #63, 2664c <scols_init_debug@@SMARTCOLS_2.25+0x12fbc>
   265bc:	strb	wzr, [x25, x0]
   265c0:	mov	x0, sp
   265c4:	mov	w1, #0x2f                  	// #47
   265c8:	bl	7bc0 <strrchr@plt>
   265cc:	cbz	x0, 26668 <scols_init_debug@@SMARTCOLS_2.25+0x12fd8>
   265d0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   265d4:	add	x0, x0, #0x1
   265d8:	add	x2, x20, #0x10
   265dc:	add	x3, x20, #0x14
   265e0:	add	x4, x20, #0x18
   265e4:	add	x5, x20, #0x1c
   265e8:	add	x1, x1, #0xeaf
   265ec:	bl	80d0 <__isoc99_sscanf@plt>
   265f0:	cmp	w0, #0x4
   265f4:	b.ne	26668 <scols_init_debug@@SMARTCOLS_2.25+0x12fd8>  // b.any
   265f8:	ldrb	w8, [x20, #32]
   265fc:	orr	w8, w8, #0x1
   26600:	strb	w8, [x20, #32]
   26604:	cbz	x23, 26610 <scols_init_debug@@SMARTCOLS_2.25+0x12f80>
   26608:	ldr	w8, [x20, #16]
   2660c:	str	w8, [x23]
   26610:	cbz	x22, 2661c <scols_init_debug@@SMARTCOLS_2.25+0x12f8c>
   26614:	ldr	w8, [x20, #20]
   26618:	str	w8, [x22]
   2661c:	cbz	x21, 26628 <scols_init_debug@@SMARTCOLS_2.25+0x12f98>
   26620:	ldr	w8, [x20, #24]
   26624:	str	w8, [x21]
   26628:	cbz	x19, 26634 <scols_init_debug@@SMARTCOLS_2.25+0x12fa4>
   2662c:	ldr	w8, [x20, #28]
   26630:	str	w8, [x19]
   26634:	ldrb	w8, [x20, #32]
   26638:	mov	w0, wzr
   2663c:	and	w8, w8, #0xfffffffd
   26640:	strb	w8, [x20, #32]
   26644:	b	2664c <scols_init_debug@@SMARTCOLS_2.25+0x12fbc>
   26648:	mov	w0, #0xffffffea            	// #-22
   2664c:	add	sp, sp, #0x1, lsl #12
   26650:	ldp	x20, x19, [sp, #64]
   26654:	ldp	x22, x21, [sp, #48]
   26658:	ldp	x24, x23, [sp, #32]
   2665c:	ldp	x28, x25, [sp, #16]
   26660:	ldp	x29, x30, [sp], #80
   26664:	ret
   26668:	mov	w0, #0xffffffff            	// #-1
   2666c:	b	2664c <scols_init_debug@@SMARTCOLS_2.25+0x12fbc>
   26670:	stp	x29, x30, [sp, #-48]!
   26674:	str	x28, [sp, #16]
   26678:	stp	x20, x19, [sp, #32]
   2667c:	mov	x29, sp
   26680:	sub	sp, sp, #0x400
   26684:	mov	x8, x0
   26688:	mov	x0, xzr
   2668c:	cbz	x1, 266f8 <scols_init_debug@@SMARTCOLS_2.25+0x13068>
   26690:	mov	x4, x2
   26694:	cbz	x2, 266f8 <scols_init_debug@@SMARTCOLS_2.25+0x13068>
   26698:	mov	x2, sp
   2669c:	mov	w3, #0x400                 	// #1024
   266a0:	mov	x0, x8
   266a4:	bl	2670c <scols_init_debug@@SMARTCOLS_2.25+0x1307c>
   266a8:	cbz	x0, 266f8 <scols_init_debug@@SMARTCOLS_2.25+0x13068>
   266ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   266b0:	add	x1, x1, #0x32a
   266b4:	mov	x0, sp
   266b8:	bl	7890 <fopen@plt>
   266bc:	cbz	x0, 266f8 <scols_init_debug@@SMARTCOLS_2.25+0x13068>
   266c0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   266c4:	add	x1, x1, #0xebb
   266c8:	mov	x2, sp
   266cc:	mov	x19, x0
   266d0:	bl	7980 <__isoc99_fscanf@plt>
   266d4:	mov	w20, w0
   266d8:	mov	x0, x19
   266dc:	bl	7840 <fclose@plt>
   266e0:	cmp	w20, #0x1
   266e4:	b.ne	266f4 <scols_init_debug@@SMARTCOLS_2.25+0x13064>  // b.any
   266e8:	mov	x0, sp
   266ec:	bl	7b50 <strdup@plt>
   266f0:	b	266f8 <scols_init_debug@@SMARTCOLS_2.25+0x13068>
   266f4:	mov	x0, xzr
   266f8:	add	sp, sp, #0x400
   266fc:	ldp	x20, x19, [sp, #32]
   26700:	ldr	x28, [sp, #16]
   26704:	ldp	x29, x30, [sp], #48
   26708:	ret
   2670c:	stp	x29, x30, [sp, #-64]!
   26710:	mov	x29, sp
   26714:	stp	x22, x21, [sp, #32]
   26718:	stp	x20, x19, [sp, #48]
   2671c:	mov	x22, x4
   26720:	mov	x20, x3
   26724:	mov	x19, x2
   26728:	mov	x21, x1
   2672c:	add	x1, x29, #0x1c
   26730:	mov	x2, xzr
   26734:	mov	x3, xzr
   26738:	mov	x4, xzr
   2673c:	str	x23, [sp, #16]
   26740:	mov	x23, x0
   26744:	bl	2654c <scols_init_debug@@SMARTCOLS_2.25+0x12ebc>
   26748:	mov	w8, w0
   2674c:	mov	x0, xzr
   26750:	cbnz	w8, 267d0 <scols_init_debug@@SMARTCOLS_2.25+0x13140>
   26754:	mov	x0, x23
   26758:	bl	225c8 <scols_init_debug@@SMARTCOLS_2.25+0xef38>
   2675c:	ldr	w6, [x29, #28]
   26760:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   26764:	add	x8, x8, #0xc49
   26768:	cmp	x0, #0x0
   2676c:	csel	x3, x8, x0, eq  // eq = none
   26770:	cbz	x22, 2679c <scols_init_debug@@SMARTCOLS_2.25+0x1310c>
   26774:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26778:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   2677c:	add	x2, x2, #0xfad
   26780:	add	x4, x4, #0xfc4
   26784:	mov	x0, x19
   26788:	mov	x1, x20
   2678c:	mov	x5, x21
   26790:	mov	x7, x22
   26794:	bl	77b0 <snprintf@plt>
   26798:	b	267bc <scols_init_debug@@SMARTCOLS_2.25+0x1312c>
   2679c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   267a0:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   267a4:	add	x2, x2, #0xfcf
   267a8:	add	x4, x4, #0xfc4
   267ac:	mov	x0, x19
   267b0:	mov	x1, x20
   267b4:	mov	x5, x21
   267b8:	bl	77b0 <snprintf@plt>
   267bc:	sxtw	x8, w0
   267c0:	cmp	x8, x20
   267c4:	csel	x8, x19, xzr, cc  // cc = lo, ul, last
   267c8:	cmp	w0, #0x0
   267cc:	csel	x0, xzr, x8, lt  // lt = tstop
   267d0:	ldp	x20, x19, [sp, #48]
   267d4:	ldp	x22, x21, [sp, #32]
   267d8:	ldr	x23, [sp, #16]
   267dc:	ldp	x29, x30, [sp], #64
   267e0:	ret
   267e4:	stp	x29, x30, [sp, #-32]!
   267e8:	str	x28, [sp, #16]
   267ec:	mov	x29, sp
   267f0:	sub	sp, sp, #0x1, lsl #12
   267f4:	sub	sp, sp, #0x80
   267f8:	cbz	x1, 2683c <scols_init_debug@@SMARTCOLS_2.25+0x131ac>
   267fc:	add	x2, sp, #0x80
   26800:	mov	w3, #0x1000                	// #4096
   26804:	mov	x4, xzr
   26808:	bl	2670c <scols_init_debug@@SMARTCOLS_2.25+0x1307c>
   2680c:	cbz	x0, 26840 <scols_init_debug@@SMARTCOLS_2.25+0x131b0>
   26810:	add	x0, sp, #0x80
   26814:	mov	x1, sp
   26818:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   2681c:	ldr	w8, [sp, #16]
   26820:	cmp	w0, #0x0
   26824:	cset	w9, eq  // eq = none
   26828:	and	w8, w8, #0xf000
   2682c:	cmp	w8, #0x4, lsl #12
   26830:	cset	w8, eq  // eq = none
   26834:	and	w0, w9, w8
   26838:	b	26840 <scols_init_debug@@SMARTCOLS_2.25+0x131b0>
   2683c:	mov	w0, wzr
   26840:	add	sp, sp, #0x1, lsl #12
   26844:	add	sp, sp, #0x80
   26848:	ldr	x28, [sp, #16]
   2684c:	ldp	x29, x30, [sp], #32
   26850:	ret
   26854:	stp	x29, x30, [sp, #-32]!
   26858:	str	x28, [sp, #16]
   2685c:	mov	x29, sp
   26860:	sub	sp, sp, #0x1, lsl #12
   26864:	sub	sp, sp, #0x80
   26868:	mov	x2, x1
   2686c:	add	x1, sp, #0x80
   26870:	bl	268a0 <scols_init_debug@@SMARTCOLS_2.25+0x13210>
   26874:	cbz	x0, 2688c <scols_init_debug@@SMARTCOLS_2.25+0x131fc>
   26878:	add	x0, sp, #0x80
   2687c:	mov	x1, sp
   26880:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   26884:	cmp	w0, #0x0
   26888:	cset	w0, eq  // eq = none
   2688c:	add	sp, sp, #0x1, lsl #12
   26890:	add	sp, sp, #0x80
   26894:	ldr	x28, [sp, #16]
   26898:	ldp	x29, x30, [sp], #32
   2689c:	ret
   268a0:	sub	sp, sp, #0x50
   268a4:	stp	x29, x30, [sp, #32]
   268a8:	add	x29, sp, #0x20
   268ac:	stp	x20, x19, [sp, #64]
   268b0:	mov	x20, x2
   268b4:	mov	x19, x1
   268b8:	add	x1, x29, #0x1c
   268bc:	add	x2, x29, #0x18
   268c0:	sub	x3, x29, #0x4
   268c4:	sub	x4, x29, #0x8
   268c8:	str	x21, [sp, #48]
   268cc:	mov	x21, x0
   268d0:	bl	2654c <scols_init_debug@@SMARTCOLS_2.25+0x12ebc>
   268d4:	cbz	w0, 268e0 <scols_init_debug@@SMARTCOLS_2.25+0x13250>
   268d8:	mov	x0, xzr
   268dc:	b	2693c <scols_init_debug@@SMARTCOLS_2.25+0x132ac>
   268e0:	mov	x0, x21
   268e4:	bl	225c8 <scols_init_debug@@SMARTCOLS_2.25+0xef38>
   268e8:	ldp	w6, w5, [x29, #24]
   268ec:	ldp	w8, w7, [x29, #-8]
   268f0:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14970>
   268f4:	add	x9, x9, #0xc49
   268f8:	cmp	x0, #0x0
   268fc:	csel	x3, x9, x0, eq  // eq = none
   26900:	cbz	x20, 26914 <scols_init_debug@@SMARTCOLS_2.25+0x13284>
   26904:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26908:	str	x20, [sp, #8]
   2690c:	add	x2, x2, #0xfe3
   26910:	b	2691c <scols_init_debug@@SMARTCOLS_2.25+0x1328c>
   26914:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16970>
   26918:	add	x2, x2, #0xd
   2691c:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26920:	add	x4, x4, #0xfff
   26924:	mov	w1, #0x1000                	// #4096
   26928:	mov	x0, x19
   2692c:	str	w8, [sp]
   26930:	bl	77b0 <snprintf@plt>
   26934:	cmp	w0, #0xfff
   26938:	csel	x0, xzr, x19, hi  // hi = pmore
   2693c:	ldp	x20, x19, [sp, #64]
   26940:	ldr	x21, [sp, #48]
   26944:	ldp	x29, x30, [sp, #32]
   26948:	add	sp, sp, #0x50
   2694c:	ret
   26950:	stp	x29, x30, [sp, #-48]!
   26954:	str	x28, [sp, #16]
   26958:	stp	x20, x19, [sp, #32]
   2695c:	mov	x29, sp
   26960:	sub	sp, sp, #0x2, lsl #12
   26964:	sub	sp, sp, #0x80
   26968:	mov	x19, x1
   2696c:	add	x1, sp, #0x1, lsl #12
   26970:	add	x1, x1, #0x80
   26974:	mov	x2, xzr
   26978:	bl	268a0 <scols_init_debug@@SMARTCOLS_2.25+0x13210>
   2697c:	cbz	x0, 269d0 <scols_init_debug@@SMARTCOLS_2.25+0x13340>
   26980:	add	x0, sp, #0x1, lsl #12
   26984:	add	x0, x0, #0x80
   26988:	mov	x1, sp
   2698c:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   26990:	cbz	w0, 2699c <scols_init_debug@@SMARTCOLS_2.25+0x1330c>
   26994:	mov	w0, wzr
   26998:	b	269d0 <scols_init_debug@@SMARTCOLS_2.25+0x13340>
   2699c:	add	x0, sp, #0x1, lsl #12
   269a0:	add	x0, x0, #0x80
   269a4:	add	x1, sp, #0x80
   269a8:	mov	w2, #0xfff                 	// #4095
   269ac:	add	x20, sp, #0x80
   269b0:	bl	7670 <readlink@plt>
   269b4:	tbnz	x0, #63, 26994 <scols_init_debug@@SMARTCOLS_2.25+0x13304>
   269b8:	strb	wzr, [x20, x0]
   269bc:	add	x0, sp, #0x80
   269c0:	mov	x1, x19
   269c4:	bl	8060 <strstr@plt>
   269c8:	cmp	x0, #0x0
   269cc:	cset	w0, ne  // ne = any
   269d0:	add	sp, sp, #0x2, lsl #12
   269d4:	add	sp, sp, #0x80
   269d8:	ldp	x20, x19, [sp, #32]
   269dc:	ldr	x28, [sp, #16]
   269e0:	ldp	x29, x30, [sp], #48
   269e4:	ret
   269e8:	stp	x29, x30, [sp, #-32]!
   269ec:	stp	x20, x19, [sp, #16]
   269f0:	mov	x29, sp
   269f4:	cbz	x0, 26a20 <scols_init_debug@@SMARTCOLS_2.25+0x13390>
   269f8:	mov	w1, #0x2f                  	// #47
   269fc:	mov	x19, x0
   26a00:	bl	7e90 <strchr@plt>
   26a04:	cbz	x0, 26a20 <scols_init_debug@@SMARTCOLS_2.25+0x13390>
   26a08:	mov	w20, #0x21                  	// #33
   26a0c:	strb	w20, [x0]
   26a10:	mov	w1, #0x2f                  	// #47
   26a14:	mov	x0, x19
   26a18:	bl	7e90 <strchr@plt>
   26a1c:	cbnz	x0, 26a0c <scols_init_debug@@SMARTCOLS_2.25+0x1337c>
   26a20:	ldp	x20, x19, [sp, #16]
   26a24:	ldp	x29, x30, [sp], #32
   26a28:	ret
   26a2c:	sub	sp, sp, #0x30
   26a30:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13970>
   26a34:	stp	x29, x30, [sp, #16]
   26a38:	add	x29, sp, #0x10
   26a3c:	add	x1, x1, #0x32a
   26a40:	stp	x20, x19, [sp, #32]
   26a44:	stur	wzr, [x29, #-4]
   26a48:	str	wzr, [sp, #8]
   26a4c:	bl	7890 <fopen@plt>
   26a50:	cbz	x0, 26a88 <scols_init_debug@@SMARTCOLS_2.25+0x133f8>
   26a54:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15970>
   26a58:	add	x1, x1, #0xe05
   26a5c:	sub	x2, x29, #0x4
   26a60:	add	x3, sp, #0x8
   26a64:	mov	x19, x0
   26a68:	bl	7980 <__isoc99_fscanf@plt>
   26a6c:	cmp	w0, #0x2
   26a70:	b.ne	26a90 <scols_init_debug@@SMARTCOLS_2.25+0x13400>  // b.any
   26a74:	ldur	w0, [x29, #-4]
   26a78:	ldr	w1, [sp, #8]
   26a7c:	bl	77c0 <gnu_dev_makedev@plt>
   26a80:	mov	x20, x0
   26a84:	b	26a94 <scols_init_debug@@SMARTCOLS_2.25+0x13404>
   26a88:	mov	x20, xzr
   26a8c:	b	26a9c <scols_init_debug@@SMARTCOLS_2.25+0x1340c>
   26a90:	mov	x20, xzr
   26a94:	mov	x0, x19
   26a98:	bl	7840 <fclose@plt>
   26a9c:	mov	x0, x20
   26aa0:	ldp	x20, x19, [sp, #32]
   26aa4:	ldp	x29, x30, [sp, #16]
   26aa8:	add	sp, sp, #0x30
   26aac:	ret
   26ab0:	stp	x29, x30, [sp, #-16]!
   26ab4:	mov	x1, x0
   26ab8:	mov	x0, xzr
   26abc:	mov	x2, xzr
   26ac0:	mov	x29, sp
   26ac4:	bl	26208 <scols_init_debug@@SMARTCOLS_2.25+0x12b78>
   26ac8:	ldp	x29, x30, [sp], #16
   26acc:	ret
   26ad0:	sub	sp, sp, #0xb0
   26ad4:	stp	x29, x30, [sp, #128]
   26ad8:	stp	x22, x21, [sp, #144]
   26adc:	stp	x20, x19, [sp, #160]
   26ae0:	add	x29, sp, #0x80
   26ae4:	mov	x21, x2
   26ae8:	mov	x19, x1
   26aec:	mov	x20, x0
   26af0:	bl	25780 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   26af4:	cbz	x0, 26b70 <scols_init_debug@@SMARTCOLS_2.25+0x134e0>
   26af8:	mov	x22, x0
   26afc:	bl	74c0 <strlen@plt>
   26b00:	add	x8, x0, #0x6
   26b04:	cmp	x8, x21
   26b08:	b.hi	26b6c <scols_init_debug@@SMARTCOLS_2.25+0x134dc>  // b.pmore
   26b0c:	add	x8, x19, #0x5
   26b10:	add	x2, x0, #0x1
   26b14:	mov	x0, x8
   26b18:	mov	x1, x22
   26b1c:	bl	7420 <memmove@plt>
   26b20:	mov	w8, #0x642f                	// #25647
   26b24:	movk	w8, #0x7665, lsl #16
   26b28:	mov	w9, #0x2f                  	// #47
   26b2c:	mov	x1, sp
   26b30:	mov	x0, x19
   26b34:	str	w8, [x19]
   26b38:	strb	w9, [x19, #4]
   26b3c:	bl	26cc8 <scols_init_debug@@SMARTCOLS_2.25+0x13638>
   26b40:	cbnz	w0, 26b6c <scols_init_debug@@SMARTCOLS_2.25+0x134dc>
   26b44:	ldr	w8, [sp, #16]
   26b48:	and	w8, w8, #0xf000
   26b4c:	cmp	w8, #0x6, lsl #12
   26b50:	b.ne	26b6c <scols_init_debug@@SMARTCOLS_2.25+0x134dc>  // b.any
   26b54:	ldr	x21, [sp, #32]
   26b58:	mov	x0, x20
   26b5c:	bl	261c8 <scols_init_debug@@SMARTCOLS_2.25+0x12b38>
   26b60:	cmp	x21, x0
   26b64:	csel	x0, x19, xzr, eq  // eq = none
   26b68:	b	26b70 <scols_init_debug@@SMARTCOLS_2.25+0x134e0>
   26b6c:	mov	x0, xzr
   26b70:	ldp	x20, x19, [sp, #160]
   26b74:	ldp	x22, x21, [sp, #144]
   26b78:	ldp	x29, x30, [sp, #128]
   26b7c:	add	sp, sp, #0xb0
   26b80:	ret
   26b84:	stp	x29, x30, [sp, #-48]!
   26b88:	stp	x20, x19, [sp, #32]
   26b8c:	mov	x19, x2
   26b90:	mov	x20, x1
   26b94:	mov	x1, xzr
   26b98:	mov	x2, xzr
   26b9c:	str	x21, [sp, #16]
   26ba0:	mov	x29, sp
   26ba4:	bl	25228 <scols_init_debug@@SMARTCOLS_2.25+0x11b98>
   26ba8:	cbz	x0, 26bcc <scols_init_debug@@SMARTCOLS_2.25+0x1353c>
   26bac:	mov	x1, x20
   26bb0:	mov	x2, x19
   26bb4:	mov	x21, x0
   26bb8:	bl	26ad0 <scols_init_debug@@SMARTCOLS_2.25+0x13440>
   26bbc:	mov	x19, x0
   26bc0:	mov	x0, x21
   26bc4:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   26bc8:	b	26bd0 <scols_init_debug@@SMARTCOLS_2.25+0x13540>
   26bcc:	mov	x19, xzr
   26bd0:	mov	x0, x19
   26bd4:	ldp	x20, x19, [sp, #32]
   26bd8:	ldr	x21, [sp, #16]
   26bdc:	ldp	x29, x30, [sp], #48
   26be0:	ret
   26be4:	stp	x29, x30, [sp, #-48]!
   26be8:	stp	x20, x19, [sp, #32]
   26bec:	mov	x19, x2
   26bf0:	mov	x20, x1
   26bf4:	mov	x1, xzr
   26bf8:	mov	x2, xzr
   26bfc:	str	x21, [sp, #16]
   26c00:	mov	x29, sp
   26c04:	bl	25228 <scols_init_debug@@SMARTCOLS_2.25+0x11b98>
   26c08:	cbz	x0, 26c2c <scols_init_debug@@SMARTCOLS_2.25+0x1359c>
   26c0c:	mov	x1, x20
   26c10:	mov	x2, x19
   26c14:	mov	x21, x0
   26c18:	bl	25780 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   26c1c:	mov	x19, x0
   26c20:	mov	x0, x21
   26c24:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   26c28:	b	26c30 <scols_init_debug@@SMARTCOLS_2.25+0x135a0>
   26c2c:	mov	x19, xzr
   26c30:	mov	x0, x19
   26c34:	ldp	x20, x19, [sp, #32]
   26c38:	ldr	x21, [sp, #16]
   26c3c:	ldp	x29, x30, [sp], #48
   26c40:	ret
   26c44:	stp	x29, x30, [sp, #-48]!
   26c48:	str	x28, [sp, #16]
   26c4c:	stp	x20, x19, [sp, #32]
   26c50:	mov	x29, sp
   26c54:	sub	sp, sp, #0x1, lsl #12
   26c58:	sub	sp, sp, #0x10
   26c5c:	mov	x1, xzr
   26c60:	mov	x2, xzr
   26c64:	bl	25228 <scols_init_debug@@SMARTCOLS_2.25+0x11b98>
   26c68:	cbz	x0, 26c98 <scols_init_debug@@SMARTCOLS_2.25+0x13608>
   26c6c:	add	x1, sp, #0xc
   26c70:	mov	w2, #0x1001                	// #4097
   26c74:	mov	x19, x0
   26c78:	bl	25780 <scols_init_debug@@SMARTCOLS_2.25+0x120f0>
   26c7c:	mov	x1, x0
   26c80:	mov	x0, x19
   26c84:	bl	25990 <scols_init_debug@@SMARTCOLS_2.25+0x12300>
   26c88:	mov	w20, w0
   26c8c:	mov	x0, x19
   26c90:	bl	22374 <scols_init_debug@@SMARTCOLS_2.25+0xece4>
   26c94:	b	26c9c <scols_init_debug@@SMARTCOLS_2.25+0x1360c>
   26c98:	mov	w20, wzr
   26c9c:	mov	w0, w20
   26ca0:	add	sp, sp, #0x1, lsl #12
   26ca4:	add	sp, sp, #0x10
   26ca8:	ldp	x20, x19, [sp, #32]
   26cac:	ldr	x28, [sp, #16]
   26cb0:	ldp	x29, x30, [sp], #48
   26cb4:	ret
   26cb8:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27970>
   26cbc:	mov	x1, #0x0                   	// #0
   26cc0:	ldr	x2, [x2, #2056]
   26cc4:	b	76f0 <__cxa_atexit@plt>
   26cc8:	mov	x2, x1
   26ccc:	mov	x1, x0
   26cd0:	mov	w0, #0x0                   	// #0
   26cd4:	b	8270 <__xstat@plt>
   26cd8:	mov	x2, x1
   26cdc:	mov	w1, w0
   26ce0:	mov	w0, #0x0                   	// #0
   26ce4:	b	8050 <__fxstat@plt>
   26ce8:	mov	x4, x1
   26cec:	mov	x5, x2
   26cf0:	mov	w1, w0
   26cf4:	mov	x2, x4
   26cf8:	mov	w0, #0x0                   	// #0
   26cfc:	mov	w4, w3
   26d00:	mov	x3, x5
   26d04:	b	83b0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000026d08 <.fini>:
   26d08:	stp	x29, x30, [sp, #-16]!
   26d0c:	mov	x29, sp
   26d10:	ldp	x29, x30, [sp], #16
   26d14:	ret
