INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/MAINPROJECT/MAINPROJECT.srcs/sources_1/new/dlatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/MAINPROJECT/MAINPROJECT.srcs/sources_1/new/dsads.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/MAINPROJECT/MAINPROJECT.srcs/sources_1/new/saa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gameState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/MAINPROJECT/MAINPROJECT.srcs/sources_1/new/ss.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoElements
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/PC/MAINPROJECT/MAINPROJECT.srcs/sources_1/new/ss.sv:41]
INFO: [VRFC 10-2458] undeclared symbol video_on, assumed default net type wire [C:/Users/PC/MAINPROJECT/MAINPROJECT.srcs/sources_1/new/ss.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/MAINPROJECT/MAINPROJECT.srcs/sources_1/new/aaa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gameLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/MAINPROJECT/MAINPROJECT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
