Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Nov  3 13:59:23 2023
| Host         : Acer running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file ModuleTop_control_sets_placed.rpt
| Design       : ModuleTop
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   116 |
|    Minimum number of control sets                        |   116 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   409 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   116 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           66 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |             126 |           67 |
| Yes          | No                    | No                     |             378 |          114 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             521 |          179 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                 |                                                                                                            Enable Signal                                                                                                           |                                                                                                    Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                 |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                            |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                 |                1 |              2 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                   |                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                      |                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                             |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_RX_INST/r_Bit_Index[3]_i_2_n_0                                                                                                                                                                                                | UART_RX_INST/r_Bit_Index                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                              |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              5 |         1.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              5 |         1.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |         6.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                        |                1 |              6 |         6.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                          |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                          |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                       |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |         4.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |         4.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                5 |             10 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                     |                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                        |                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/head0                                                                                                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |             11 |         5.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_RX_INST/r_CLK_Count[10]_i_2_n_0                                                                                                                                                                                               | UART_RX_INST/r_CLK_Count[10]_i_1_n_0                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                6 |             12 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             12 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             12 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                6 |             13 |         2.17 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                  |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                     |                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_RX_INST/r_RX_DV_reg_1                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_RX_INST/r_RX_DV_reg_2                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                    |                                                                                                                                                                                                                       |                8 |             21 |         2.62 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                                                       |                6 |             21 |         3.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             22 |         3.14 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/E[0]                                                                                                                                                                                                        | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             22 |         4.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               11 |             23 |         2.09 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                 |                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             29 |         3.62 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               14 |             31 |         2.21 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             32 |         4.57 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                   | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                8 |             32 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/S00_AXI_rready[0]                                                |                                                                                                                                                                                                                       |                9 |             34 |         3.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                       |                                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                       |                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                       |                7 |             34 |         4.86 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                 |                                                                                                                                                                                                                       |                9 |             34 |         3.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                       |                9 |             34 |         3.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                   |                                                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               11 |             40 |         3.64 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               24 |             42 |         1.75 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    |                                                                                                                                                                                                                       |               68 |            133 |         1.96 |
+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


