
SM24_Apperion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097dc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  0800996c  0800996c  0000a96c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a9c  08009a9c  0000b14c  2**0
                  CONTENTS
  4 .ARM          00000008  08009a9c  08009a9c  0000aa9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009aa4  08009aa4  0000b14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009aa4  08009aa4  0000aaa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009aa8  08009aa8  0000aaa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  08009aac  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b14c  2**0
                  CONTENTS
 10 .bss          00001ef4  2000014c  2000014c  0000b14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002040  20002040  0000b14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011ab0  00000000  00000000  0000b17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003324  00000000  00000000  0001cc2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f00  00000000  00000000  0001ff50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b34  00000000  00000000  00020e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025bba  00000000  00000000  00021984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014096  00000000  00000000  0004753e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7526  00000000  00000000  0005b5d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00132afa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000041c8  00000000  00000000  00132b40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  00136d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009954 	.word	0x08009954

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	08009954 	.word	0x08009954

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000574:	f001 fb66 	bl	8001c44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000578:	f000 fdf2 	bl	8001160 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057c:	f000 fff8 	bl	8001570 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000580:	f000 fe58 	bl	8001234 <MX_ADC1_Init>
  MX_DAC_Init();
 8000584:	f000 ffc0 	bl	8001508 <MX_DAC_Init>
  MX_USB_DEVICE_Init();
 8000588:	f008 f81c 	bl	80085c4 <MX_USB_DEVICE_Init>
  MX_ADC2_Init();
 800058c:	f000 fea4 	bl	80012d8 <MX_ADC2_Init>
  MX_CAN1_Init();
 8000590:	f000 ff46 	bl	8001420 <MX_CAN1_Init>
  MX_ADC3_Init();
 8000594:	f000 fef2 	bl	800137c <MX_ADC3_Init>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  i_keyIGN 				= HAL_GPIO_ReadPin(keyIGNPort, keyIGN);
 8000598:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800059c:	483e      	ldr	r0, [pc, #248]	@ (8000698 <main+0x128>)
 800059e:	f002 fcdf 	bl	8002f60 <HAL_GPIO_ReadPin>
 80005a2:	4603      	mov	r3, r0
 80005a4:	461a      	mov	r2, r3
 80005a6:	4b3d      	ldr	r3, [pc, #244]	@ (800069c <main+0x12c>)
 80005a8:	701a      	strb	r2, [r3, #0]
	  i_keyACC 				= HAL_GPIO_ReadPin(keyACCPort, keyACC);
 80005aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ae:	483a      	ldr	r0, [pc, #232]	@ (8000698 <main+0x128>)
 80005b0:	f002 fcd6 	bl	8002f60 <HAL_GPIO_ReadPin>
 80005b4:	4603      	mov	r3, r0
 80005b6:	461a      	mov	r2, r3
 80005b8:	4b39      	ldr	r3, [pc, #228]	@ (80006a0 <main+0x130>)
 80005ba:	701a      	strb	r2, [r3, #0]
	  i_killSwitch 			= !HAL_GPIO_ReadPin(killSwitchPort, killSwitch);
 80005bc:	2102      	movs	r1, #2
 80005be:	4839      	ldr	r0, [pc, #228]	@ (80006a4 <main+0x134>)
 80005c0:	f002 fcce 	bl	8002f60 <HAL_GPIO_ReadPin>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	bf0c      	ite	eq
 80005ca:	2301      	moveq	r3, #1
 80005cc:	2300      	movne	r3, #0
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	461a      	mov	r2, r3
 80005d2:	4b35      	ldr	r3, [pc, #212]	@ (80006a8 <main+0x138>)
 80005d4:	701a      	strb	r2, [r3, #0]
	  i_chargeContactor 	= HAL_GPIO_ReadPin(chargeContactorPort, chargeContactor);
 80005d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005da:	482f      	ldr	r0, [pc, #188]	@ (8000698 <main+0x128>)
 80005dc:	f002 fcc0 	bl	8002f60 <HAL_GPIO_ReadPin>
 80005e0:	4603      	mov	r3, r0
 80005e2:	461a      	mov	r2, r3
 80005e4:	4b31      	ldr	r3, [pc, #196]	@ (80006ac <main+0x13c>)
 80005e6:	701a      	strb	r2, [r3, #0]
	  i_chargeEnable 		= !HAL_GPIO_ReadPin(chargeEnablePort, chargeEnable);
 80005e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005ec:	482a      	ldr	r0, [pc, #168]	@ (8000698 <main+0x128>)
 80005ee:	f002 fcb7 	bl	8002f60 <HAL_GPIO_ReadPin>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	bf0c      	ite	eq
 80005f8:	2301      	moveq	r3, #1
 80005fa:	2300      	movne	r3, #0
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	461a      	mov	r2, r3
 8000600:	4b2b      	ldr	r3, [pc, #172]	@ (80006b0 <main+0x140>)
 8000602:	701a      	strb	r2, [r3, #0]
	  i_disChargeEnable 	= !HAL_GPIO_ReadPin(disChargeEnablePort, disChargeEnable);
 8000604:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000608:	4823      	ldr	r0, [pc, #140]	@ (8000698 <main+0x128>)
 800060a:	f002 fca9 	bl	8002f60 <HAL_GPIO_ReadPin>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	bf0c      	ite	eq
 8000614:	2301      	moveq	r3, #1
 8000616:	2300      	movne	r3, #0
 8000618:	b2db      	uxtb	r3, r3
 800061a:	461a      	mov	r2, r3
 800061c:	4b25      	ldr	r3, [pc, #148]	@ (80006b4 <main+0x144>)
 800061e:	701a      	strb	r2, [r3, #0]
	  i_brakeSwitchInput 	= HAL_GPIO_ReadPin(brakeSwitchInputPort, brakeSwitchInput);
 8000620:	2104      	movs	r1, #4
 8000622:	4820      	ldr	r0, [pc, #128]	@ (80006a4 <main+0x134>)
 8000624:	f002 fc9c 	bl	8002f60 <HAL_GPIO_ReadPin>
 8000628:	4603      	mov	r3, r0
 800062a:	461a      	mov	r2, r3
 800062c:	4b22      	ldr	r3, [pc, #136]	@ (80006b8 <main+0x148>)
 800062e:	701a      	strb	r2, [r3, #0]


	switch(currentState) {
 8000630:	4b22      	ldr	r3, [pc, #136]	@ (80006bc <main+0x14c>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b07      	cmp	r3, #7
 8000636:	d82b      	bhi.n	8000690 <main+0x120>
 8000638:	a201      	add	r2, pc, #4	@ (adr r2, 8000640 <main+0xd0>)
 800063a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800063e:	bf00      	nop
 8000640:	08000661 	.word	0x08000661
 8000644:	08000667 	.word	0x08000667
 8000648:	0800066d 	.word	0x0800066d
 800064c:	08000673 	.word	0x08000673
 8000650:	08000679 	.word	0x08000679
 8000654:	0800067f 	.word	0x0800067f
 8000658:	08000685 	.word	0x08000685
 800065c:	0800068b 	.word	0x0800068b
			case OFF:
				off_state();
 8000660:	f000 f82e 	bl	80006c0 <off_state>
				break;
 8000664:	e014      	b.n	8000690 <main+0x120>
			case ACC:
				acc_state();
 8000666:	f000 f8a3 	bl	80007b0 <acc_state>
				break;
 800066a:	e011      	b.n	8000690 <main+0x120>
			case IGN:
				ign_state();
 800066c:	f000 f916 	bl	800089c <ign_state>
				break;
 8000670:	e00e      	b.n	8000690 <main+0x120>
			case DCDC:
				dcdc_state();
 8000672:	f000 f9a7 	bl	80009c4 <dcdc_state>
				break;
 8000676:	e00b      	b.n	8000690 <main+0x120>
			case ON:
				on_state();
 8000678:	f000 fa30 	bl	8000adc <on_state>
				break;
 800067c:	e008      	b.n	8000690 <main+0x120>
			case CHARGE:
				charge_state();
 800067e:	f000 fb37 	bl	8000cf0 <charge_state>
				break;
 8000682:	e005      	b.n	8000690 <main+0x120>
			case FAULT:
				fault_state();
 8000684:	f000 fbc0 	bl	8000e08 <fault_state>
				break;
 8000688:	e002      	b.n	8000690 <main+0x120>
			case FAULT_TEMP:
				faultTemp_state();
 800068a:	f000 fa91 	bl	8000bb0 <faultTemp_state>
				break;
 800068e:	bf00      	nop
		}

	if (1)
	{
		debugMonitor();
 8000690:	f000 fc26 	bl	8000ee0 <debugMonitor>
	  i_keyIGN 				= HAL_GPIO_ReadPin(keyIGNPort, keyIGN);
 8000694:	e780      	b.n	8000598 <main+0x28>
 8000696:	bf00      	nop
 8000698:	40021000 	.word	0x40021000
 800069c:	2000028d 	.word	0x2000028d
 80006a0:	2000028e 	.word	0x2000028e
 80006a4:	40020c00 	.word	0x40020c00
 80006a8:	2000028f 	.word	0x2000028f
 80006ac:	20000290 	.word	0x20000290
 80006b0:	20000291 	.word	0x20000291
 80006b4:	20000292 	.word	0x20000292
 80006b8:	20000293 	.word	0x20000293
 80006bc:	2000027c 	.word	0x2000027c

080006c0 <off_state>:
}

//add brake lights

//Initial setting of bits
void off_state(void){		// State 0
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	currentTime = HAL_GetTick();
 80006c4:	f001 fb24 	bl	8001d10 <HAL_GetTick>
 80006c8:	4603      	mov	r3, r0
 80006ca:	4a29      	ldr	r2, [pc, #164]	@ (8000770 <off_state+0xb0>)
 80006cc:	6013      	str	r3, [r2, #0]
	lastState = OFF;
 80006ce:	4b29      	ldr	r3, [pc, #164]	@ (8000774 <off_state+0xb4>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(preChargeRelayPort,preChargeRelay,GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006da:	4827      	ldr	r0, [pc, #156]	@ (8000778 <off_state+0xb8>)
 80006dc:	f002 fc58 	bl	8002f90 <HAL_GPIO_WritePin>
	o_preChargeRelay = GPIO_PIN_RESET;
 80006e0:	4b26      	ldr	r3, [pc, #152]	@ (800077c <off_state+0xbc>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(hvContactorPort,hvContactor,GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006ec:	4822      	ldr	r0, [pc, #136]	@ (8000778 <off_state+0xb8>)
 80006ee:	f002 fc4f 	bl	8002f90 <HAL_GPIO_WritePin>
	o_hvContactor = GPIO_PIN_RESET;
 80006f2:	4b23      	ldr	r3, [pc, #140]	@ (8000780 <off_state+0xc0>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(auxDCDCDisablePort,auxDCDCDisable,GPIO_PIN_RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2180      	movs	r1, #128	@ 0x80
 80006fc:	481e      	ldr	r0, [pc, #120]	@ (8000778 <off_state+0xb8>)
 80006fe:	f002 fc47 	bl	8002f90 <HAL_GPIO_WritePin>
	o_auxDCDCDisable = GPIO_PIN_RESET;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <off_state+0xc4>)
 8000704:	2200      	movs	r2, #0
 8000706:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(hvDCDCEnablePort,hvDCDCEnable,GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800070e:	481a      	ldr	r0, [pc, #104]	@ (8000778 <off_state+0xb8>)
 8000710:	f002 fc3e 	bl	8002f90 <HAL_GPIO_WritePin>
	o_hvDCDCEnable = GPIO_PIN_RESET;
 8000714:	4b1c      	ldr	r3, [pc, #112]	@ (8000788 <off_state+0xc8>)
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(chargeIndicatorPort,chargeIndicator,RESET);
 800071a:	2200      	movs	r2, #0
 800071c:	2110      	movs	r1, #16
 800071e:	481b      	ldr	r0, [pc, #108]	@ (800078c <off_state+0xcc>)
 8000720:	f002 fc36 	bl	8002f90 <HAL_GPIO_WritePin>
	o_chargeIndicator = GPIO_PIN_RESET;
 8000724:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <off_state+0xd0>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(faultIndicatorPort,faultIndicator,RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000730:	4818      	ldr	r0, [pc, #96]	@ (8000794 <off_state+0xd4>)
 8000732:	f002 fc2d 	bl	8002f90 <HAL_GPIO_WritePin>
	o_faultIndicator = GPIO_PIN_RESET;
 8000736:	4b18      	ldr	r3, [pc, #96]	@ (8000798 <off_state+0xd8>)
 8000738:	2200      	movs	r2, #0
 800073a:	701a      	strb	r2, [r3, #0]

	updateAuxADC();
 800073c:	f000 fcca 	bl	80010d4 <updateAuxADC>
	//Changes States
	if ((i_keyACC != 0 ) && (i_disChargeEnable != 0) && (i_killSwitch != 1) && (ai_auxVoltage > UNDERVOLTAGE)){
 8000740:	4b16      	ldr	r3, [pc, #88]	@ (800079c <off_state+0xdc>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d011      	beq.n	800076c <off_state+0xac>
 8000748:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <off_state+0xe0>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d00d      	beq.n	800076c <off_state+0xac>
 8000750:	4b14      	ldr	r3, [pc, #80]	@ (80007a4 <off_state+0xe4>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d009      	beq.n	800076c <off_state+0xac>
 8000758:	4b13      	ldr	r3, [pc, #76]	@ (80007a8 <off_state+0xe8>)
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	461a      	mov	r2, r3
 800075e:	f640 438a 	movw	r3, #3210	@ 0xc8a
 8000762:	429a      	cmp	r2, r3
 8000764:	dd02      	ble.n	800076c <off_state+0xac>
		currentState = ACC;
 8000766:	4b11      	ldr	r3, [pc, #68]	@ (80007ac <off_state+0xec>)
 8000768:	2201      	movs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
	}
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	20000284 	.word	0x20000284
 8000774:	2000027d 	.word	0x2000027d
 8000778:	40021000 	.word	0x40021000
 800077c:	20000299 	.word	0x20000299
 8000780:	20000298 	.word	0x20000298
 8000784:	20000295 	.word	0x20000295
 8000788:	20000294 	.word	0x20000294
 800078c:	40020c00 	.word	0x40020c00
 8000790:	20000296 	.word	0x20000296
 8000794:	40020800 	.word	0x40020800
 8000798:	20000297 	.word	0x20000297
 800079c:	2000028e 	.word	0x2000028e
 80007a0:	20000292 	.word	0x20000292
 80007a4:	2000028f 	.word	0x2000028f
 80007a8:	2000029e 	.word	0x2000029e
 80007ac:	2000027c 	.word	0x2000027c

080007b0 <acc_state>:


void acc_state(void){		// State 1
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
	if( lastState != ACC)
 80007b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000864 <acc_state+0xb4>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d027      	beq.n	800080c <acc_state+0x5c>
	{
		enterStateTime = HAL_GetTick();
 80007bc:	f001 faa8 	bl	8001d10 <HAL_GetTick>
 80007c0:	4603      	mov	r3, r0
 80007c2:	4a29      	ldr	r2, [pc, #164]	@ (8000868 <acc_state+0xb8>)
 80007c4:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(preChargeRelayPort,preChargeRelay,GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007cc:	4827      	ldr	r0, [pc, #156]	@ (800086c <acc_state+0xbc>)
 80007ce:	f002 fbdf 	bl	8002f90 <HAL_GPIO_WritePin>
		o_preChargeRelay = GPIO_PIN_RESET;
 80007d2:	4b27      	ldr	r3, [pc, #156]	@ (8000870 <acc_state+0xc0>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(hvContactorPort,hvContactor,GPIO_PIN_RESET);
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007de:	4823      	ldr	r0, [pc, #140]	@ (800086c <acc_state+0xbc>)
 80007e0:	f002 fbd6 	bl	8002f90 <HAL_GPIO_WritePin>
		o_hvContactor = GPIO_PIN_RESET;
 80007e4:	4b23      	ldr	r3, [pc, #140]	@ (8000874 <acc_state+0xc4>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(auxDCDCDisablePort,auxDCDCDisable,GPIO_PIN_RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2180      	movs	r1, #128	@ 0x80
 80007ee:	481f      	ldr	r0, [pc, #124]	@ (800086c <acc_state+0xbc>)
 80007f0:	f002 fbce 	bl	8002f90 <HAL_GPIO_WritePin>
		o_auxDCDCDisable = GPIO_PIN_RESET;
 80007f4:	4b20      	ldr	r3, [pc, #128]	@ (8000878 <acc_state+0xc8>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(hvDCDCEnablePort,hvDCDCEnable,GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000800:	481a      	ldr	r0, [pc, #104]	@ (800086c <acc_state+0xbc>)
 8000802:	f002 fbc5 	bl	8002f90 <HAL_GPIO_WritePin>
		o_hvDCDCEnable = GPIO_PIN_RESET;
 8000806:	4b1d      	ldr	r3, [pc, #116]	@ (800087c <acc_state+0xcc>)
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
	}
	lastState = ACC;
 800080c:	4b15      	ldr	r3, [pc, #84]	@ (8000864 <acc_state+0xb4>)
 800080e:	2201      	movs	r2, #1
 8000810:	701a      	strb	r2, [r3, #0]

	currentTime = HAL_GetTick();
 8000812:	f001 fa7d 	bl	8001d10 <HAL_GetTick>
 8000816:	4603      	mov	r3, r0
 8000818:	4a19      	ldr	r2, [pc, #100]	@ (8000880 <acc_state+0xd0>)
 800081a:	6013      	str	r3, [r2, #0]
	// goes back to off if any one bit is wrong
	if((i_keyACC != 1) || (i_disChargeEnable != 1) || (i_killSwitch != 0))			//(i_chargeEnable != 1) ||
 800081c:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <acc_state+0xd4>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d107      	bne.n	8000834 <acc_state+0x84>
 8000824:	4b18      	ldr	r3, [pc, #96]	@ (8000888 <acc_state+0xd8>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d103      	bne.n	8000834 <acc_state+0x84>
 800082c:	4b17      	ldr	r3, [pc, #92]	@ (800088c <acc_state+0xdc>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d002      	beq.n	800083a <acc_state+0x8a>
		currentState = OFF; 			// No fault occurs
 8000834:	4b16      	ldr	r3, [pc, #88]	@ (8000890 <acc_state+0xe0>)
 8000836:	2200      	movs	r2, #0
 8000838:	701a      	strb	r2, [r3, #0]

	//Changes States
	if ((i_keyIGN != 0) && (i_disChargeEnable != 0) && (i_keyACC != 0) && (i_chargeEnable != 0))
 800083a:	4b16      	ldr	r3, [pc, #88]	@ (8000894 <acc_state+0xe4>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d00e      	beq.n	8000860 <acc_state+0xb0>
 8000842:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <acc_state+0xd8>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d00a      	beq.n	8000860 <acc_state+0xb0>
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <acc_state+0xd4>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d006      	beq.n	8000860 <acc_state+0xb0>
 8000852:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <acc_state+0xe8>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d002      	beq.n	8000860 <acc_state+0xb0>
	{
		currentState = IGN;
 800085a:	4b0d      	ldr	r3, [pc, #52]	@ (8000890 <acc_state+0xe0>)
 800085c:	2202      	movs	r2, #2
 800085e:	701a      	strb	r2, [r3, #0]
	}
}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}
 8000864:	2000027d 	.word	0x2000027d
 8000868:	20000280 	.word	0x20000280
 800086c:	40021000 	.word	0x40021000
 8000870:	20000299 	.word	0x20000299
 8000874:	20000298 	.word	0x20000298
 8000878:	20000295 	.word	0x20000295
 800087c:	20000294 	.word	0x20000294
 8000880:	20000284 	.word	0x20000284
 8000884:	2000028e 	.word	0x2000028e
 8000888:	20000292 	.word	0x20000292
 800088c:	2000028f 	.word	0x2000028f
 8000890:	2000027c 	.word	0x2000027c
 8000894:	2000028d 	.word	0x2000028d
 8000898:	20000291 	.word	0x20000291

0800089c <ign_state>:


void ign_state(void){		// State 2
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0

	if( lastState == ACC )
 80008a0:	4b3a      	ldr	r3, [pc, #232]	@ (800098c <ign_state+0xf0>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d112      	bne.n	80008ce <ign_state+0x32>
	{
		enterStateTime = HAL_GetTick();
 80008a8:	f001 fa32 	bl	8001d10 <HAL_GetTick>
 80008ac:	4603      	mov	r3, r0
 80008ae:	4a38      	ldr	r2, [pc, #224]	@ (8000990 <ign_state+0xf4>)
 80008b0:	6013      	str	r3, [r2, #0]

		HAL_GPIO_WritePin(preChargeRelayPort, preChargeRelay, GPIO_PIN_SET);
 80008b2:	2201      	movs	r2, #1
 80008b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008b8:	4836      	ldr	r0, [pc, #216]	@ (8000994 <ign_state+0xf8>)
 80008ba:	f002 fb69 	bl	8002f90 <HAL_GPIO_WritePin>
		o_preChargeRelay = GPIO_PIN_SET;
 80008be:	4b36      	ldr	r3, [pc, #216]	@ (8000998 <ign_state+0xfc>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(spareOutput3Port, spareOutput3, GPIO_PIN_SET); //why does this exist? test point?
 80008c4:	2201      	movs	r2, #1
 80008c6:	2140      	movs	r1, #64	@ 0x40
 80008c8:	4834      	ldr	r0, [pc, #208]	@ (800099c <ign_state+0x100>)
 80008ca:	f002 fb61 	bl	8002f90 <HAL_GPIO_WritePin>
	}
	lastState = IGN;
 80008ce:	4b2f      	ldr	r3, [pc, #188]	@ (800098c <ign_state+0xf0>)
 80008d0:	2202      	movs	r2, #2
 80008d2:	701a      	strb	r2, [r3, #0]
	currentTime = HAL_GetTick();
 80008d4:	f001 fa1c 	bl	8001d10 <HAL_GetTick>
 80008d8:	4603      	mov	r3, r0
 80008da:	4a31      	ldr	r2, [pc, #196]	@ (80009a0 <ign_state+0x104>)
 80008dc:	6013      	str	r3, [r2, #0]

	// Key was not held long enough
	if (i_keyIGN != 1)
 80008de:	4b31      	ldr	r3, [pc, #196]	@ (80009a4 <ign_state+0x108>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d003      	beq.n	80008ee <ign_state+0x52>
	{
		currentState = ACC;
 80008e6:	4b30      	ldr	r3, [pc, #192]	@ (80009a8 <ign_state+0x10c>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(hvContactorPort, hvContactor, GPIO_PIN_SET);
		o_hvContactor = GPIO_PIN_SET;

		currentState = DCDC;
	}
}
 80008ec:	e04b      	b.n	8000986 <ign_state+0xea>
	else if ((i_keyACC != 1) || (i_disChargeEnable != 1) || (i_chargeEnable != 1) || (i_killSwitch != 0))
 80008ee:	4b2f      	ldr	r3, [pc, #188]	@ (80009ac <ign_state+0x110>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d10b      	bne.n	800090e <ign_state+0x72>
 80008f6:	4b2e      	ldr	r3, [pc, #184]	@ (80009b0 <ign_state+0x114>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d107      	bne.n	800090e <ign_state+0x72>
 80008fe:	4b2d      	ldr	r3, [pc, #180]	@ (80009b4 <ign_state+0x118>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	2b01      	cmp	r3, #1
 8000904:	d103      	bne.n	800090e <ign_state+0x72>
 8000906:	4b2c      	ldr	r3, [pc, #176]	@ (80009b8 <ign_state+0x11c>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d026      	beq.n	800095c <ign_state+0xc0>
		currentState = FAULT;
 800090e:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <ign_state+0x10c>)
 8000910:	2206      	movs	r2, #6
 8000912:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000914:	4b25      	ldr	r3, [pc, #148]	@ (80009ac <ign_state+0x110>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	2b01      	cmp	r3, #1
 800091a:	d003      	beq.n	8000924 <ign_state+0x88>
			faultCode = 21;
 800091c:	4b27      	ldr	r3, [pc, #156]	@ (80009bc <ign_state+0x120>)
 800091e:	2215      	movs	r2, #21
 8000920:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000922:	e030      	b.n	8000986 <ign_state+0xea>
		else if (i_disChargeEnable != 1)
 8000924:	4b22      	ldr	r3, [pc, #136]	@ (80009b0 <ign_state+0x114>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d003      	beq.n	8000934 <ign_state+0x98>
			faultCode = 22;
 800092c:	4b23      	ldr	r3, [pc, #140]	@ (80009bc <ign_state+0x120>)
 800092e:	2216      	movs	r2, #22
 8000930:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000932:	e028      	b.n	8000986 <ign_state+0xea>
		else if (i_chargeEnable != 1)
 8000934:	4b1f      	ldr	r3, [pc, #124]	@ (80009b4 <ign_state+0x118>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b01      	cmp	r3, #1
 800093a:	d003      	beq.n	8000944 <ign_state+0xa8>
			faultCode = 23;
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <ign_state+0x120>)
 800093e:	2217      	movs	r2, #23
 8000940:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000942:	e020      	b.n	8000986 <ign_state+0xea>
		else if (i_killSwitch != 0)
 8000944:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <ign_state+0x11c>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d003      	beq.n	8000954 <ign_state+0xb8>
			faultCode = 24;
 800094c:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <ign_state+0x120>)
 800094e:	2218      	movs	r2, #24
 8000950:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000952:	e018      	b.n	8000986 <ign_state+0xea>
			faultCode = 29;
 8000954:	4b19      	ldr	r3, [pc, #100]	@ (80009bc <ign_state+0x120>)
 8000956:	221d      	movs	r2, #29
 8000958:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 800095a:	e014      	b.n	8000986 <ign_state+0xea>
	else if(currentTime - enterStateTime >= 4000)
 800095c:	4b10      	ldr	r3, [pc, #64]	@ (80009a0 <ign_state+0x104>)
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <ign_state+0xf4>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800096a:	d30c      	bcc.n	8000986 <ign_state+0xea>
		HAL_GPIO_WritePin(hvContactorPort, hvContactor, GPIO_PIN_SET);
 800096c:	2201      	movs	r2, #1
 800096e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000972:	4808      	ldr	r0, [pc, #32]	@ (8000994 <ign_state+0xf8>)
 8000974:	f002 fb0c 	bl	8002f90 <HAL_GPIO_WritePin>
		o_hvContactor = GPIO_PIN_SET;
 8000978:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <ign_state+0x124>)
 800097a:	2201      	movs	r2, #1
 800097c:	701a      	strb	r2, [r3, #0]
		currentState = DCDC;
 800097e:	4b0a      	ldr	r3, [pc, #40]	@ (80009a8 <ign_state+0x10c>)
 8000980:	2203      	movs	r2, #3
 8000982:	701a      	strb	r2, [r3, #0]
}
 8000984:	e7ff      	b.n	8000986 <ign_state+0xea>
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	2000027d 	.word	0x2000027d
 8000990:	20000280 	.word	0x20000280
 8000994:	40021000 	.word	0x40021000
 8000998:	20000299 	.word	0x20000299
 800099c:	40020c00 	.word	0x40020c00
 80009a0:	20000284 	.word	0x20000284
 80009a4:	2000028d 	.word	0x2000028d
 80009a8:	2000027c 	.word	0x2000027c
 80009ac:	2000028e 	.word	0x2000028e
 80009b0:	20000292 	.word	0x20000292
 80009b4:	20000291 	.word	0x20000291
 80009b8:	2000028f 	.word	0x2000028f
 80009bc:	2000028c 	.word	0x2000028c
 80009c0:	20000298 	.word	0x20000298

080009c4 <dcdc_state>:


//Short state for the transition between the two DCDC's
void dcdc_state(void){		// State 3
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0


	if ( lastState == IGN )
 80009c8:	4b37      	ldr	r3, [pc, #220]	@ (8000aa8 <dcdc_state+0xe4>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	d116      	bne.n	80009fe <dcdc_state+0x3a>
	{
		enterStateTime = HAL_GetTick();
 80009d0:	f001 f99e 	bl	8001d10 <HAL_GetTick>
 80009d4:	4603      	mov	r3, r0
 80009d6:	4a35      	ldr	r2, [pc, #212]	@ (8000aac <dcdc_state+0xe8>)
 80009d8:	6013      	str	r3, [r2, #0]

		HAL_GPIO_WritePin(hvDCDCEnablePort,hvDCDCEnable, GPIO_PIN_SET);
 80009da:	2201      	movs	r2, #1
 80009dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009e0:	4833      	ldr	r0, [pc, #204]	@ (8000ab0 <dcdc_state+0xec>)
 80009e2:	f002 fad5 	bl	8002f90 <HAL_GPIO_WritePin>
		o_hvDCDCEnable = GPIO_PIN_SET;
 80009e6:	4b33      	ldr	r3, [pc, #204]	@ (8000ab4 <dcdc_state+0xf0>)
 80009e8:	2201      	movs	r2, #1
 80009ea:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(preChargeRelayPort,preChargeRelay, GPIO_PIN_RESET);
 80009ec:	2200      	movs	r2, #0
 80009ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009f2:	482f      	ldr	r0, [pc, #188]	@ (8000ab0 <dcdc_state+0xec>)
 80009f4:	f002 facc 	bl	8002f90 <HAL_GPIO_WritePin>
		o_preChargeRelay = GPIO_PIN_RESET;
 80009f8:	4b2f      	ldr	r3, [pc, #188]	@ (8000ab8 <dcdc_state+0xf4>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
	}

	lastState = DCDC;
 80009fe:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa8 <dcdc_state+0xe4>)
 8000a00:	2203      	movs	r2, #3
 8000a02:	701a      	strb	r2, [r3, #0]

	currentTime = HAL_GetTick();
 8000a04:	f001 f984 	bl	8001d10 <HAL_GetTick>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	4a2c      	ldr	r2, [pc, #176]	@ (8000abc <dcdc_state+0xf8>)
 8000a0c:	6013      	str	r3, [r2, #0]
	// Check if any signal is missing --> FAULT State
	if ((i_keyACC != 1) || (i_disChargeEnable != 1) || (i_chargeEnable != 1) || (i_killSwitch != 0))
 8000a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac0 <dcdc_state+0xfc>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d10b      	bne.n	8000a2e <dcdc_state+0x6a>
 8000a16:	4b2b      	ldr	r3, [pc, #172]	@ (8000ac4 <dcdc_state+0x100>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d107      	bne.n	8000a2e <dcdc_state+0x6a>
 8000a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac8 <dcdc_state+0x104>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d103      	bne.n	8000a2e <dcdc_state+0x6a>
 8000a26:	4b29      	ldr	r3, [pc, #164]	@ (8000acc <dcdc_state+0x108>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d026      	beq.n	8000a7c <dcdc_state+0xb8>
	{
		currentState = FAULT;
 8000a2e:	4b28      	ldr	r3, [pc, #160]	@ (8000ad0 <dcdc_state+0x10c>)
 8000a30:	2206      	movs	r2, #6
 8000a32:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000a34:	4b22      	ldr	r3, [pc, #136]	@ (8000ac0 <dcdc_state+0xfc>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d003      	beq.n	8000a44 <dcdc_state+0x80>
		{
			faultCode = 31;
 8000a3c:	4b25      	ldr	r3, [pc, #148]	@ (8000ad4 <dcdc_state+0x110>)
 8000a3e:	221f      	movs	r2, #31
 8000a40:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000a42:	e02f      	b.n	8000aa4 <dcdc_state+0xe0>
		}
		else if (i_disChargeEnable != 1)
 8000a44:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac4 <dcdc_state+0x100>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d003      	beq.n	8000a54 <dcdc_state+0x90>
		{
			faultCode = 32;
 8000a4c:	4b21      	ldr	r3, [pc, #132]	@ (8000ad4 <dcdc_state+0x110>)
 8000a4e:	2220      	movs	r2, #32
 8000a50:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000a52:	e027      	b.n	8000aa4 <dcdc_state+0xe0>
		}
		else if (i_chargeEnable != 1)
 8000a54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <dcdc_state+0x104>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d003      	beq.n	8000a64 <dcdc_state+0xa0>
		{
			faultCode = 33;
 8000a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad4 <dcdc_state+0x110>)
 8000a5e:	2221      	movs	r2, #33	@ 0x21
 8000a60:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000a62:	e01f      	b.n	8000aa4 <dcdc_state+0xe0>
		}
		else if (i_killSwitch != 0)
 8000a64:	4b19      	ldr	r3, [pc, #100]	@ (8000acc <dcdc_state+0x108>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d003      	beq.n	8000a74 <dcdc_state+0xb0>
		{
			faultCode = 34;
 8000a6c:	4b19      	ldr	r3, [pc, #100]	@ (8000ad4 <dcdc_state+0x110>)
 8000a6e:	2222      	movs	r2, #34	@ 0x22
 8000a70:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000a72:	e017      	b.n	8000aa4 <dcdc_state+0xe0>
		}
		else
		{
			faultCode = 39;
 8000a74:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <dcdc_state+0x110>)
 8000a76:	2227      	movs	r2, #39	@ 0x27
 8000a78:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000a7a:	e013      	b.n	8000aa4 <dcdc_state+0xe0>
		}
	}
	// Switch off the AUX-DCDC after 1000 ms(1sec)
	else if (currentTime - enterStateTime >= 1000)
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <dcdc_state+0xf8>)
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	4b0a      	ldr	r3, [pc, #40]	@ (8000aac <dcdc_state+0xe8>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000a8a:	d30b      	bcc.n	8000aa4 <dcdc_state+0xe0>
	{
		HAL_GPIO_WritePin(auxDCDCDisablePort,auxDCDCDisable, GPIO_PIN_SET);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	2180      	movs	r1, #128	@ 0x80
 8000a90:	4807      	ldr	r0, [pc, #28]	@ (8000ab0 <dcdc_state+0xec>)
 8000a92:	f002 fa7d 	bl	8002f90 <HAL_GPIO_WritePin>
		o_auxDCDCDisable = GPIO_PIN_SET;
 8000a96:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <dcdc_state+0x114>)
 8000a98:	2201      	movs	r2, #1
 8000a9a:	701a      	strb	r2, [r3, #0]
		currentState = ON;
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <dcdc_state+0x10c>)
 8000a9e:	2204      	movs	r2, #4
 8000aa0:	701a      	strb	r2, [r3, #0]
	}
}
 8000aa2:	e7ff      	b.n	8000aa4 <dcdc_state+0xe0>
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	2000027d 	.word	0x2000027d
 8000aac:	20000280 	.word	0x20000280
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	20000294 	.word	0x20000294
 8000ab8:	20000299 	.word	0x20000299
 8000abc:	20000284 	.word	0x20000284
 8000ac0:	2000028e 	.word	0x2000028e
 8000ac4:	20000292 	.word	0x20000292
 8000ac8:	20000291 	.word	0x20000291
 8000acc:	2000028f 	.word	0x2000028f
 8000ad0:	2000027c 	.word	0x2000027c
 8000ad4:	2000028c 	.word	0x2000028c
 8000ad8:	20000295 	.word	0x20000295

08000adc <on_state>:


void on_state(void){		// State 4 = DRIVING
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0


	if ( lastState == DCDC )
 8000ae0:	4b29      	ldr	r3, [pc, #164]	@ (8000b88 <on_state+0xac>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b03      	cmp	r3, #3
 8000ae6:	d104      	bne.n	8000af2 <on_state+0x16>
	{
		enterStateTime = HAL_GetTick();
 8000ae8:	f001 f912 	bl	8001d10 <HAL_GetTick>
 8000aec:	4603      	mov	r3, r0
 8000aee:	4a27      	ldr	r2, [pc, #156]	@ (8000b8c <on_state+0xb0>)
 8000af0:	6013      	str	r3, [r2, #0]
	}
	lastState = ON;
 8000af2:	4b25      	ldr	r3, [pc, #148]	@ (8000b88 <on_state+0xac>)
 8000af4:	2204      	movs	r2, #4
 8000af6:	701a      	strb	r2, [r3, #0]

	currentTime = HAL_GetTick();
 8000af8:	f001 f90a 	bl	8001d10 <HAL_GetTick>
 8000afc:	4603      	mov	r3, r0
 8000afe:	4a24      	ldr	r2, [pc, #144]	@ (8000b90 <on_state+0xb4>)
 8000b00:	6013      	str	r3, [r2, #0]


	// SETS THE OUTPUTS!!!
	// Throttle pedal output function

	updatePedal();
 8000b02:	f000 fa77 	bl	8000ff4 <updatePedal>

	updateRegen();
 8000b06:	f000 fabd 	bl	8001084 <updateRegen>


	// Go to FAULT_TEMP state because we might want to charge if disChargeEnable goes 0
	if (i_disChargeEnable != 1)
 8000b0a:	4b22      	ldr	r3, [pc, #136]	@ (8000b94 <on_state+0xb8>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d002      	beq.n	8000b18 <on_state+0x3c>
	{
		currentState = FAULT_TEMP;
 8000b12:	4b21      	ldr	r3, [pc, #132]	@ (8000b98 <on_state+0xbc>)
 8000b14:	2207      	movs	r2, #7
 8000b16:	701a      	strb	r2, [r3, #0]
	}

	// Check if any signal is missing --> FAULT State
	if ((i_keyACC != 1) || (i_chargeEnable != 1) || (i_chargeContactor != 0) || (i_killSwitch != 0))
 8000b18:	4b20      	ldr	r3, [pc, #128]	@ (8000b9c <on_state+0xc0>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d10b      	bne.n	8000b38 <on_state+0x5c>
 8000b20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba0 <on_state+0xc4>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d107      	bne.n	8000b38 <on_state+0x5c>
 8000b28:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba4 <on_state+0xc8>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d103      	bne.n	8000b38 <on_state+0x5c>
 8000b30:	4b1d      	ldr	r3, [pc, #116]	@ (8000ba8 <on_state+0xcc>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d025      	beq.n	8000b84 <on_state+0xa8>
	{
		currentState = FAULT;
 8000b38:	4b17      	ldr	r3, [pc, #92]	@ (8000b98 <on_state+0xbc>)
 8000b3a:	2206      	movs	r2, #6
 8000b3c:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000b3e:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <on_state+0xc0>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d003      	beq.n	8000b4e <on_state+0x72>
		{
			faultCode = 41;
 8000b46:	4b19      	ldr	r3, [pc, #100]	@ (8000bac <on_state+0xd0>)
 8000b48:	2229      	movs	r2, #41	@ 0x29
 8000b4a:	701a      	strb	r2, [r3, #0]
		else
		{
			faultCode = 49;
		}
	}
}
 8000b4c:	e01a      	b.n	8000b84 <on_state+0xa8>
		else if (i_chargeEnable != 1)
 8000b4e:	4b14      	ldr	r3, [pc, #80]	@ (8000ba0 <on_state+0xc4>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d003      	beq.n	8000b5e <on_state+0x82>
			faultCode = 43;
 8000b56:	4b15      	ldr	r3, [pc, #84]	@ (8000bac <on_state+0xd0>)
 8000b58:	222b      	movs	r2, #43	@ 0x2b
 8000b5a:	701a      	strb	r2, [r3, #0]
}
 8000b5c:	e012      	b.n	8000b84 <on_state+0xa8>
		else if (i_killSwitch != 0)
 8000b5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <on_state+0xcc>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d003      	beq.n	8000b6e <on_state+0x92>
			faultCode = 44;
 8000b66:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <on_state+0xd0>)
 8000b68:	222c      	movs	r2, #44	@ 0x2c
 8000b6a:	701a      	strb	r2, [r3, #0]
}
 8000b6c:	e00a      	b.n	8000b84 <on_state+0xa8>
		else if (i_chargeContactor != 0)
 8000b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba4 <on_state+0xc8>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d003      	beq.n	8000b7e <on_state+0xa2>
			faultCode = 45;
 8000b76:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <on_state+0xd0>)
 8000b78:	222d      	movs	r2, #45	@ 0x2d
 8000b7a:	701a      	strb	r2, [r3, #0]
}
 8000b7c:	e002      	b.n	8000b84 <on_state+0xa8>
			faultCode = 49;
 8000b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000bac <on_state+0xd0>)
 8000b80:	2231      	movs	r2, #49	@ 0x31
 8000b82:	701a      	strb	r2, [r3, #0]
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	2000027d 	.word	0x2000027d
 8000b8c:	20000280 	.word	0x20000280
 8000b90:	20000284 	.word	0x20000284
 8000b94:	20000292 	.word	0x20000292
 8000b98:	2000027c 	.word	0x2000027c
 8000b9c:	2000028e 	.word	0x2000028e
 8000ba0:	20000291 	.word	0x20000291
 8000ba4:	20000290 	.word	0x20000290
 8000ba8:	2000028f 	.word	0x2000028f
 8000bac:	2000028c 	.word	0x2000028c

08000bb0 <faultTemp_state>:

void faultTemp_state(void){			// State 7
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
	if (lastState == ON)
 8000bb4:	4b3f      	ldr	r3, [pc, #252]	@ (8000cb4 <faultTemp_state+0x104>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b04      	cmp	r3, #4
 8000bba:	d115      	bne.n	8000be8 <faultTemp_state+0x38>
	{
		// Set fault indicator GPIO pin
		HAL_GPIO_WritePin(faultIndicatorPort, faultIndicator, GPIO_PIN_SET);
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bc2:	483d      	ldr	r0, [pc, #244]	@ (8000cb8 <faultTemp_state+0x108>)
 8000bc4:	f002 f9e4 	bl	8002f90 <HAL_GPIO_WritePin>
		o_faultIndicator = GPIO_PIN_SET;
 8000bc8:	4b3c      	ldr	r3, [pc, #240]	@ (8000cbc <faultTemp_state+0x10c>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]

        //Reset auxDCDCDisable GPIO pin
        HAL_GPIO_WritePin(auxDCDCDisablePort,auxDCDCDisable, GPIO_PIN_RESET);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2180      	movs	r1, #128	@ 0x80
 8000bd2:	483b      	ldr	r0, [pc, #236]	@ (8000cc0 <faultTemp_state+0x110>)
 8000bd4:	f002 f9dc 	bl	8002f90 <HAL_GPIO_WritePin>
        o_auxDCDCDisable = GPIO_PIN_RESET;
 8000bd8:	4b3a      	ldr	r3, [pc, #232]	@ (8000cc4 <faultTemp_state+0x114>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]

		enterStateTime = HAL_GetTick();
 8000bde:	f001 f897 	bl	8001d10 <HAL_GetTick>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4a38      	ldr	r2, [pc, #224]	@ (8000cc8 <faultTemp_state+0x118>)
 8000be6:	6013      	str	r3, [r2, #0]
	}
	lastState = FAULT_TEMP;
 8000be8:	4b32      	ldr	r3, [pc, #200]	@ (8000cb4 <faultTemp_state+0x104>)
 8000bea:	2207      	movs	r2, #7
 8000bec:	701a      	strb	r2, [r3, #0]

	currentTime = HAL_GetTick();
 8000bee:	f001 f88f 	bl	8001d10 <HAL_GetTick>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	4a35      	ldr	r2, [pc, #212]	@ (8000ccc <faultTemp_state+0x11c>)
 8000bf6:	6013      	str	r3, [r2, #0]



    if (currentTime - enterStateTime >= 500) {
 8000bf8:	4b34      	ldr	r3, [pc, #208]	@ (8000ccc <faultTemp_state+0x11c>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	4b32      	ldr	r3, [pc, #200]	@ (8000cc8 <faultTemp_state+0x118>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000c06:	d311      	bcc.n	8000c2c <faultTemp_state+0x7c>
        // Reset hvDCDCEnable GPIO pin after 500ms
        HAL_GPIO_WritePin(hvDCDCEnablePort, hvDCDCEnable, GPIO_PIN_RESET);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0e:	482c      	ldr	r0, [pc, #176]	@ (8000cc0 <faultTemp_state+0x110>)
 8000c10:	f002 f9be 	bl	8002f90 <HAL_GPIO_WritePin>
        o_hvDCDCEnable = GPIO_PIN_RESET;
 8000c14:	4b2e      	ldr	r3, [pc, #184]	@ (8000cd0 <faultTemp_state+0x120>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	701a      	strb	r2, [r3, #0]

        // Open HV Contactor
        HAL_GPIO_WritePin(hvContactorPort, hvContactor, GPIO_PIN_RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c20:	4827      	ldr	r0, [pc, #156]	@ (8000cc0 <faultTemp_state+0x110>)
 8000c22:	f002 f9b5 	bl	8002f90 <HAL_GPIO_WritePin>
        o_hvContactor = GPIO_PIN_RESET;
 8000c26:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd4 <faultTemp_state+0x124>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
    }

    // FAULT INDICATOR
    faultBlinker();
 8000c2c:	f000 fa68 	bl	8001100 <faultBlinker>

    // Switch to charging state because chargeContactor = 1
    if (i_chargeContactor == 1){
 8000c30:	4b29      	ldr	r3, [pc, #164]	@ (8000cd8 <faultTemp_state+0x128>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d103      	bne.n	8000c40 <faultTemp_state+0x90>
    	currentState = CHARGE;
 8000c38:	4b28      	ldr	r3, [pc, #160]	@ (8000cdc <faultTemp_state+0x12c>)
 8000c3a:	2205      	movs	r2, #5
 8000c3c:	701a      	strb	r2, [r3, #0]
	{
		currentState = FAULT;
		faultCode = 72;
	}

}
 8000c3e:	e037      	b.n	8000cb0 <faultTemp_state+0x100>
    else if((i_keyACC != 1) || (i_chargeEnable != 1) || (i_killSwitch != 0))
 8000c40:	4b27      	ldr	r3, [pc, #156]	@ (8000ce0 <faultTemp_state+0x130>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d107      	bne.n	8000c58 <faultTemp_state+0xa8>
 8000c48:	4b26      	ldr	r3, [pc, #152]	@ (8000ce4 <faultTemp_state+0x134>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d103      	bne.n	8000c58 <faultTemp_state+0xa8>
 8000c50:	4b25      	ldr	r3, [pc, #148]	@ (8000ce8 <faultTemp_state+0x138>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d01a      	beq.n	8000c8e <faultTemp_state+0xde>
		currentState = FAULT;
 8000c58:	4b20      	ldr	r3, [pc, #128]	@ (8000cdc <faultTemp_state+0x12c>)
 8000c5a:	2206      	movs	r2, #6
 8000c5c:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000c5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ce0 <faultTemp_state+0x130>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d003      	beq.n	8000c6e <faultTemp_state+0xbe>
			faultCode = 71;
 8000c66:	4b21      	ldr	r3, [pc, #132]	@ (8000cec <faultTemp_state+0x13c>)
 8000c68:	2247      	movs	r2, #71	@ 0x47
 8000c6a:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000c6c:	e01f      	b.n	8000cae <faultTemp_state+0xfe>
		else if (i_chargeEnable != 1)
 8000c6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce4 <faultTemp_state+0x134>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d003      	beq.n	8000c7e <faultTemp_state+0xce>
			faultCode = 73;
 8000c76:	4b1d      	ldr	r3, [pc, #116]	@ (8000cec <faultTemp_state+0x13c>)
 8000c78:	2249      	movs	r2, #73	@ 0x49
 8000c7a:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000c7c:	e017      	b.n	8000cae <faultTemp_state+0xfe>
		else if (i_killSwitch != 0)
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <faultTemp_state+0x138>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d013      	beq.n	8000cae <faultTemp_state+0xfe>
			faultCode = 75;
 8000c86:	4b19      	ldr	r3, [pc, #100]	@ (8000cec <faultTemp_state+0x13c>)
 8000c88:	224b      	movs	r2, #75	@ 0x4b
 8000c8a:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000c8c:	e00f      	b.n	8000cae <faultTemp_state+0xfe>
    else if (currentTime - enterStateTime >= 30000)
 8000c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ccc <faultTemp_state+0x11c>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc8 <faultTemp_state+0x118>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d907      	bls.n	8000cb0 <faultTemp_state+0x100>
		currentState = FAULT;
 8000ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cdc <faultTemp_state+0x12c>)
 8000ca2:	2206      	movs	r2, #6
 8000ca4:	701a      	strb	r2, [r3, #0]
		faultCode = 72;
 8000ca6:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <faultTemp_state+0x13c>)
 8000ca8:	2248      	movs	r2, #72	@ 0x48
 8000caa:	701a      	strb	r2, [r3, #0]
}
 8000cac:	e000      	b.n	8000cb0 <faultTemp_state+0x100>
		if (i_keyACC != 1)
 8000cae:	bf00      	nop
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	2000027d 	.word	0x2000027d
 8000cb8:	40020800 	.word	0x40020800
 8000cbc:	20000297 	.word	0x20000297
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	20000295 	.word	0x20000295
 8000cc8:	20000280 	.word	0x20000280
 8000ccc:	20000284 	.word	0x20000284
 8000cd0:	20000294 	.word	0x20000294
 8000cd4:	20000298 	.word	0x20000298
 8000cd8:	20000290 	.word	0x20000290
 8000cdc:	2000027c 	.word	0x2000027c
 8000ce0:	2000028e 	.word	0x2000028e
 8000ce4:	20000291 	.word	0x20000291
 8000ce8:	2000028f 	.word	0x2000028f
 8000cec:	2000028c 	.word	0x2000028c

08000cf0 <charge_state>:

void charge_state(void){	// State 5
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0

	// Start charging routine by enabling AUX DCDC
	if (lastState == FAULT_TEMP)
 8000cf4:	4b34      	ldr	r3, [pc, #208]	@ (8000dc8 <charge_state+0xd8>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b07      	cmp	r3, #7
 8000cfa:	d11d      	bne.n	8000d38 <charge_state+0x48>
	{
        // Set auxDCDCDisable GPIO pin -> AUX-DCDC off
        HAL_GPIO_WritePin(auxDCDCDisablePort,auxDCDCDisable, GPIO_PIN_SET);
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	2180      	movs	r1, #128	@ 0x80
 8000d00:	4832      	ldr	r0, [pc, #200]	@ (8000dcc <charge_state+0xdc>)
 8000d02:	f002 f945 	bl	8002f90 <HAL_GPIO_WritePin>
        o_auxDCDCDisable = GPIO_PIN_SET;
 8000d06:	4b32      	ldr	r3, [pc, #200]	@ (8000dd0 <charge_state+0xe0>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	701a      	strb	r2, [r3, #0]

		// Reset fault indicator GPIO pin
		HAL_GPIO_WritePin(faultIndicatorPort, faultIndicator, GPIO_PIN_RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d12:	4830      	ldr	r0, [pc, #192]	@ (8000dd4 <charge_state+0xe4>)
 8000d14:	f002 f93c 	bl	8002f90 <HAL_GPIO_WritePin>
		o_faultIndicator = GPIO_PIN_RESET;
 8000d18:	4b2f      	ldr	r3, [pc, #188]	@ (8000dd8 <charge_state+0xe8>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	701a      	strb	r2, [r3, #0]

        // Set charge indicator GPIO pin
        HAL_GPIO_WritePin(chargeIndicatorPort, chargeIndicator, GPIO_PIN_SET);
 8000d1e:	2201      	movs	r2, #1
 8000d20:	2110      	movs	r1, #16
 8000d22:	482e      	ldr	r0, [pc, #184]	@ (8000ddc <charge_state+0xec>)
 8000d24:	f002 f934 	bl	8002f90 <HAL_GPIO_WritePin>
        o_chargeIndicator = GPIO_PIN_SET;
 8000d28:	4b2d      	ldr	r3, [pc, #180]	@ (8000de0 <charge_state+0xf0>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	701a      	strb	r2, [r3, #0]

		enterStateTime = HAL_GetTick();
 8000d2e:	f000 ffef 	bl	8001d10 <HAL_GetTick>
 8000d32:	4603      	mov	r3, r0
 8000d34:	4a2b      	ldr	r2, [pc, #172]	@ (8000de4 <charge_state+0xf4>)
 8000d36:	6013      	str	r3, [r2, #0]
	}
	lastState = CHARGE;
 8000d38:	4b23      	ldr	r3, [pc, #140]	@ (8000dc8 <charge_state+0xd8>)
 8000d3a:	2205      	movs	r2, #5
 8000d3c:	701a      	strb	r2, [r3, #0]

	currentTime = HAL_GetTick();
 8000d3e:	f000 ffe7 	bl	8001d10 <HAL_GetTick>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4a28      	ldr	r2, [pc, #160]	@ (8000de8 <charge_state+0xf8>)
 8000d46:	6013      	str	r3, [r2, #0]

	if((i_keyACC != 1) || (i_chargeEnable != 1) || (i_disChargeEnable != 0)  || (i_killSwitch != 0))
 8000d48:	4b28      	ldr	r3, [pc, #160]	@ (8000dec <charge_state+0xfc>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d10b      	bne.n	8000d68 <charge_state+0x78>
 8000d50:	4b27      	ldr	r3, [pc, #156]	@ (8000df0 <charge_state+0x100>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d107      	bne.n	8000d68 <charge_state+0x78>
 8000d58:	4b26      	ldr	r3, [pc, #152]	@ (8000df4 <charge_state+0x104>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d103      	bne.n	8000d68 <charge_state+0x78>
 8000d60:	4b25      	ldr	r3, [pc, #148]	@ (8000df8 <charge_state+0x108>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d02d      	beq.n	8000dc4 <charge_state+0xd4>
	{
		currentState = FAULT;
 8000d68:	4b24      	ldr	r3, [pc, #144]	@ (8000dfc <charge_state+0x10c>)
 8000d6a:	2206      	movs	r2, #6
 8000d6c:	701a      	strb	r2, [r3, #0]
		if (i_keyACC != 1)
 8000d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dec <charge_state+0xfc>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d003      	beq.n	8000d7e <charge_state+0x8e>
		{
			faultCode = 51;
 8000d76:	4b22      	ldr	r3, [pc, #136]	@ (8000e00 <charge_state+0x110>)
 8000d78:	2233      	movs	r2, #51	@ 0x33
 8000d7a:	701a      	strb	r2, [r3, #0]
		{
			faultCode = 59;
		}
	}

}
 8000d7c:	e022      	b.n	8000dc4 <charge_state+0xd4>
		else if (i_disChargeEnable != 0)
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000df4 <charge_state+0x104>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d003      	beq.n	8000d8e <charge_state+0x9e>
			faultCode = 52;
 8000d86:	4b1e      	ldr	r3, [pc, #120]	@ (8000e00 <charge_state+0x110>)
 8000d88:	2234      	movs	r2, #52	@ 0x34
 8000d8a:	701a      	strb	r2, [r3, #0]
}
 8000d8c:	e01a      	b.n	8000dc4 <charge_state+0xd4>
		else if (i_chargeEnable != 1)
 8000d8e:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <charge_state+0x100>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d003      	beq.n	8000d9e <charge_state+0xae>
			faultCode = 53;
 8000d96:	4b1a      	ldr	r3, [pc, #104]	@ (8000e00 <charge_state+0x110>)
 8000d98:	2235      	movs	r2, #53	@ 0x35
 8000d9a:	701a      	strb	r2, [r3, #0]
}
 8000d9c:	e012      	b.n	8000dc4 <charge_state+0xd4>
		else if (i_chargeContactor != 1)
 8000d9e:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <charge_state+0x114>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d003      	beq.n	8000dae <charge_state+0xbe>
			faultCode = 54;
 8000da6:	4b16      	ldr	r3, [pc, #88]	@ (8000e00 <charge_state+0x110>)
 8000da8:	2236      	movs	r2, #54	@ 0x36
 8000daa:	701a      	strb	r2, [r3, #0]
}
 8000dac:	e00a      	b.n	8000dc4 <charge_state+0xd4>
		else if (i_killSwitch != 0)
 8000dae:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <charge_state+0x108>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d003      	beq.n	8000dbe <charge_state+0xce>
			faultCode = 55;
 8000db6:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <charge_state+0x110>)
 8000db8:	2237      	movs	r2, #55	@ 0x37
 8000dba:	701a      	strb	r2, [r3, #0]
}
 8000dbc:	e002      	b.n	8000dc4 <charge_state+0xd4>
			faultCode = 59;
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <charge_state+0x110>)
 8000dc0:	223b      	movs	r2, #59	@ 0x3b
 8000dc2:	701a      	strb	r2, [r3, #0]
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	2000027d 	.word	0x2000027d
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	20000295 	.word	0x20000295
 8000dd4:	40020800 	.word	0x40020800
 8000dd8:	20000297 	.word	0x20000297
 8000ddc:	40020c00 	.word	0x40020c00
 8000de0:	20000296 	.word	0x20000296
 8000de4:	20000280 	.word	0x20000280
 8000de8:	20000284 	.word	0x20000284
 8000dec:	2000028e 	.word	0x2000028e
 8000df0:	20000291 	.word	0x20000291
 8000df4:	20000292 	.word	0x20000292
 8000df8:	2000028f 	.word	0x2000028f
 8000dfc:	2000027c 	.word	0x2000027c
 8000e00:	2000028c 	.word	0x2000028c
 8000e04:	20000290 	.word	0x20000290

08000e08 <fault_state>:


void fault_state(void) { // State 6
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0

    if (lastState != FAULT) {
 8000e0c:	4b28      	ldr	r3, [pc, #160]	@ (8000eb0 <fault_state+0xa8>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b06      	cmp	r3, #6
 8000e12:	d029      	beq.n	8000e68 <fault_state+0x60>
        // Set fault indicator GPIO pin
        HAL_GPIO_WritePin(faultIndicatorPort, faultIndicator, GPIO_PIN_SET);
 8000e14:	2201      	movs	r2, #1
 8000e16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e1a:	4826      	ldr	r0, [pc, #152]	@ (8000eb4 <fault_state+0xac>)
 8000e1c:	f002 f8b8 	bl	8002f90 <HAL_GPIO_WritePin>
        o_faultIndicator = GPIO_PIN_SET;
 8000e20:	4b25      	ldr	r3, [pc, #148]	@ (8000eb8 <fault_state+0xb0>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	701a      	strb	r2, [r3, #0]

        // Reset charge indicator GPIO pin
        HAL_GPIO_WritePin(chargeIndicatorPort, chargeIndicator, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2110      	movs	r1, #16
 8000e2a:	4824      	ldr	r0, [pc, #144]	@ (8000ebc <fault_state+0xb4>)
 8000e2c:	f002 f8b0 	bl	8002f90 <HAL_GPIO_WritePin>
        o_chargeIndicator = GPIO_PIN_RESET;
 8000e30:	4b23      	ldr	r3, [pc, #140]	@ (8000ec0 <fault_state+0xb8>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	701a      	strb	r2, [r3, #0]

        // Reset pre-charge relay GPIO pin
        HAL_GPIO_WritePin(preChargeRelayPort, preChargeRelay, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e3c:	4821      	ldr	r0, [pc, #132]	@ (8000ec4 <fault_state+0xbc>)
 8000e3e:	f002 f8a7 	bl	8002f90 <HAL_GPIO_WritePin>
        o_preChargeRelay = GPIO_PIN_RESET;
 8000e42:	4b21      	ldr	r3, [pc, #132]	@ (8000ec8 <fault_state+0xc0>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]

        //Reset auxDCDCDisable GPIO pin -> Aux-DCDC turns on
        HAL_GPIO_WritePin(auxDCDCDisablePort,auxDCDCDisable, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2180      	movs	r1, #128	@ 0x80
 8000e4c:	481d      	ldr	r0, [pc, #116]	@ (8000ec4 <fault_state+0xbc>)
 8000e4e:	f002 f89f 	bl	8002f90 <HAL_GPIO_WritePin>
        o_auxDCDCDisable = GPIO_PIN_RESET;
 8000e52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ecc <fault_state+0xc4>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	701a      	strb	r2, [r3, #0]

        // Update last state to FAULT
        lastState = FAULT;
 8000e58:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <fault_state+0xa8>)
 8000e5a:	2206      	movs	r2, #6
 8000e5c:	701a      	strb	r2, [r3, #0]

        // Record the time when entering the FAULT state
        enterStateTime = HAL_GetTick();
 8000e5e:	f000 ff57 	bl	8001d10 <HAL_GetTick>
 8000e62:	4603      	mov	r3, r0
 8000e64:	4a1a      	ldr	r2, [pc, #104]	@ (8000ed0 <fault_state+0xc8>)
 8000e66:	6013      	str	r3, [r2, #0]

    }

    currentTime = HAL_GetTick();
 8000e68:	f000 ff52 	bl	8001d10 <HAL_GetTick>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	4a19      	ldr	r2, [pc, #100]	@ (8000ed4 <fault_state+0xcc>)
 8000e70:	6013      	str	r3, [r2, #0]

    if (currentTime - enterStateTime >= 500) {
 8000e72:	4b18      	ldr	r3, [pc, #96]	@ (8000ed4 <fault_state+0xcc>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	4b16      	ldr	r3, [pc, #88]	@ (8000ed0 <fault_state+0xc8>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e80:	d311      	bcc.n	8000ea6 <fault_state+0x9e>
        // Reset hvDCDCEnable GPIO pin after 500ms
        HAL_GPIO_WritePin(hvDCDCEnablePort, hvDCDCEnable, GPIO_PIN_RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e88:	480e      	ldr	r0, [pc, #56]	@ (8000ec4 <fault_state+0xbc>)
 8000e8a:	f002 f881 	bl	8002f90 <HAL_GPIO_WritePin>
        o_hvDCDCEnable = GPIO_PIN_RESET;
 8000e8e:	4b12      	ldr	r3, [pc, #72]	@ (8000ed8 <fault_state+0xd0>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	701a      	strb	r2, [r3, #0]

        // Open HV Contactor
        HAL_GPIO_WritePin(hvContactorPort, hvContactor, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e9a:	480a      	ldr	r0, [pc, #40]	@ (8000ec4 <fault_state+0xbc>)
 8000e9c:	f002 f878 	bl	8002f90 <HAL_GPIO_WritePin>
        o_hvContactor = GPIO_PIN_RESET;
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8000edc <fault_state+0xd4>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	701a      	strb	r2, [r3, #0]
    }

    faultBlinker();
 8000ea6:	f000 f92b 	bl	8001100 <faultBlinker>
    // FAULT INDICATOR
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	2000027d 	.word	0x2000027d
 8000eb4:	40020800 	.word	0x40020800
 8000eb8:	20000297 	.word	0x20000297
 8000ebc:	40020c00 	.word	0x40020c00
 8000ec0:	20000296 	.word	0x20000296
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	20000299 	.word	0x20000299
 8000ecc:	20000295 	.word	0x20000295
 8000ed0:	20000280 	.word	0x20000280
 8000ed4:	20000284 	.word	0x20000284
 8000ed8:	20000294 	.word	0x20000294
 8000edc:	20000298 	.word	0x20000298

08000ee0 <debugMonitor>:

void debugMonitor(void)
{
 8000ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ee2:	f5ad 7d01 	sub.w	sp, sp, #516	@ 0x204
 8000ee6:	af0c      	add	r7, sp, #48	@ 0x30
	char  analogBuffer[200], outBuffer[240];
	//stateBuffer[240] inBuffer[300], outBuffer[240], outBufferOld[240,;
	//old unused  String arrays ^^^

	sprintf(analogBuffer, "\rPedalADC : %d PedalDAC: %d RegenADC: %d RegenDAC: %d\n",
 8000ee8:	4b30      	ldr	r3, [pc, #192]	@ (8000fac <debugMonitor+0xcc>)
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	4619      	mov	r1, r3
 8000eee:	4b30      	ldr	r3, [pc, #192]	@ (8000fb0 <debugMonitor+0xd0>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	461c      	mov	r4, r3
 8000ef4:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb4 <debugMonitor+0xd4>)
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb8 <debugMonitor+0xd8>)
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8000f02:	9301      	str	r3, [sp, #4]
 8000f04:	9200      	str	r2, [sp, #0]
 8000f06:	4623      	mov	r3, r4
 8000f08:	460a      	mov	r2, r1
 8000f0a:	492c      	ldr	r1, [pc, #176]	@ (8000fbc <debugMonitor+0xdc>)
 8000f0c:	f008 f882 	bl	8009014 <siprintf>
			i_pedalADC, o_pedalDAC, i_regenADC, o_regenDAC);

	sprintf(outBuffer, "\rS: %d hvDCe=%d AuxDCd=%d FltIn=%d PChg=%d KeyI=%d KeyA=%d DisCe=%d KSw=%d CHGe=%d CHGc=%d ADC=%d Code=%d\n",
 8000f10:	4b2b      	ldr	r3, [pc, #172]	@ (8000fc0 <debugMonitor+0xe0>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	469c      	mov	ip, r3
 8000f16:	4b2b      	ldr	r3, [pc, #172]	@ (8000fc4 <debugMonitor+0xe4>)
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	469e      	mov	lr, r3
 8000f1c:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc8 <debugMonitor+0xe8>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	461a      	mov	r2, r3
 8000f22:	4b2a      	ldr	r3, [pc, #168]	@ (8000fcc <debugMonitor+0xec>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	4619      	mov	r1, r3
 8000f28:	4b29      	ldr	r3, [pc, #164]	@ (8000fd0 <debugMonitor+0xf0>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	461c      	mov	r4, r3
 8000f2e:	4b29      	ldr	r3, [pc, #164]	@ (8000fd4 <debugMonitor+0xf4>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	461d      	mov	r5, r3
 8000f34:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <debugMonitor+0xf8>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	461e      	mov	r6, r3
 8000f3a:	4b28      	ldr	r3, [pc, #160]	@ (8000fdc <debugMonitor+0xfc>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	4b27      	ldr	r3, [pc, #156]	@ (8000fe0 <debugMonitor+0x100>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	613b      	str	r3, [r7, #16]
 8000f46:	4b27      	ldr	r3, [pc, #156]	@ (8000fe4 <debugMonitor+0x104>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	4b26      	ldr	r3, [pc, #152]	@ (8000fe8 <debugMonitor+0x108>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	60bb      	str	r3, [r7, #8]
 8000f52:	4b16      	ldr	r3, [pc, #88]	@ (8000fac <debugMonitor+0xcc>)
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	607b      	str	r3, [r7, #4]
 8000f58:	4b24      	ldr	r3, [pc, #144]	@ (8000fec <debugMonitor+0x10c>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	f107 0018 	add.w	r0, r7, #24
 8000f60:	930a      	str	r3, [sp, #40]	@ 0x28
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	9308      	str	r3, [sp, #32]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	9307      	str	r3, [sp, #28]
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	9306      	str	r3, [sp, #24]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	9305      	str	r3, [sp, #20]
 8000f76:	9604      	str	r6, [sp, #16]
 8000f78:	9503      	str	r5, [sp, #12]
 8000f7a:	9402      	str	r4, [sp, #8]
 8000f7c:	9101      	str	r1, [sp, #4]
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	4673      	mov	r3, lr
 8000f82:	4662      	mov	r2, ip
 8000f84:	491a      	ldr	r1, [pc, #104]	@ (8000ff0 <debugMonitor+0x110>)
 8000f86:	f008 f845 	bl	8009014 <siprintf>
//						currentState, i_chargeContactor,i_chargeEnable, o_hvDCDCEnable, o_auxDCDCDisable,o_chargeIndicator, o_faultIndicator, o_hvContactor, faultCode);

//	sprintf(outBuffer,"\rS: %d Discharge=%d KillSwitch= %d\n",
//			currentState, i_disChargeEnable, i_killSwitch);

	CDC_Transmit_FS((uint8_t*)outBuffer, strlen((char*)outBuffer));
 8000f8a:	f107 0318 	add.w	r3, r7, #24
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff f91e 	bl	80001d0 <strlen>
 8000f94:	4602      	mov	r2, r0
 8000f96:	f107 0318 	add.w	r3, r7, #24
 8000f9a:	4611      	mov	r1, r2
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f007 fbcf 	bl	8008740 <CDC_Transmit_FS>


}
 8000fa2:	bf00      	nop
 8000fa4:	f507 77ea 	add.w	r7, r7, #468	@ 0x1d4
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fac:	2000029c 	.word	0x2000029c
 8000fb0:	2000029a 	.word	0x2000029a
 8000fb4:	200002a2 	.word	0x200002a2
 8000fb8:	200002a0 	.word	0x200002a0
 8000fbc:	0800996c 	.word	0x0800996c
 8000fc0:	2000027c 	.word	0x2000027c
 8000fc4:	20000294 	.word	0x20000294
 8000fc8:	20000295 	.word	0x20000295
 8000fcc:	20000297 	.word	0x20000297
 8000fd0:	20000299 	.word	0x20000299
 8000fd4:	2000028d 	.word	0x2000028d
 8000fd8:	2000028e 	.word	0x2000028e
 8000fdc:	20000292 	.word	0x20000292
 8000fe0:	2000028f 	.word	0x2000028f
 8000fe4:	20000291 	.word	0x20000291
 8000fe8:	20000290 	.word	0x20000290
 8000fec:	2000028c 	.word	0x2000028c
 8000ff0:	080099a4 	.word	0x080099a4

08000ff4 <updatePedal>:

void updatePedal(void){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0

    HAL_ADC_Start(&hadc1);
 8000ff8:	481e      	ldr	r0, [pc, #120]	@ (8001074 <updatePedal+0x80>)
 8000ffa:	f000 fefd 	bl	8001df8 <HAL_ADC_Start>
    HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000ffe:	2100      	movs	r1, #0
 8001000:	481d      	ldr	r0, [pc, #116]	@ (8001078 <updatePedal+0x84>)
 8001002:	f001 fd4a 	bl	8002a9a <HAL_DAC_Start>

    // Get input from PA0
    	i_pedalADC = HAL_ADC_GetValue(&hadc1);
 8001006:	481b      	ldr	r0, [pc, #108]	@ (8001074 <updatePedal+0x80>)
 8001008:	f000 ffc8 	bl	8001f9c <HAL_ADC_GetValue>
 800100c:	4603      	mov	r3, r0
 800100e:	b29a      	uxth	r2, r3
 8001010:	4b1a      	ldr	r3, [pc, #104]	@ (800107c <updatePedal+0x88>)
 8001012:	801a      	strh	r2, [r3, #0]
    	//o_DAC = ( (i_ADC - min_ADC) * (max_DAC - min_DAC) )/(max_ADC - min_ADC)+ min_DAC
    	//o_DAC = max_DAC - o_DAC;

    	// map value_adc to the range 740-4095 to value dac range to 4095
    	// vaule_dac starts high then goes low(4095-->0)
        o_pedalDAC = ((i_pedalADC - MIN_ADC) * (MAX_DAC- MIN_DAC)) / (MAX_ADC - MIN_ADC) + MIN_DAC;
 8001014:	4b19      	ldr	r3, [pc, #100]	@ (800107c <updatePedal+0x88>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	f240 2376 	movw	r3, #630	@ 0x276
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001024:	2200      	movs	r2, #0
 8001026:	1a8a      	subs	r2, r1, r2
 8001028:	fb03 f202 	mul.w	r2, r3, r2
 800102c:	f640 713c 	movw	r1, #3900	@ 0xf3c
 8001030:	f240 2376 	movw	r3, #630	@ 0x276
 8001034:	1acb      	subs	r3, r1, r3
 8001036:	fb92 f3f3 	sdiv	r3, r2, r3
 800103a:	b29a      	uxth	r2, r3
 800103c:	2300      	movs	r3, #0
 800103e:	b29b      	uxth	r3, r3
 8001040:	4413      	add	r3, r2
 8001042:	b29a      	uxth	r2, r3
 8001044:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <updatePedal+0x8c>)
 8001046:	801a      	strh	r2, [r3, #0]
        //invert value
        o_pedalDAC = MAX_DAC - o_pedalDAC;
 8001048:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800104c:	b29a      	uxth	r2, r3
 800104e:	4b0c      	ldr	r3, [pc, #48]	@ (8001080 <updatePedal+0x8c>)
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	b29a      	uxth	r2, r3
 8001056:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <updatePedal+0x8c>)
 8001058:	801a      	strh	r2, [r3, #0]

        // Outputting DAC value to PA4
        HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, o_pedalDAC);
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <updatePedal+0x8c>)
 800105c:	881b      	ldrh	r3, [r3, #0]
 800105e:	2200      	movs	r2, #0
 8001060:	2100      	movs	r1, #0
 8001062:	4805      	ldr	r0, [pc, #20]	@ (8001078 <updatePedal+0x84>)
 8001064:	f001 fd6b 	bl	8002b3e <HAL_DAC_SetValue>
        HAL_Delay(1);
 8001068:	2001      	movs	r0, #1
 800106a:	f000 fe5d 	bl	8001d28 <HAL_Delay>
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000168 	.word	0x20000168
 8001078:	20000268 	.word	0x20000268
 800107c:	2000029c 	.word	0x2000029c
 8001080:	2000029a 	.word	0x2000029a

08001084 <updateRegen>:

void updateRegen(void) {
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0

            HAL_ADC_Start(&hadc2);
 8001088:	480e      	ldr	r0, [pc, #56]	@ (80010c4 <updateRegen+0x40>)
 800108a:	f000 feb5 	bl	8001df8 <HAL_ADC_Start>
            HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 800108e:	2110      	movs	r1, #16
 8001090:	480d      	ldr	r0, [pc, #52]	@ (80010c8 <updateRegen+0x44>)
 8001092:	f001 fd02 	bl	8002a9a <HAL_DAC_Start>

            	i_regenADC = HAL_ADC_GetValue(&hadc2);
 8001096:	480b      	ldr	r0, [pc, #44]	@ (80010c4 <updateRegen+0x40>)
 8001098:	f000 ff80 	bl	8001f9c <HAL_ADC_GetValue>
 800109c:	4603      	mov	r3, r0
 800109e:	b29a      	uxth	r2, r3
 80010a0:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <updateRegen+0x48>)
 80010a2:	801a      	strh	r2, [r3, #0]

                // Map value_adc to the range 740-4095 to value_dac range 0-4095
                o_regenDAC = i_regenADC;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <updateRegen+0x48>)
 80010a6:	881a      	ldrh	r2, [r3, #0]
 80010a8:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <updateRegen+0x4c>)
 80010aa:	801a      	strh	r2, [r3, #0]
                //throttle_pos = (uint32_t)((value_dac / 4096) * 100); // Truncate to integer
                // Output DAC value to PA
                HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, o_regenDAC);
 80010ac:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <updateRegen+0x4c>)
 80010ae:	881b      	ldrh	r3, [r3, #0]
 80010b0:	2200      	movs	r2, #0
 80010b2:	2110      	movs	r1, #16
 80010b4:	4804      	ldr	r0, [pc, #16]	@ (80010c8 <updateRegen+0x44>)
 80010b6:	f001 fd42 	bl	8002b3e <HAL_DAC_SetValue>
                HAL_Delay(1);
 80010ba:	2001      	movs	r0, #1
 80010bc:	f000 fe34 	bl	8001d28 <HAL_Delay>
}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200001b0 	.word	0x200001b0
 80010c8:	20000268 	.word	0x20000268
 80010cc:	200002a2 	.word	0x200002a2
 80010d0:	200002a0 	.word	0x200002a0

080010d4 <updateAuxADC>:

void updateAuxADC(void){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc3);
 80010d8:	4807      	ldr	r0, [pc, #28]	@ (80010f8 <updateAuxADC+0x24>)
 80010da:	f000 fe8d 	bl	8001df8 <HAL_ADC_Start>
	ai_auxVoltage = HAL_ADC_GetValue(&hadc3);			// Measure aux voltage and compare to threshold value
 80010de:	4806      	ldr	r0, [pc, #24]	@ (80010f8 <updateAuxADC+0x24>)
 80010e0:	f000 ff5c 	bl	8001f9c <HAL_ADC_GetValue>
 80010e4:	4603      	mov	r3, r0
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <updateAuxADC+0x28>)
 80010ea:	801a      	strh	r2, [r3, #0]
	HAL_Delay(1);
 80010ec:	2001      	movs	r0, #1
 80010ee:	f000 fe1b 	bl	8001d28 <HAL_Delay>
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001f8 	.word	0x200001f8
 80010fc:	2000029e 	.word	0x2000029e

08001100 <faultBlinker>:

void faultBlinker(void) {
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
    // Blinks the Fault Indicator at 1.5 Hz (1.5p second on/off)
    if (currentTime - extraTime >= 750) {
 8001104:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <faultBlinker+0x50>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <faultBlinker+0x54>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8001112:	4293      	cmp	r3, r2
 8001114:	d91a      	bls.n	800114c <faultBlinker+0x4c>

        // Toggle fault indicator GPIO pin
        if (o_faultIndicator == GPIO_PIN_RESET) { // Checks to see if Fault Light is OFF
 8001116:	4b10      	ldr	r3, [pc, #64]	@ (8001158 <faultBlinker+0x58>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d109      	bne.n	8001132 <faultBlinker+0x32>

            // Turns on the Fault Light
            HAL_GPIO_WritePin(faultIndicatorPort, faultIndicator, GPIO_PIN_SET);
 800111e:	2201      	movs	r2, #1
 8001120:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001124:	480d      	ldr	r0, [pc, #52]	@ (800115c <faultBlinker+0x5c>)
 8001126:	f001 ff33 	bl	8002f90 <HAL_GPIO_WritePin>
            o_faultIndicator = GPIO_PIN_SET;
 800112a:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <faultBlinker+0x58>)
 800112c:	2201      	movs	r2, #1
 800112e:	701a      	strb	r2, [r3, #0]
 8001130:	e008      	b.n	8001144 <faultBlinker+0x44>
        } else {
            // Turns off the Fault Light
            HAL_GPIO_WritePin(faultIndicatorPort, faultIndicator, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001138:	4808      	ldr	r0, [pc, #32]	@ (800115c <faultBlinker+0x5c>)
 800113a:	f001 ff29 	bl	8002f90 <HAL_GPIO_WritePin>
            o_faultIndicator = GPIO_PIN_RESET;
 800113e:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <faultBlinker+0x58>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
        }

        extraTime = currentTime;
 8001144:	4b02      	ldr	r3, [pc, #8]	@ (8001150 <faultBlinker+0x50>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a02      	ldr	r2, [pc, #8]	@ (8001154 <faultBlinker+0x54>)
 800114a:	6013      	str	r3, [r2, #0]
    }


  /* USER CODE END 3 */
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000284 	.word	0x20000284
 8001154:	20000288 	.word	0x20000288
 8001158:	20000297 	.word	0x20000297
 800115c:	40020800 	.word	0x40020800

08001160 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b094      	sub	sp, #80	@ 0x50
 8001164:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001166:	f107 0320 	add.w	r3, r7, #32
 800116a:	2230      	movs	r2, #48	@ 0x30
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f007 ff70 	bl	8009054 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001174:	f107 030c 	add.w	r3, r7, #12
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001184:	2300      	movs	r3, #0
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	4b28      	ldr	r3, [pc, #160]	@ (800122c <SystemClock_Config+0xcc>)
 800118a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118c:	4a27      	ldr	r2, [pc, #156]	@ (800122c <SystemClock_Config+0xcc>)
 800118e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001192:	6413      	str	r3, [r2, #64]	@ 0x40
 8001194:	4b25      	ldr	r3, [pc, #148]	@ (800122c <SystemClock_Config+0xcc>)
 8001196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001198:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a0:	2300      	movs	r3, #0
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	4b22      	ldr	r3, [pc, #136]	@ (8001230 <SystemClock_Config+0xd0>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a21      	ldr	r2, [pc, #132]	@ (8001230 <SystemClock_Config+0xd0>)
 80011aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001230 <SystemClock_Config+0xd0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011bc:	2301      	movs	r3, #1
 80011be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011c6:	2302      	movs	r3, #2
 80011c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011d0:	2308      	movs	r3, #8
 80011d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011d4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011da:	2302      	movs	r3, #2
 80011dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011de:	2307      	movs	r3, #7
 80011e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e2:	f107 0320 	add.w	r3, r7, #32
 80011e6:	4618      	mov	r0, r3
 80011e8:	f003 f968 	bl	80044bc <HAL_RCC_OscConfig>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011f2:	f000 fb1b 	bl	800182c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f6:	230f      	movs	r3, #15
 80011f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011fa:	2302      	movs	r3, #2
 80011fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001202:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001206:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001208:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800120c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	2105      	movs	r1, #5
 8001214:	4618      	mov	r0, r3
 8001216:	f003 fbc9 	bl	80049ac <HAL_RCC_ClockConfig>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001220:	f000 fb04 	bl	800182c <Error_Handler>
  }
}
 8001224:	bf00      	nop
 8001226:	3750      	adds	r7, #80	@ 0x50
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40023800 	.word	0x40023800
 8001230:	40007000 	.word	0x40007000

08001234 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123a:	463b      	mov	r3, r7
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001246:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001248:	4a21      	ldr	r2, [pc, #132]	@ (80012d0 <MX_ADC1_Init+0x9c>)
 800124a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800124c:	4b1f      	ldr	r3, [pc, #124]	@ (80012cc <MX_ADC1_Init+0x98>)
 800124e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001252:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001254:	4b1d      	ldr	r3, [pc, #116]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800125a:	4b1c      	ldr	r3, [pc, #112]	@ (80012cc <MX_ADC1_Init+0x98>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001260:	4b1a      	ldr	r3, [pc, #104]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001262:	2201      	movs	r2, #1
 8001264:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001266:	4b19      	ldr	r3, [pc, #100]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001268:	2200      	movs	r2, #0
 800126a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800126e:	4b17      	ldr	r3, [pc, #92]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001270:	2200      	movs	r2, #0
 8001272:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001274:	4b15      	ldr	r3, [pc, #84]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001276:	4a17      	ldr	r2, [pc, #92]	@ (80012d4 <MX_ADC1_Init+0xa0>)
 8001278:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800127a:	4b14      	ldr	r3, [pc, #80]	@ (80012cc <MX_ADC1_Init+0x98>)
 800127c:	2200      	movs	r2, #0
 800127e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001280:	4b12      	ldr	r3, [pc, #72]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001282:	2201      	movs	r2, #1
 8001284:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001286:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001288:	2200      	movs	r2, #0
 800128a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800128e:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001290:	2201      	movs	r2, #1
 8001292:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001294:	480d      	ldr	r0, [pc, #52]	@ (80012cc <MX_ADC1_Init+0x98>)
 8001296:	f000 fd6b 	bl	8001d70 <HAL_ADC_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012a0:	f000 fac4 	bl	800182c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012a4:	2301      	movs	r3, #1
 80012a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012a8:	2301      	movs	r3, #1
 80012aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80012ac:	2301      	movs	r3, #1
 80012ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b0:	463b      	mov	r3, r7
 80012b2:	4619      	mov	r1, r3
 80012b4:	4805      	ldr	r0, [pc, #20]	@ (80012cc <MX_ADC1_Init+0x98>)
 80012b6:	f000 fe7f 	bl	8001fb8 <HAL_ADC_ConfigChannel>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80012c0:	f000 fab4 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000168 	.word	0x20000168
 80012d0:	40012000 	.word	0x40012000
 80012d4:	0f000001 	.word	0x0f000001

080012d8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012de:	463b      	mov	r3, r7
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80012ea:	4b21      	ldr	r3, [pc, #132]	@ (8001370 <MX_ADC2_Init+0x98>)
 80012ec:	4a21      	ldr	r2, [pc, #132]	@ (8001374 <MX_ADC2_Init+0x9c>)
 80012ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001370 <MX_ADC2_Init+0x98>)
 80012f2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012f6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80012f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001370 <MX_ADC2_Init+0x98>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80012fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001370 <MX_ADC2_Init+0x98>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001304:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MX_ADC2_Init+0x98>)
 8001306:	2201      	movs	r2, #1
 8001308:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800130a:	4b19      	ldr	r3, [pc, #100]	@ (8001370 <MX_ADC2_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001312:	4b17      	ldr	r3, [pc, #92]	@ (8001370 <MX_ADC2_Init+0x98>)
 8001314:	2200      	movs	r2, #0
 8001316:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001318:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <MX_ADC2_Init+0x98>)
 800131a:	4a17      	ldr	r2, [pc, #92]	@ (8001378 <MX_ADC2_Init+0xa0>)
 800131c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800131e:	4b14      	ldr	r3, [pc, #80]	@ (8001370 <MX_ADC2_Init+0x98>)
 8001320:	2200      	movs	r2, #0
 8001322:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <MX_ADC2_Init+0x98>)
 8001326:	2201      	movs	r2, #1
 8001328:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800132a:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <MX_ADC2_Init+0x98>)
 800132c:	2200      	movs	r2, #0
 800132e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <MX_ADC2_Init+0x98>)
 8001334:	2201      	movs	r2, #1
 8001336:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001338:	480d      	ldr	r0, [pc, #52]	@ (8001370 <MX_ADC2_Init+0x98>)
 800133a:	f000 fd19 	bl	8001d70 <HAL_ADC_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001344:	f000 fa72 	bl	800182c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001348:	2302      	movs	r3, #2
 800134a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800134c:	2301      	movs	r3, #1
 800134e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001350:	2300      	movs	r3, #0
 8001352:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001354:	463b      	mov	r3, r7
 8001356:	4619      	mov	r1, r3
 8001358:	4805      	ldr	r0, [pc, #20]	@ (8001370 <MX_ADC2_Init+0x98>)
 800135a:	f000 fe2d 	bl	8001fb8 <HAL_ADC_ConfigChannel>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001364:	f000 fa62 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001368:	bf00      	nop
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200001b0 	.word	0x200001b0
 8001374:	40012100 	.word	0x40012100
 8001378:	0f000001 	.word	0x0f000001

0800137c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001382:	463b      	mov	r3, r7
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]
 800138c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800138e:	4b21      	ldr	r3, [pc, #132]	@ (8001414 <MX_ADC3_Init+0x98>)
 8001390:	4a21      	ldr	r2, [pc, #132]	@ (8001418 <MX_ADC3_Init+0x9c>)
 8001392:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001394:	4b1f      	ldr	r3, [pc, #124]	@ (8001414 <MX_ADC3_Init+0x98>)
 8001396:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800139a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800139c:	4b1d      	ldr	r3, [pc, #116]	@ (8001414 <MX_ADC3_Init+0x98>)
 800139e:	2200      	movs	r2, #0
 80013a0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80013a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80013a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80013ae:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013b6:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013bc:	4b15      	ldr	r3, [pc, #84]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013be:	4a17      	ldr	r2, [pc, #92]	@ (800141c <MX_ADC3_Init+0xa0>)
 80013c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013c2:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80013ce:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013d8:	2201      	movs	r2, #1
 80013da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80013dc:	480d      	ldr	r0, [pc, #52]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013de:	f000 fcc7 	bl	8001d70 <HAL_ADC_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80013e8:	f000 fa20 	bl	800182c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80013ec:	230c      	movs	r3, #12
 80013ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013f0:	2301      	movs	r3, #1
 80013f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013f8:	463b      	mov	r3, r7
 80013fa:	4619      	mov	r1, r3
 80013fc:	4805      	ldr	r0, [pc, #20]	@ (8001414 <MX_ADC3_Init+0x98>)
 80013fe:	f000 fddb 	bl	8001fb8 <HAL_ADC_ConfigChannel>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001408:	f000 fa10 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800140c:	bf00      	nop
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	200001f8 	.word	0x200001f8
 8001418:	40012200 	.word	0x40012200
 800141c:	0f000001 	.word	0x0f000001

08001420 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001424:	4b34      	ldr	r3, [pc, #208]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 8001426:	4a35      	ldr	r2, [pc, #212]	@ (80014fc <MX_CAN1_Init+0xdc>)
 8001428:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800142a:	4b33      	ldr	r3, [pc, #204]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 800142c:	2210      	movs	r2, #16
 800142e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001430:	4b31      	ldr	r3, [pc, #196]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001436:	4b30      	ldr	r3, [pc, #192]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 8001438:	2200      	movs	r2, #0
 800143a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800143c:	4b2e      	ldr	r3, [pc, #184]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001442:	4b2d      	ldr	r3, [pc, #180]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 8001444:	2200      	movs	r2, #0
 8001446:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001448:	4b2b      	ldr	r3, [pc, #172]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 800144a:	2200      	movs	r2, #0
 800144c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800144e:	4b2a      	ldr	r3, [pc, #168]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 8001450:	2200      	movs	r2, #0
 8001452:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001454:	4b28      	ldr	r3, [pc, #160]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 8001456:	2200      	movs	r2, #0
 8001458:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800145a:	4b27      	ldr	r3, [pc, #156]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 800145c:	2200      	movs	r2, #0
 800145e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001460:	4b25      	ldr	r3, [pc, #148]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 8001462:	2200      	movs	r2, #0
 8001464:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001466:	4b24      	ldr	r3, [pc, #144]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 8001468:	2200      	movs	r2, #0
 800146a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800146c:	4822      	ldr	r0, [pc, #136]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 800146e:	f000 ffc1 	bl	80023f4 <HAL_CAN_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001478:	f000 f9d8 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  //Sets Up the First part of the CAN FRAME
  TxHeader.IDE = CAN_ID_STD;
 800147c:	4b20      	ldr	r3, [pc, #128]	@ (8001500 <MX_CAN1_Init+0xe0>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  TxHeader.StdId = 0x420;
 8001482:	4b1f      	ldr	r3, [pc, #124]	@ (8001500 <MX_CAN1_Init+0xe0>)
 8001484:	f44f 6284 	mov.w	r2, #1056	@ 0x420
 8001488:	601a      	str	r2, [r3, #0]
  TxHeader.RTR = CAN_RTR_DATA;
 800148a:	4b1d      	ldr	r3, [pc, #116]	@ (8001500 <MX_CAN1_Init+0xe0>)
 800148c:	2200      	movs	r2, #0
 800148e:	60da      	str	r2, [r3, #12]
  TxHeader.DLC = 8;
 8001490:	4b1b      	ldr	r3, [pc, #108]	@ (8001500 <MX_CAN1_Init+0xe0>)
 8001492:	2208      	movs	r2, #8
 8001494:	611a      	str	r2, [r3, #16]

  Filter.FilterActivation = CAN_FILTER_ENABLE;
 8001496:	4b1b      	ldr	r3, [pc, #108]	@ (8001504 <MX_CAN1_Init+0xe4>)
 8001498:	2201      	movs	r2, #1
 800149a:	621a      	str	r2, [r3, #32]
  Filter.FilterBank = 0;
 800149c:	4b19      	ldr	r3, [pc, #100]	@ (8001504 <MX_CAN1_Init+0xe4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	615a      	str	r2, [r3, #20]
  Filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80014a2:	4b18      	ldr	r3, [pc, #96]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	611a      	str	r2, [r3, #16]
  Filter.FilterIdHigh = 0x0000;
 80014a8:	4b16      	ldr	r3, [pc, #88]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
  Filter.FilterIdLow = 0x0000;
 80014ae:	4b15      	ldr	r3, [pc, #84]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	605a      	str	r2, [r3, #4]
  Filter.FilterMaskIdHigh = 0x0000;
 80014b4:	4b13      	ldr	r3, [pc, #76]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  Filter.FilterMaskIdLow = 0x0000;
 80014ba:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014bc:	2200      	movs	r2, #0
 80014be:	60da      	str	r2, [r3, #12]
  Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 80014c0:	4b10      	ldr	r3, [pc, #64]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	619a      	str	r2, [r3, #24]
  Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80014c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	61da      	str	r2, [r3, #28]
  Filter.SlaveStartFilterBank = 14;
 80014cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014ce:	220e      	movs	r2, #14
 80014d0:	625a      	str	r2, [r3, #36]	@ 0x24

  if (HAL_CAN_ConfigFilter(&hcan1, &Filter) != HAL_OK){
 80014d2:	490c      	ldr	r1, [pc, #48]	@ (8001504 <MX_CAN1_Init+0xe4>)
 80014d4:	4808      	ldr	r0, [pc, #32]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 80014d6:	f001 f889 	bl	80025ec <HAL_CAN_ConfigFilter>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_CAN1_Init+0xc4>
	  Error_Handler();
 80014e0:	f000 f9a4 	bl	800182c <Error_Handler>
  }
  if(HAL_CAN_Start(&hcan1)!= HAL_OK){
 80014e4:	4804      	ldr	r0, [pc, #16]	@ (80014f8 <MX_CAN1_Init+0xd8>)
 80014e6:	f001 f961 	bl	80027ac <HAL_CAN_Start>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_CAN1_Init+0xd4>
	  Error_Handler();
 80014f0:	f000 f99c 	bl	800182c <Error_Handler>
  }
  /* USER CODE END CAN1_Init 2 */

}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000240 	.word	0x20000240
 80014fc:	40006400 	.word	0x40006400
 8001500:	200002cc 	.word	0x200002cc
 8001504:	200002a4 	.word	0x200002a4

08001508 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800150e:	463b      	mov	r3, r7
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001516:	4b14      	ldr	r3, [pc, #80]	@ (8001568 <MX_DAC_Init+0x60>)
 8001518:	4a14      	ldr	r2, [pc, #80]	@ (800156c <MX_DAC_Init+0x64>)
 800151a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800151c:	4812      	ldr	r0, [pc, #72]	@ (8001568 <MX_DAC_Init+0x60>)
 800151e:	f001 fa9a 	bl	8002a56 <HAL_DAC_Init>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001528:	f000 f980 	bl	800182c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800152c:	2300      	movs	r3, #0
 800152e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	2200      	movs	r2, #0
 8001538:	4619      	mov	r1, r3
 800153a:	480b      	ldr	r0, [pc, #44]	@ (8001568 <MX_DAC_Init+0x60>)
 800153c:	f001 fb24 	bl	8002b88 <HAL_DAC_ConfigChannel>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001546:	f000 f971 	bl	800182c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800154a:	463b      	mov	r3, r7
 800154c:	2210      	movs	r2, #16
 800154e:	4619      	mov	r1, r3
 8001550:	4805      	ldr	r0, [pc, #20]	@ (8001568 <MX_DAC_Init+0x60>)
 8001552:	f001 fb19 	bl	8002b88 <HAL_DAC_ConfigChannel>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 800155c:	f000 f966 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000268 	.word	0x20000268
 800156c:	40007400 	.word	0x40007400

08001570 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08c      	sub	sp, #48	@ 0x30
 8001574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001576:	f107 031c 	add.w	r3, r7, #28
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	61bb      	str	r3, [r7, #24]
 800158a:	4ba2      	ldr	r3, [pc, #648]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	4aa1      	ldr	r2, [pc, #644]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 8001590:	f043 0310 	orr.w	r3, r3, #16
 8001594:	6313      	str	r3, [r2, #48]	@ 0x30
 8001596:	4b9f      	ldr	r3, [pc, #636]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	f003 0310 	and.w	r3, r3, #16
 800159e:	61bb      	str	r3, [r7, #24]
 80015a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	617b      	str	r3, [r7, #20]
 80015a6:	4b9b      	ldr	r3, [pc, #620]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a9a      	ldr	r2, [pc, #616]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015ac:	f043 0304 	orr.w	r3, r3, #4
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b98      	ldr	r3, [pc, #608]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f003 0304 	and.w	r3, r3, #4
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]
 80015c2:	4b94      	ldr	r3, [pc, #592]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a93      	ldr	r2, [pc, #588]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b91      	ldr	r3, [pc, #580]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	4b8d      	ldr	r3, [pc, #564]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	4a8c      	ldr	r2, [pc, #560]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ea:	4b8a      	ldr	r3, [pc, #552]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	4b86      	ldr	r3, [pc, #536]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a85      	ldr	r2, [pc, #532]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 8001600:	f043 0302 	orr.w	r3, r3, #2
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b83      	ldr	r3, [pc, #524]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	4b7f      	ldr	r3, [pc, #508]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a7e      	ldr	r2, [pc, #504]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 800161c:	f043 0308 	orr.w	r3, r3, #8
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b7c      	ldr	r3, [pc, #496]	@ (8001814 <MX_GPIO_Init+0x2a4>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0308 	and.w	r3, r3, #8
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|auxDCDCDisable_Pin|hvDCDCEnable_Pin|preChargeRelay_Pin
 800162e:	2200      	movs	r2, #0
 8001630:	f641 1188 	movw	r1, #6536	@ 0x1988
 8001634:	4878      	ldr	r0, [pc, #480]	@ (8001818 <MX_GPIO_Init+0x2a8>)
 8001636:	f001 fcab 	bl	8002f90 <HAL_GPIO_WritePin>
                          |hvContactor_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800163a:	2201      	movs	r2, #1
 800163c:	2101      	movs	r1, #1
 800163e:	4877      	ldr	r0, [pc, #476]	@ (800181c <MX_GPIO_Init+0x2ac>)
 8001640:	f001 fca6 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(hvContactorB15_GPIO_Port, hvContactorB15_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800164a:	4875      	ldr	r0, [pc, #468]	@ (8001820 <MX_GPIO_Init+0x2b0>)
 800164c:	f001 fca0 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD6_Pin|spareOutput2_Pin
 8001650:	2200      	movs	r2, #0
 8001652:	f24b 0199 	movw	r1, #45209	@ 0xb099
 8001656:	4873      	ldr	r0, [pc, #460]	@ (8001824 <MX_GPIO_Init+0x2b4>)
 8001658:	f001 fc9a 	bl	8002f90 <HAL_GPIO_WritePin>
                          |faultIndicatorD3_Pin|chargeIndicator_Pin|NA2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(faultIndicator_GPIO_Port, faultIndicator_Pin, GPIO_PIN_RESET);
 800165c:	2200      	movs	r2, #0
 800165e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001662:	486e      	ldr	r0, [pc, #440]	@ (800181c <MX_GPIO_Init+0x2ac>)
 8001664:	f001 fc94 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(spareOutput3_GPIO_Port, spareOutput3_Pin, GPIO_PIN_SET);
 8001668:	2201      	movs	r2, #1
 800166a:	2140      	movs	r1, #64	@ 0x40
 800166c:	486d      	ldr	r0, [pc, #436]	@ (8001824 <MX_GPIO_Init+0x2b4>)
 800166e:	f001 fc8f 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_I2C_SPI_Pin auxDCDCDisable_Pin hvDCDCEnable_Pin preChargeRelay_Pin
                           hvContactor_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|auxDCDCDisable_Pin|hvDCDCEnable_Pin|preChargeRelay_Pin
 8001672:	f641 1388 	movw	r3, #6536	@ 0x1988
 8001676:	61fb      	str	r3, [r7, #28]
                          |hvContactor_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001684:	f107 031c 	add.w	r3, r7, #28
 8001688:	4619      	mov	r1, r3
 800168a:	4863      	ldr	r0, [pc, #396]	@ (8001818 <MX_GPIO_Init+0x2a8>)
 800168c:	f001 facc 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin faultIndicator_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|faultIndicator_Pin;
 8001690:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001696:	2301      	movs	r3, #1
 8001698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a2:	f107 031c 	add.w	r3, r7, #28
 80016a6:	4619      	mov	r1, r3
 80016a8:	485c      	ldr	r0, [pc, #368]	@ (800181c <MX_GPIO_Init+0x2ac>)
 80016aa:	f001 fabd 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80016ae:	2308      	movs	r3, #8
 80016b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b2:	2302      	movs	r3, #2
 80016b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2300      	movs	r3, #0
 80016bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016be:	2305      	movs	r3, #5
 80016c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80016c2:	f107 031c 	add.w	r3, r7, #28
 80016c6:	4619      	mov	r1, r3
 80016c8:	4854      	ldr	r0, [pc, #336]	@ (800181c <MX_GPIO_Init+0x2ac>)
 80016ca:	f001 faad 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80016d2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80016d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f107 031c 	add.w	r3, r7, #28
 80016e0:	4619      	mov	r1, r3
 80016e2:	4851      	ldr	r0, [pc, #324]	@ (8001828 <MX_GPIO_Init+0x2b8>)
 80016e4:	f001 faa0 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_MISO_Pin */
  GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 80016e8:	2340      	movs	r3, #64	@ 0x40
 80016ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ec:	2302      	movs	r3, #2
 80016ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016f8:	2305      	movs	r3, #5
 80016fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 80016fc:	f107 031c 	add.w	r3, r7, #28
 8001700:	4619      	mov	r1, r3
 8001702:	4849      	ldr	r0, [pc, #292]	@ (8001828 <MX_GPIO_Init+0x2b8>)
 8001704:	f001 fa90 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001708:	2304      	movs	r3, #4
 800170a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800170c:	2300      	movs	r3, #0
 800170e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001714:	f107 031c 	add.w	r3, r7, #28
 8001718:	4619      	mov	r1, r3
 800171a:	4841      	ldr	r0, [pc, #260]	@ (8001820 <MX_GPIO_Init+0x2b0>)
 800171c:	f001 fa84 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : keyIGN_Pin keyACC_Pin chargeContactor_Pin disChargeEnable_Pin
                           chargeEnable_Pin */
  GPIO_InitStruct.Pin = keyIGN_Pin|keyACC_Pin|chargeContactor_Pin|disChargeEnable_Pin
 8001720:	f44f 4366 	mov.w	r3, #58880	@ 0xe600
 8001724:	61fb      	str	r3, [r7, #28]
                          |chargeEnable_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001726:	2300      	movs	r3, #0
 8001728:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800172e:	f107 031c 	add.w	r3, r7, #28
 8001732:	4619      	mov	r1, r3
 8001734:	4838      	ldr	r0, [pc, #224]	@ (8001818 <MX_GPIO_Init+0x2a8>)
 8001736:	f001 fa77 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800173a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800173e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001740:	2302      	movs	r3, #2
 8001742:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001748:	2300      	movs	r3, #0
 800174a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800174c:	2305      	movs	r3, #5
 800174e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001750:	f107 031c 	add.w	r3, r7, #28
 8001754:	4619      	mov	r1, r3
 8001756:	4832      	ldr	r0, [pc, #200]	@ (8001820 <MX_GPIO_Init+0x2b0>)
 8001758:	f001 fa66 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : hvContactorB15_Pin */
  GPIO_InitStruct.Pin = hvContactorB15_Pin;
 800175c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001760:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001762:	2301      	movs	r3, #1
 8001764:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176a:	2300      	movs	r3, #0
 800176c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(hvContactorB15_GPIO_Port, &GPIO_InitStruct);
 800176e:	f107 031c 	add.w	r3, r7, #28
 8001772:	4619      	mov	r1, r3
 8001774:	482a      	ldr	r0, [pc, #168]	@ (8001820 <MX_GPIO_Init+0x2b0>)
 8001776:	f001 fa57 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : spareInput2_Pin spareInput1_Pin spareInput3_Pin killSwitch_Pin
                           brakeSwitchInput_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = spareInput2_Pin|spareInput1_Pin|spareInput3_Pin|killSwitch_Pin
 800177a:	f240 7326 	movw	r3, #1830	@ 0x726
 800177e:	61fb      	str	r3, [r7, #28]
                          |brakeSwitchInput_Pin|OTG_FS_OverCurrent_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001788:	f107 031c 	add.w	r3, r7, #28
 800178c:	4619      	mov	r1, r3
 800178e:	4825      	ldr	r0, [pc, #148]	@ (8001824 <MX_GPIO_Init+0x2b4>)
 8001790:	f001 fa4a 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD6_Pin spareOutput2_Pin
                           faultIndicatorD3_Pin chargeIndicator_Pin NA2_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD6_Pin|spareOutput2_Pin
 8001794:	f24b 0399 	movw	r3, #45209	@ 0xb099
 8001798:	61fb      	str	r3, [r7, #28]
                          |faultIndicatorD3_Pin|chargeIndicator_Pin|NA2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179a:	2301      	movs	r3, #1
 800179c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a2:	2300      	movs	r3, #0
 80017a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	4619      	mov	r1, r3
 80017ac:	481d      	ldr	r0, [pc, #116]	@ (8001824 <MX_GPIO_Init+0x2b4>)
 80017ae:	f001 fa3b 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_SCK_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin;
 80017b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b8:	2302      	movs	r3, #2
 80017ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c0:	2300      	movs	r3, #0
 80017c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017c4:	2306      	movs	r3, #6
 80017c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_GPIO_Port, &GPIO_InitStruct);
 80017c8:	f107 031c 	add.w	r3, r7, #28
 80017cc:	4619      	mov	r1, r3
 80017ce:	4813      	ldr	r0, [pc, #76]	@ (800181c <MX_GPIO_Init+0x2ac>)
 80017d0:	f001 fa2a 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : spareOutput3_Pin */
  GPIO_InitStruct.Pin = spareOutput3_Pin;
 80017d4:	2340      	movs	r3, #64	@ 0x40
 80017d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d8:	2301      	movs	r3, #1
 80017da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80017dc:	2302      	movs	r3, #2
 80017de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e0:	2302      	movs	r3, #2
 80017e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(spareOutput3_GPIO_Port, &GPIO_InitStruct);
 80017e4:	f107 031c 	add.w	r3, r7, #28
 80017e8:	4619      	mov	r1, r3
 80017ea:	480e      	ldr	r0, [pc, #56]	@ (8001824 <MX_GPIO_Init+0x2b4>)
 80017ec:	f001 fa1c 	bl	8002c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80017f0:	2302      	movs	r3, #2
 80017f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80017f4:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80017f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80017fe:	f107 031c 	add.w	r3, r7, #28
 8001802:	4619      	mov	r1, r3
 8001804:	4804      	ldr	r0, [pc, #16]	@ (8001818 <MX_GPIO_Init+0x2a8>)
 8001806:	f001 fa0f 	bl	8002c28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800180a:	bf00      	nop
 800180c:	3730      	adds	r7, #48	@ 0x30
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40023800 	.word	0x40023800
 8001818:	40021000 	.word	0x40021000
 800181c:	40020800 	.word	0x40020800
 8001820:	40020400 	.word	0x40020400
 8001824:	40020c00 	.word	0x40020c00
 8001828:	40020000 	.word	0x40020000

0800182c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001830:	b672      	cpsid	i
}
 8001832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <Error_Handler+0x8>

08001838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <HAL_MspInit+0x4c>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001846:	4a0f      	ldr	r2, [pc, #60]	@ (8001884 <HAL_MspInit+0x4c>)
 8001848:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800184c:	6453      	str	r3, [r2, #68]	@ 0x44
 800184e:	4b0d      	ldr	r3, [pc, #52]	@ (8001884 <HAL_MspInit+0x4c>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <HAL_MspInit+0x4c>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	4a08      	ldr	r2, [pc, #32]	@ (8001884 <HAL_MspInit+0x4c>)
 8001864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
 800186a:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <HAL_MspInit+0x4c>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001872:	603b      	str	r3, [r7, #0]
 8001874:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001876:	2007      	movs	r0, #7
 8001878:	f001 f8ac 	bl	80029d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800187c:	bf00      	nop
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40023800 	.word	0x40023800

08001888 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08e      	sub	sp, #56	@ 0x38
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a45      	ldr	r2, [pc, #276]	@ (80019bc <HAL_ADC_MspInit+0x134>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d128      	bne.n	80018fc <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	623b      	str	r3, [r7, #32]
 80018ae:	4b44      	ldr	r3, [pc, #272]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 80018b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b2:	4a43      	ldr	r2, [pc, #268]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 80018b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ba:	4b41      	ldr	r3, [pc, #260]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 80018bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018c2:	623b      	str	r3, [r7, #32]
 80018c4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	61fb      	str	r3, [r7, #28]
 80018ca:	4b3d      	ldr	r3, [pc, #244]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a3c      	ldr	r2, [pc, #240]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b3a      	ldr	r3, [pc, #232]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	61fb      	str	r3, [r7, #28]
 80018e0:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = pedalADC_Pin;
 80018e2:	2302      	movs	r3, #2
 80018e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e6:	2303      	movs	r3, #3
 80018e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(pedalADC_GPIO_Port, &GPIO_InitStruct);
 80018ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018f2:	4619      	mov	r1, r3
 80018f4:	4833      	ldr	r0, [pc, #204]	@ (80019c4 <HAL_ADC_MspInit+0x13c>)
 80018f6:	f001 f997 	bl	8002c28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80018fa:	e05a      	b.n	80019b2 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a31      	ldr	r2, [pc, #196]	@ (80019c8 <HAL_ADC_MspInit+0x140>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d128      	bne.n	8001958 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	61bb      	str	r3, [r7, #24]
 800190a:	4b2d      	ldr	r3, [pc, #180]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190e:	4a2c      	ldr	r2, [pc, #176]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001910:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001914:	6453      	str	r3, [r2, #68]	@ 0x44
 8001916:	4b2a      	ldr	r3, [pc, #168]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800191e:	61bb      	str	r3, [r7, #24]
 8001920:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	617b      	str	r3, [r7, #20]
 8001926:	4b26      	ldr	r3, [pc, #152]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	4a25      	ldr	r2, [pc, #148]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 800192c:	f043 0301 	orr.w	r3, r3, #1
 8001930:	6313      	str	r3, [r2, #48]	@ 0x30
 8001932:	4b23      	ldr	r3, [pc, #140]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	617b      	str	r3, [r7, #20]
 800193c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = regenADC_Pin;
 800193e:	2304      	movs	r3, #4
 8001940:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001942:	2303      	movs	r3, #3
 8001944:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(regenADC_GPIO_Port, &GPIO_InitStruct);
 800194a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800194e:	4619      	mov	r1, r3
 8001950:	481c      	ldr	r0, [pc, #112]	@ (80019c4 <HAL_ADC_MspInit+0x13c>)
 8001952:	f001 f969 	bl	8002c28 <HAL_GPIO_Init>
}
 8001956:	e02c      	b.n	80019b2 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a1b      	ldr	r2, [pc, #108]	@ (80019cc <HAL_ADC_MspInit+0x144>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d127      	bne.n	80019b2 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b16      	ldr	r3, [pc, #88]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196a:	4a15      	ldr	r2, [pc, #84]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 800196c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001970:	6453      	str	r3, [r2, #68]	@ 0x44
 8001972:	4b13      	ldr	r3, [pc, #76]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	4a0e      	ldr	r2, [pc, #56]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001988:	f043 0304 	orr.w	r3, r3, #4
 800198c:	6313      	str	r3, [r2, #48]	@ 0x30
 800198e:	4b0c      	ldr	r3, [pc, #48]	@ (80019c0 <HAL_ADC_MspInit+0x138>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = auxVoltageIN_Pin;
 800199a:	2304      	movs	r3, #4
 800199c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199e:	2303      	movs	r3, #3
 80019a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(auxVoltageIN_GPIO_Port, &GPIO_InitStruct);
 80019a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019aa:	4619      	mov	r1, r3
 80019ac:	4808      	ldr	r0, [pc, #32]	@ (80019d0 <HAL_ADC_MspInit+0x148>)
 80019ae:	f001 f93b 	bl	8002c28 <HAL_GPIO_Init>
}
 80019b2:	bf00      	nop
 80019b4:	3738      	adds	r7, #56	@ 0x38
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40012000 	.word	0x40012000
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40020000 	.word	0x40020000
 80019c8:	40012100 	.word	0x40012100
 80019cc:	40012200 	.word	0x40012200
 80019d0:	40020800 	.word	0x40020800

080019d4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	@ 0x28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a19      	ldr	r2, [pc, #100]	@ (8001a58 <HAL_CAN_MspInit+0x84>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d12c      	bne.n	8001a50 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	4b18      	ldr	r3, [pc, #96]	@ (8001a5c <HAL_CAN_MspInit+0x88>)
 80019fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fe:	4a17      	ldr	r2, [pc, #92]	@ (8001a5c <HAL_CAN_MspInit+0x88>)
 8001a00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a06:	4b15      	ldr	r3, [pc, #84]	@ (8001a5c <HAL_CAN_MspInit+0x88>)
 8001a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <HAL_CAN_MspInit+0x88>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4a10      	ldr	r2, [pc, #64]	@ (8001a5c <HAL_CAN_MspInit+0x88>)
 8001a1c:	f043 0302 	orr.w	r3, r3, #2
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <HAL_CAN_MspInit+0x88>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = canRX_Pin|canTX_Pin;
 8001a2e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a34:	2302      	movs	r3, #2
 8001a36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001a40:	2309      	movs	r3, #9
 8001a42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <HAL_CAN_MspInit+0x8c>)
 8001a4c:	f001 f8ec 	bl	8002c28 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001a50:	bf00      	nop
 8001a52:	3728      	adds	r7, #40	@ 0x28
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40006400 	.word	0x40006400
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40020400 	.word	0x40020400

08001a64 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b08a      	sub	sp, #40	@ 0x28
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a17      	ldr	r2, [pc, #92]	@ (8001ae0 <HAL_DAC_MspInit+0x7c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d127      	bne.n	8001ad6 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	4b16      	ldr	r3, [pc, #88]	@ (8001ae4 <HAL_DAC_MspInit+0x80>)
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8e:	4a15      	ldr	r2, [pc, #84]	@ (8001ae4 <HAL_DAC_MspInit+0x80>)
 8001a90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a96:	4b13      	ldr	r3, [pc, #76]	@ (8001ae4 <HAL_DAC_MspInit+0x80>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae4 <HAL_DAC_MspInit+0x80>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8001ae4 <HAL_DAC_MspInit+0x80>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae4 <HAL_DAC_MspInit+0x80>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = pedalDAC_Pin|regenDAC_Pin;
 8001abe:	2330      	movs	r3, #48	@ 0x30
 8001ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aca:	f107 0314 	add.w	r3, r7, #20
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4805      	ldr	r0, [pc, #20]	@ (8001ae8 <HAL_DAC_MspInit+0x84>)
 8001ad2:	f001 f8a9 	bl	8002c28 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001ad6:	bf00      	nop
 8001ad8:	3728      	adds	r7, #40	@ 0x28
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40007400 	.word	0x40007400
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	40020000 	.word	0x40020000

08001aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af0:	bf00      	nop
 8001af2:	e7fd      	b.n	8001af0 <NMI_Handler+0x4>

08001af4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <HardFault_Handler+0x4>

08001afc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <MemManage_Handler+0x4>

08001b04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <BusFault_Handler+0x4>

08001b0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <UsageFault_Handler+0x4>

08001b14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b42:	f000 f8d1 	bl	8001ce8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
	...

08001b4c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001b50:	4802      	ldr	r0, [pc, #8]	@ (8001b5c <OTG_FS_IRQHandler+0x10>)
 8001b52:	f001 fb86 	bl	8003262 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200017cc 	.word	0x200017cc

08001b60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b68:	4a14      	ldr	r2, [pc, #80]	@ (8001bbc <_sbrk+0x5c>)
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <_sbrk+0x60>)
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <_sbrk+0x64>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d102      	bne.n	8001b82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b7c:	4b11      	ldr	r3, [pc, #68]	@ (8001bc4 <_sbrk+0x64>)
 8001b7e:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <_sbrk+0x68>)
 8001b80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d207      	bcs.n	8001ba0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b90:	f007 fa68 	bl	8009064 <__errno>
 8001b94:	4603      	mov	r3, r0
 8001b96:	220c      	movs	r2, #12
 8001b98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	e009      	b.n	8001bb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba0:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <_sbrk+0x64>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ba6:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <_sbrk+0x64>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <_sbrk+0x64>)
 8001bb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20020000 	.word	0x20020000
 8001bc0:	00000400 	.word	0x00000400
 8001bc4:	200002e4 	.word	0x200002e4
 8001bc8:	20002040 	.word	0x20002040

08001bcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bd0:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <SystemInit+0x20>)
 8001bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bd6:	4a05      	ldr	r2, [pc, #20]	@ (8001bec <SystemInit+0x20>)
 8001bd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001bf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bf4:	480d      	ldr	r0, [pc, #52]	@ (8001c2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001bf6:	490e      	ldr	r1, [pc, #56]	@ (8001c30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8001c34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bfc:	e002      	b.n	8001c04 <LoopCopyDataInit>

08001bfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c02:	3304      	adds	r3, #4

08001c04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c08:	d3f9      	bcc.n	8001bfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c0a:	4a0b      	ldr	r2, [pc, #44]	@ (8001c38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c0c:	4c0b      	ldr	r4, [pc, #44]	@ (8001c3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c10:	e001      	b.n	8001c16 <LoopFillZerobss>

08001c12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c14:	3204      	adds	r2, #4

08001c16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c18:	d3fb      	bcc.n	8001c12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c1a:	f7ff ffd7 	bl	8001bcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c1e:	f007 fa27 	bl	8009070 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c22:	f7fe fca5 	bl	8000570 <main>
  bx  lr    
 8001c26:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c30:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001c34:	08009aac 	.word	0x08009aac
  ldr r2, =_sbss
 8001c38:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001c3c:	20002040 	.word	0x20002040

08001c40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c40:	e7fe      	b.n	8001c40 <ADC_IRQHandler>
	...

08001c44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c48:	4b0e      	ldr	r3, [pc, #56]	@ (8001c84 <HAL_Init+0x40>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <HAL_Init+0x40>)
 8001c4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c54:	4b0b      	ldr	r3, [pc, #44]	@ (8001c84 <HAL_Init+0x40>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <HAL_Init+0x40>)
 8001c5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c60:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a07      	ldr	r2, [pc, #28]	@ (8001c84 <HAL_Init+0x40>)
 8001c66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c6c:	2003      	movs	r0, #3
 8001c6e:	f000 feb1 	bl	80029d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c72:	2000      	movs	r0, #0
 8001c74:	f000 f808 	bl	8001c88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c78:	f7ff fdde 	bl	8001838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40023c00 	.word	0x40023c00

08001c88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c90:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <HAL_InitTick+0x54>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	4b12      	ldr	r3, [pc, #72]	@ (8001ce0 <HAL_InitTick+0x58>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f000 fec9 	bl	8002a3e <HAL_SYSTICK_Config>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e00e      	b.n	8001cd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2b0f      	cmp	r3, #15
 8001cba:	d80a      	bhi.n	8001cd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc4:	f000 fe91 	bl	80029ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cc8:	4a06      	ldr	r2, [pc, #24]	@ (8001ce4 <HAL_InitTick+0x5c>)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	e000      	b.n	8001cd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000000 	.word	0x20000000
 8001ce0:	20000008 	.word	0x20000008
 8001ce4:	20000004 	.word	0x20000004

08001ce8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <HAL_IncTick+0x20>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <HAL_IncTick+0x24>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	4a04      	ldr	r2, [pc, #16]	@ (8001d0c <HAL_IncTick+0x24>)
 8001cfa:	6013      	str	r3, [r2, #0]
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	20000008 	.word	0x20000008
 8001d0c:	200002e8 	.word	0x200002e8

08001d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return uwTick;
 8001d14:	4b03      	ldr	r3, [pc, #12]	@ (8001d24 <HAL_GetTick+0x14>)
 8001d16:	681b      	ldr	r3, [r3, #0]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	200002e8 	.word	0x200002e8

08001d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d30:	f7ff ffee 	bl	8001d10 <HAL_GetTick>
 8001d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d005      	beq.n	8001d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d42:	4b0a      	ldr	r3, [pc, #40]	@ (8001d6c <HAL_Delay+0x44>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d4e:	bf00      	nop
 8001d50:	f7ff ffde 	bl	8001d10 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d8f7      	bhi.n	8001d50 <HAL_Delay+0x28>
  {
  }
}
 8001d60:	bf00      	nop
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000008 	.word	0x20000008

08001d70 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e033      	b.n	8001dee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d109      	bne.n	8001da2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff fd7a 	bl	8001888 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	f003 0310 	and.w	r3, r3, #16
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d118      	bne.n	8001de0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001db6:	f023 0302 	bic.w	r3, r3, #2
 8001dba:	f043 0202 	orr.w	r2, r3, #2
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 fa1a 	bl	80021fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	f023 0303 	bic.w	r3, r3, #3
 8001dd6:	f043 0201 	orr.w	r2, r3, #1
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dde:	e001      	b.n	8001de4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
	...

08001df8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_ADC_Start+0x1a>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e0b2      	b.n	8001f78 <HAL_ADC_Start+0x180>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d018      	beq.n	8001e5a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f042 0201 	orr.w	r2, r2, #1
 8001e36:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e38:	4b52      	ldr	r3, [pc, #328]	@ (8001f84 <HAL_ADC_Start+0x18c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a52      	ldr	r2, [pc, #328]	@ (8001f88 <HAL_ADC_Start+0x190>)
 8001e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e42:	0c9a      	lsrs	r2, r3, #18
 8001e44:	4613      	mov	r3, r2
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	4413      	add	r3, r2
 8001e4a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e4c:	e002      	b.n	8001e54 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	3b01      	subs	r3, #1
 8001e52:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f9      	bne.n	8001e4e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d17a      	bne.n	8001f5e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e70:	f023 0301 	bic.w	r3, r3, #1
 8001e74:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d007      	beq.n	8001e9a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e92:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ea6:	d106      	bne.n	8001eb6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eac:	f023 0206 	bic.w	r2, r3, #6
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001eb4:	e002      	b.n	8001ebc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	645a      	str	r2, [r3, #68]	@ 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ec4:	4b31      	ldr	r3, [pc, #196]	@ (8001f8c <HAL_ADC_Start+0x194>)
 8001ec6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001ed0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f003 031f 	and.w	r3, r3, #31
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d12a      	bne.n	8001f34 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a2b      	ldr	r2, [pc, #172]	@ (8001f90 <HAL_ADC_Start+0x198>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d015      	beq.n	8001f14 <HAL_ADC_Start+0x11c>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a29      	ldr	r2, [pc, #164]	@ (8001f94 <HAL_ADC_Start+0x19c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d105      	bne.n	8001efe <HAL_ADC_Start+0x106>
 8001ef2:	4b26      	ldr	r3, [pc, #152]	@ (8001f8c <HAL_ADC_Start+0x194>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f003 031f 	and.w	r3, r3, #31
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00a      	beq.n	8001f14 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a25      	ldr	r2, [pc, #148]	@ (8001f98 <HAL_ADC_Start+0x1a0>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d136      	bne.n	8001f76 <HAL_ADC_Start+0x17e>
 8001f08:	4b20      	ldr	r3, [pc, #128]	@ (8001f8c <HAL_ADC_Start+0x194>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f003 0310 	and.w	r3, r3, #16
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d130      	bne.n	8001f76 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d129      	bne.n	8001f76 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	e020      	b.n	8001f76 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a15      	ldr	r2, [pc, #84]	@ (8001f90 <HAL_ADC_Start+0x198>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d11b      	bne.n	8001f76 <HAL_ADC_Start+0x17e>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d114      	bne.n	8001f76 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	e00b      	b.n	8001f76 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f62:	f043 0210 	orr.w	r2, r3, #16
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6e:	f043 0201 	orr.w	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	20000000 	.word	0x20000000
 8001f88:	431bde83 	.word	0x431bde83
 8001f8c:	40012300 	.word	0x40012300
 8001f90:	40012000 	.word	0x40012000
 8001f94:	40012100 	.word	0x40012100
 8001f98:	40012200 	.word	0x40012200

08001f9c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
	...

08001fb8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d101      	bne.n	8001fd4 <HAL_ADC_ConfigChannel+0x1c>
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	e105      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x228>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b09      	cmp	r3, #9
 8001fe2:	d925      	bls.n	8002030 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68d9      	ldr	r1, [r3, #12]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	4413      	add	r3, r2
 8001ff8:	3b1e      	subs	r3, #30
 8001ffa:	2207      	movs	r2, #7
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43da      	mvns	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	400a      	ands	r2, r1
 8002008:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68d9      	ldr	r1, [r3, #12]
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	b29b      	uxth	r3, r3
 800201a:	4618      	mov	r0, r3
 800201c:	4603      	mov	r3, r0
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	4403      	add	r3, r0
 8002022:	3b1e      	subs	r3, #30
 8002024:	409a      	lsls	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	430a      	orrs	r2, r1
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	e022      	b.n	8002076 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6919      	ldr	r1, [r3, #16]
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	b29b      	uxth	r3, r3
 800203c:	461a      	mov	r2, r3
 800203e:	4613      	mov	r3, r2
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4413      	add	r3, r2
 8002044:	2207      	movs	r2, #7
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43da      	mvns	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	400a      	ands	r2, r1
 8002052:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6919      	ldr	r1, [r3, #16]
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	689a      	ldr	r2, [r3, #8]
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	b29b      	uxth	r3, r3
 8002064:	4618      	mov	r0, r3
 8002066:	4603      	mov	r3, r0
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	4403      	add	r3, r0
 800206c:	409a      	lsls	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b06      	cmp	r3, #6
 800207c:	d824      	bhi.n	80020c8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	4613      	mov	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	3b05      	subs	r3, #5
 8002090:	221f      	movs	r2, #31
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43da      	mvns	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	400a      	ands	r2, r1
 800209e:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	4618      	mov	r0, r3
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685a      	ldr	r2, [r3, #4]
 80020b2:	4613      	mov	r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	3b05      	subs	r3, #5
 80020ba:	fa00 f203 	lsl.w	r2, r0, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	430a      	orrs	r2, r1
 80020c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80020c6:	e04c      	b.n	8002162 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b0c      	cmp	r3, #12
 80020ce:	d824      	bhi.n	800211a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	4413      	add	r3, r2
 80020e0:	3b23      	subs	r3, #35	@ 0x23
 80020e2:	221f      	movs	r2, #31
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	43da      	mvns	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	400a      	ands	r2, r1
 80020f0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	4618      	mov	r0, r3
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685a      	ldr	r2, [r3, #4]
 8002104:	4613      	mov	r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	4413      	add	r3, r2
 800210a:	3b23      	subs	r3, #35	@ 0x23
 800210c:	fa00 f203 	lsl.w	r2, r0, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	430a      	orrs	r2, r1
 8002116:	631a      	str	r2, [r3, #48]	@ 0x30
 8002118:	e023      	b.n	8002162 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	4613      	mov	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	3b41      	subs	r3, #65	@ 0x41
 800212c:	221f      	movs	r2, #31
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43da      	mvns	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	400a      	ands	r2, r1
 800213a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	b29b      	uxth	r3, r3
 8002148:	4618      	mov	r0, r3
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	3b41      	subs	r3, #65	@ 0x41
 8002156:	fa00 f203 	lsl.w	r2, r0, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002162:	4b22      	ldr	r3, [pc, #136]	@ (80021ec <HAL_ADC_ConfigChannel+0x234>)
 8002164:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a21      	ldr	r2, [pc, #132]	@ (80021f0 <HAL_ADC_ConfigChannel+0x238>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d109      	bne.n	8002184 <HAL_ADC_ConfigChannel+0x1cc>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b12      	cmp	r3, #18
 8002176:	d105      	bne.n	8002184 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a19      	ldr	r2, [pc, #100]	@ (80021f0 <HAL_ADC_ConfigChannel+0x238>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d123      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x21e>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2b10      	cmp	r3, #16
 8002194:	d003      	beq.n	800219e <HAL_ADC_ConfigChannel+0x1e6>
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2b11      	cmp	r3, #17
 800219c:	d11b      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b10      	cmp	r3, #16
 80021b0:	d111      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021b2:	4b10      	ldr	r3, [pc, #64]	@ (80021f4 <HAL_ADC_ConfigChannel+0x23c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a10      	ldr	r2, [pc, #64]	@ (80021f8 <HAL_ADC_ConfigChannel+0x240>)
 80021b8:	fba2 2303 	umull	r2, r3, r2, r3
 80021bc:	0c9a      	lsrs	r2, r3, #18
 80021be:	4613      	mov	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4413      	add	r3, r2
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80021c8:	e002      	b.n	80021d0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f9      	bne.n	80021ca <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	40012300 	.word	0x40012300
 80021f0:	40012000 	.word	0x40012000
 80021f4:	20000000 	.word	0x20000000
 80021f8:	431bde83 	.word	0x431bde83

080021fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002204:	4b79      	ldr	r3, [pc, #484]	@ (80023ec <ADC_Init+0x1f0>)
 8002206:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	431a      	orrs	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002230:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6859      	ldr	r1, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	021a      	lsls	r2, r3, #8
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	430a      	orrs	r2, r1
 8002244:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002254:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6859      	ldr	r1, [r3, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	430a      	orrs	r2, r1
 8002266:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002276:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6899      	ldr	r1, [r3, #8]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228e:	4a58      	ldr	r2, [pc, #352]	@ (80023f0 <ADC_Init+0x1f4>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d022      	beq.n	80022da <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6899      	ldr	r1, [r3, #8]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6899      	ldr	r1, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	609a      	str	r2, [r3, #8]
 80022d8:	e00f      	b.n	80022fa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022f8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0202 	bic.w	r2, r2, #2
 8002308:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6899      	ldr	r1, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	7e1b      	ldrb	r3, [r3, #24]
 8002314:	005a      	lsls	r2, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d01b      	beq.n	8002360 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002336:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	685a      	ldr	r2, [r3, #4]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002346:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6859      	ldr	r1, [r3, #4]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002352:	3b01      	subs	r3, #1
 8002354:	035a      	lsls	r2, r3, #13
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	430a      	orrs	r2, r1
 800235c:	605a      	str	r2, [r3, #4]
 800235e:	e007      	b.n	8002370 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800236e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800237e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	3b01      	subs	r3, #1
 800238c:	051a      	lsls	r2, r3, #20
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80023a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6899      	ldr	r1, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80023b2:	025a      	lsls	r2, r3, #9
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	689a      	ldr	r2, [r3, #8]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6899      	ldr	r1, [r3, #8]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	029a      	lsls	r2, r3, #10
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	609a      	str	r2, [r3, #8]
}
 80023e0:	bf00      	nop
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	40012300 	.word	0x40012300
 80023f0:	0f000001 	.word	0x0f000001

080023f4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e0ed      	b.n	80025e2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 3020 	ldrb.w	r3, [r3, #32]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d102      	bne.n	8002418 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7ff fade 	bl	80019d4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0201 	orr.w	r2, r2, #1
 8002426:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002428:	f7ff fc72 	bl	8001d10 <HAL_GetTick>
 800242c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800242e:	e012      	b.n	8002456 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002430:	f7ff fc6e 	bl	8001d10 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b0a      	cmp	r3, #10
 800243c:	d90b      	bls.n	8002456 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002442:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2205      	movs	r2, #5
 800244e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e0c5      	b.n	80025e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d0e5      	beq.n	8002430 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 0202 	bic.w	r2, r2, #2
 8002472:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002474:	f7ff fc4c 	bl	8001d10 <HAL_GetTick>
 8002478:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800247a:	e012      	b.n	80024a2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800247c:	f7ff fc48 	bl	8001d10 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b0a      	cmp	r3, #10
 8002488:	d90b      	bls.n	80024a2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2205      	movs	r2, #5
 800249a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e09f      	b.n	80025e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1e5      	bne.n	800247c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	7e1b      	ldrb	r3, [r3, #24]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d108      	bne.n	80024ca <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	e007      	b.n	80024da <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	7e5b      	ldrb	r3, [r3, #25]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d108      	bne.n	80024f4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	e007      	b.n	8002504 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002502:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	7e9b      	ldrb	r3, [r3, #26]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d108      	bne.n	800251e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f042 0220 	orr.w	r2, r2, #32
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	e007      	b.n	800252e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 0220 	bic.w	r2, r2, #32
 800252c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	7edb      	ldrb	r3, [r3, #27]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d108      	bne.n	8002548 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 0210 	bic.w	r2, r2, #16
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	e007      	b.n	8002558 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f042 0210 	orr.w	r2, r2, #16
 8002556:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	7f1b      	ldrb	r3, [r3, #28]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d108      	bne.n	8002572 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f042 0208 	orr.w	r2, r2, #8
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	e007      	b.n	8002582 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0208 	bic.w	r2, r2, #8
 8002580:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	7f5b      	ldrb	r3, [r3, #29]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d108      	bne.n	800259c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f042 0204 	orr.w	r2, r2, #4
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	e007      	b.n	80025ac <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 0204 	bic.w	r2, r2, #4
 80025aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	431a      	orrs	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	ea42 0103 	orr.w	r1, r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	1e5a      	subs	r2, r3, #1
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002602:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002604:	7cfb      	ldrb	r3, [r7, #19]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d003      	beq.n	8002612 <HAL_CAN_ConfigFilter+0x26>
 800260a:	7cfb      	ldrb	r3, [r7, #19]
 800260c:	2b02      	cmp	r3, #2
 800260e:	f040 80be 	bne.w	800278e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002612:	4b65      	ldr	r3, [pc, #404]	@ (80027a8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002614:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800261c:	f043 0201 	orr.w	r2, r3, #1
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800262c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002640:	021b      	lsls	r3, r3, #8
 8002642:	431a      	orrs	r2, r3
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	f003 031f 	and.w	r3, r3, #31
 8002652:	2201      	movs	r2, #1
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	43db      	mvns	r3, r3
 8002664:	401a      	ands	r2, r3
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d123      	bne.n	80026bc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	43db      	mvns	r3, r3
 800267e:	401a      	ands	r2, r3
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002696:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	3248      	adds	r2, #72	@ 0x48
 800269c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026b0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026b2:	6979      	ldr	r1, [r7, #20]
 80026b4:	3348      	adds	r3, #72	@ 0x48
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	440b      	add	r3, r1
 80026ba:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	69db      	ldr	r3, [r3, #28]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d122      	bne.n	800270a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	431a      	orrs	r2, r3
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026e4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	3248      	adds	r2, #72	@ 0x48
 80026ea:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026fe:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002700:	6979      	ldr	r1, [r7, #20]
 8002702:	3348      	adds	r3, #72	@ 0x48
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	440b      	add	r3, r1
 8002708:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d109      	bne.n	8002726 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	43db      	mvns	r3, r3
 800271c:	401a      	ands	r2, r3
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002724:	e007      	b.n	8002736 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	431a      	orrs	r2, r3
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d109      	bne.n	8002752 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	43db      	mvns	r3, r3
 8002748:	401a      	ands	r2, r3
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002750:	e007      	b.n	8002762 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	431a      	orrs	r2, r3
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d107      	bne.n	800277a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	431a      	orrs	r2, r3
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002780:	f023 0201 	bic.w	r2, r3, #1
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800278a:	2300      	movs	r3, #0
 800278c:	e006      	b.n	800279c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002792:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
  }
}
 800279c:	4618      	mov	r0, r3
 800279e:	371c      	adds	r7, #28
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	40006400 	.word	0x40006400

080027ac <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d12e      	bne.n	800281e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2202      	movs	r2, #2
 80027c4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 0201 	bic.w	r2, r2, #1
 80027d6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027d8:	f7ff fa9a 	bl	8001d10 <HAL_GetTick>
 80027dc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027de:	e012      	b.n	8002806 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027e0:	f7ff fa96 	bl	8001d10 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b0a      	cmp	r3, #10
 80027ec:	d90b      	bls.n	8002806 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2205      	movs	r2, #5
 80027fe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e012      	b.n	800282c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1e5      	bne.n	80027e0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	e006      	b.n	800282c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002822:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
  }
}
 800282c:	4618      	mov	r0, r3
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002844:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002850:	4013      	ands	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800285c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002860:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002866:	4a04      	ldr	r2, [pc, #16]	@ (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	60d3      	str	r3, [r2, #12]
}
 800286c:	bf00      	nop
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002880:	4b04      	ldr	r3, [pc, #16]	@ (8002894 <__NVIC_GetPriorityGrouping+0x18>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	0a1b      	lsrs	r3, r3, #8
 8002886:	f003 0307 	and.w	r3, r3, #7
}
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	db0b      	blt.n	80028c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	f003 021f 	and.w	r2, r3, #31
 80028b0:	4907      	ldr	r1, [pc, #28]	@ (80028d0 <__NVIC_EnableIRQ+0x38>)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	2001      	movs	r0, #1
 80028ba:	fa00 f202 	lsl.w	r2, r0, r2
 80028be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	e000e100 	.word	0xe000e100

080028d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	6039      	str	r1, [r7, #0]
 80028de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	db0a      	blt.n	80028fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	490c      	ldr	r1, [pc, #48]	@ (8002920 <__NVIC_SetPriority+0x4c>)
 80028ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f2:	0112      	lsls	r2, r2, #4
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	440b      	add	r3, r1
 80028f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028fc:	e00a      	b.n	8002914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	b2da      	uxtb	r2, r3
 8002902:	4908      	ldr	r1, [pc, #32]	@ (8002924 <__NVIC_SetPriority+0x50>)
 8002904:	79fb      	ldrb	r3, [r7, #7]
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	3b04      	subs	r3, #4
 800290c:	0112      	lsls	r2, r2, #4
 800290e:	b2d2      	uxtb	r2, r2
 8002910:	440b      	add	r3, r1
 8002912:	761a      	strb	r2, [r3, #24]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	e000e100 	.word	0xe000e100
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002928:	b480      	push	{r7}
 800292a:	b089      	sub	sp, #36	@ 0x24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	f1c3 0307 	rsb	r3, r3, #7
 8002942:	2b04      	cmp	r3, #4
 8002944:	bf28      	it	cs
 8002946:	2304      	movcs	r3, #4
 8002948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3304      	adds	r3, #4
 800294e:	2b06      	cmp	r3, #6
 8002950:	d902      	bls.n	8002958 <NVIC_EncodePriority+0x30>
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3b03      	subs	r3, #3
 8002956:	e000      	b.n	800295a <NVIC_EncodePriority+0x32>
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800295c:	f04f 32ff 	mov.w	r2, #4294967295
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43da      	mvns	r2, r3
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	401a      	ands	r2, r3
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002970:	f04f 31ff 	mov.w	r1, #4294967295
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	fa01 f303 	lsl.w	r3, r1, r3
 800297a:	43d9      	mvns	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002980:	4313      	orrs	r3, r2
         );
}
 8002982:	4618      	mov	r0, r3
 8002984:	3724      	adds	r7, #36	@ 0x24
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
	...

08002990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3b01      	subs	r3, #1
 800299c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029a0:	d301      	bcc.n	80029a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029a2:	2301      	movs	r3, #1
 80029a4:	e00f      	b.n	80029c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029a6:	4a0a      	ldr	r2, [pc, #40]	@ (80029d0 <SysTick_Config+0x40>)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ae:	210f      	movs	r1, #15
 80029b0:	f04f 30ff 	mov.w	r0, #4294967295
 80029b4:	f7ff ff8e 	bl	80028d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029b8:	4b05      	ldr	r3, [pc, #20]	@ (80029d0 <SysTick_Config+0x40>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029be:	4b04      	ldr	r3, [pc, #16]	@ (80029d0 <SysTick_Config+0x40>)
 80029c0:	2207      	movs	r2, #7
 80029c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	e000e010 	.word	0xe000e010

080029d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ff29 	bl	8002834 <__NVIC_SetPriorityGrouping>
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	4603      	mov	r3, r0
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
 80029f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029fc:	f7ff ff3e 	bl	800287c <__NVIC_GetPriorityGrouping>
 8002a00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	68b9      	ldr	r1, [r7, #8]
 8002a06:	6978      	ldr	r0, [r7, #20]
 8002a08:	f7ff ff8e 	bl	8002928 <NVIC_EncodePriority>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a12:	4611      	mov	r1, r2
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff ff5d 	bl	80028d4 <__NVIC_SetPriority>
}
 8002a1a:	bf00      	nop
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b082      	sub	sp, #8
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	4603      	mov	r3, r0
 8002a2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff31 	bl	8002898 <__NVIC_EnableIRQ>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7ff ffa2 	bl	8002990 <SysTick_Config>
 8002a4c:	4603      	mov	r3, r0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b082      	sub	sp, #8
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d101      	bne.n	8002a68 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e014      	b.n	8002a92 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	791b      	ldrb	r3, [r3, #4]
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d105      	bne.n	8002a7e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7fe fff3 	bl	8001a64 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2202      	movs	r2, #2
 8002a82:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
 8002aa2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	795b      	ldrb	r3, [r3, #5]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d101      	bne.n	8002ab0 <HAL_DAC_Start+0x16>
 8002aac:	2302      	movs	r3, #2
 8002aae:	e040      	b.n	8002b32 <HAL_DAC_Start+0x98>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2202      	movs	r2, #2
 8002aba:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	6819      	ldr	r1, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	f003 0310 	and.w	r3, r3, #16
 8002ac8:	2201      	movs	r2, #1
 8002aca:	409a      	lsls	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d10f      	bne.n	8002afa <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002ae4:	2b3c      	cmp	r3, #60	@ 0x3c
 8002ae6:	d11d      	bne.n	8002b24 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	685a      	ldr	r2, [r3, #4]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0201 	orr.w	r2, r2, #1
 8002af6:	605a      	str	r2, [r3, #4]
 8002af8:	e014      	b.n	8002b24 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	f003 0310 	and.w	r3, r3, #16
 8002b0a:	213c      	movs	r1, #60	@ 0x3c
 8002b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d107      	bne.n	8002b24 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0202 	orr.w	r2, r2, #2
 8002b22:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b087      	sub	sp, #28
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d105      	bne.n	8002b68 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	3308      	adds	r3, #8
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	e004      	b.n	8002b72 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	3314      	adds	r3, #20
 8002b70:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	461a      	mov	r2, r3
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	371c      	adds	r7, #28
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b087      	sub	sp, #28
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	795b      	ldrb	r3, [r3, #5]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d101      	bne.n	8002ba0 <HAL_DAC_ConfigChannel+0x18>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	e03c      	b.n	8002c1a <HAL_DAC_ConfigChannel+0x92>
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2202      	movs	r2, #2
 8002baa:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f003 0310 	and.w	r3, r3, #16
 8002bba:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f003 0310 	and.w	r3, r3, #16
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6819      	ldr	r1, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f003 0310 	and.w	r3, r3, #16
 8002bfc:	22c0      	movs	r2, #192	@ 0xc0
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	43da      	mvns	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	400a      	ands	r2, r1
 8002c0a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	371c      	adds	r7, #28
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
	...

08002c28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b089      	sub	sp, #36	@ 0x24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c36:	2300      	movs	r3, #0
 8002c38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61fb      	str	r3, [r7, #28]
 8002c42:	e16b      	b.n	8002f1c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c44:	2201      	movs	r2, #1
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	4013      	ands	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	f040 815a 	bne.w	8002f16 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d005      	beq.n	8002c7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d130      	bne.n	8002cdc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	2203      	movs	r2, #3
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	68da      	ldr	r2, [r3, #12]
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	69ba      	ldr	r2, [r7, #24]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	43db      	mvns	r3, r3
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	091b      	lsrs	r3, r3, #4
 8002cc6:	f003 0201 	and.w	r2, r3, #1
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f003 0303 	and.w	r3, r3, #3
 8002ce4:	2b03      	cmp	r3, #3
 8002ce6:	d017      	beq.n	8002d18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f003 0303 	and.w	r3, r3, #3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d123      	bne.n	8002d6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	08da      	lsrs	r2, r3, #3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3208      	adds	r2, #8
 8002d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	f003 0307 	and.w	r3, r3, #7
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	220f      	movs	r2, #15
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	43db      	mvns	r3, r3
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	4013      	ands	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	691a      	ldr	r2, [r3, #16]
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	08da      	lsrs	r2, r3, #3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	3208      	adds	r2, #8
 8002d66:	69b9      	ldr	r1, [r7, #24]
 8002d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	2203      	movs	r2, #3
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	4013      	ands	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f003 0203 	and.w	r2, r3, #3
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 80b4 	beq.w	8002f16 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	60fb      	str	r3, [r7, #12]
 8002db2:	4b60      	ldr	r3, [pc, #384]	@ (8002f34 <HAL_GPIO_Init+0x30c>)
 8002db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db6:	4a5f      	ldr	r2, [pc, #380]	@ (8002f34 <HAL_GPIO_Init+0x30c>)
 8002db8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dbe:	4b5d      	ldr	r3, [pc, #372]	@ (8002f34 <HAL_GPIO_Init+0x30c>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dc6:	60fb      	str	r3, [r7, #12]
 8002dc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dca:	4a5b      	ldr	r2, [pc, #364]	@ (8002f38 <HAL_GPIO_Init+0x310>)
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	089b      	lsrs	r3, r3, #2
 8002dd0:	3302      	adds	r3, #2
 8002dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	f003 0303 	and.w	r3, r3, #3
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	220f      	movs	r2, #15
 8002de2:	fa02 f303 	lsl.w	r3, r2, r3
 8002de6:	43db      	mvns	r3, r3
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	4013      	ands	r3, r2
 8002dec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a52      	ldr	r2, [pc, #328]	@ (8002f3c <HAL_GPIO_Init+0x314>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d02b      	beq.n	8002e4e <HAL_GPIO_Init+0x226>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a51      	ldr	r2, [pc, #324]	@ (8002f40 <HAL_GPIO_Init+0x318>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d025      	beq.n	8002e4a <HAL_GPIO_Init+0x222>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a50      	ldr	r2, [pc, #320]	@ (8002f44 <HAL_GPIO_Init+0x31c>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d01f      	beq.n	8002e46 <HAL_GPIO_Init+0x21e>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a4f      	ldr	r2, [pc, #316]	@ (8002f48 <HAL_GPIO_Init+0x320>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d019      	beq.n	8002e42 <HAL_GPIO_Init+0x21a>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a4e      	ldr	r2, [pc, #312]	@ (8002f4c <HAL_GPIO_Init+0x324>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d013      	beq.n	8002e3e <HAL_GPIO_Init+0x216>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a4d      	ldr	r2, [pc, #308]	@ (8002f50 <HAL_GPIO_Init+0x328>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d00d      	beq.n	8002e3a <HAL_GPIO_Init+0x212>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a4c      	ldr	r2, [pc, #304]	@ (8002f54 <HAL_GPIO_Init+0x32c>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d007      	beq.n	8002e36 <HAL_GPIO_Init+0x20e>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a4b      	ldr	r2, [pc, #300]	@ (8002f58 <HAL_GPIO_Init+0x330>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d101      	bne.n	8002e32 <HAL_GPIO_Init+0x20a>
 8002e2e:	2307      	movs	r3, #7
 8002e30:	e00e      	b.n	8002e50 <HAL_GPIO_Init+0x228>
 8002e32:	2308      	movs	r3, #8
 8002e34:	e00c      	b.n	8002e50 <HAL_GPIO_Init+0x228>
 8002e36:	2306      	movs	r3, #6
 8002e38:	e00a      	b.n	8002e50 <HAL_GPIO_Init+0x228>
 8002e3a:	2305      	movs	r3, #5
 8002e3c:	e008      	b.n	8002e50 <HAL_GPIO_Init+0x228>
 8002e3e:	2304      	movs	r3, #4
 8002e40:	e006      	b.n	8002e50 <HAL_GPIO_Init+0x228>
 8002e42:	2303      	movs	r3, #3
 8002e44:	e004      	b.n	8002e50 <HAL_GPIO_Init+0x228>
 8002e46:	2302      	movs	r3, #2
 8002e48:	e002      	b.n	8002e50 <HAL_GPIO_Init+0x228>
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <HAL_GPIO_Init+0x228>
 8002e4e:	2300      	movs	r3, #0
 8002e50:	69fa      	ldr	r2, [r7, #28]
 8002e52:	f002 0203 	and.w	r2, r2, #3
 8002e56:	0092      	lsls	r2, r2, #2
 8002e58:	4093      	lsls	r3, r2
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e60:	4935      	ldr	r1, [pc, #212]	@ (8002f38 <HAL_GPIO_Init+0x310>)
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	089b      	lsrs	r3, r3, #2
 8002e66:	3302      	adds	r3, #2
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e6e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f5c <HAL_GPIO_Init+0x334>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e92:	4a32      	ldr	r2, [pc, #200]	@ (8002f5c <HAL_GPIO_Init+0x334>)
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e98:	4b30      	ldr	r3, [pc, #192]	@ (8002f5c <HAL_GPIO_Init+0x334>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ebc:	4a27      	ldr	r2, [pc, #156]	@ (8002f5c <HAL_GPIO_Init+0x334>)
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ec2:	4b26      	ldr	r3, [pc, #152]	@ (8002f5c <HAL_GPIO_Init+0x334>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ee6:	4a1d      	ldr	r2, [pc, #116]	@ (8002f5c <HAL_GPIO_Init+0x334>)
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002eec:	4b1b      	ldr	r3, [pc, #108]	@ (8002f5c <HAL_GPIO_Init+0x334>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f10:	4a12      	ldr	r2, [pc, #72]	@ (8002f5c <HAL_GPIO_Init+0x334>)
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	61fb      	str	r3, [r7, #28]
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	2b0f      	cmp	r3, #15
 8002f20:	f67f ae90 	bls.w	8002c44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f24:	bf00      	nop
 8002f26:	bf00      	nop
 8002f28:	3724      	adds	r7, #36	@ 0x24
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40023800 	.word	0x40023800
 8002f38:	40013800 	.word	0x40013800
 8002f3c:	40020000 	.word	0x40020000
 8002f40:	40020400 	.word	0x40020400
 8002f44:	40020800 	.word	0x40020800
 8002f48:	40020c00 	.word	0x40020c00
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	40021400 	.word	0x40021400
 8002f54:	40021800 	.word	0x40021800
 8002f58:	40021c00 	.word	0x40021c00
 8002f5c:	40013c00 	.word	0x40013c00

08002f60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691a      	ldr	r2, [r3, #16]
 8002f70:	887b      	ldrh	r3, [r7, #2]
 8002f72:	4013      	ands	r3, r2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	73fb      	strb	r3, [r7, #15]
 8002f7c:	e001      	b.n	8002f82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	807b      	strh	r3, [r7, #2]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fa0:	787b      	ldrb	r3, [r7, #1]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fa6:	887a      	ldrh	r2, [r7, #2]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fac:	e003      	b.n	8002fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fae:	887b      	ldrh	r3, [r7, #2]
 8002fb0:	041a      	lsls	r2, r3, #16
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	619a      	str	r2, [r3, #24]
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002fc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fc4:	b08f      	sub	sp, #60	@ 0x3c
 8002fc6:	af0a      	add	r7, sp, #40	@ 0x28
 8002fc8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d101      	bne.n	8002fd4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e10f      	b.n	80031f4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d106      	bne.n	8002ff4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f005 fcee 	bl	80089d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2203      	movs	r2, #3
 8002ff8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003004:	2b00      	cmp	r3, #0
 8003006:	d102      	bne.n	800300e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f001 ffd7 	bl	8004fc6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	603b      	str	r3, [r7, #0]
 800301e:	687e      	ldr	r6, [r7, #4]
 8003020:	466d      	mov	r5, sp
 8003022:	f106 0410 	add.w	r4, r6, #16
 8003026:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003028:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800302a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800302c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800302e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003032:	e885 0003 	stmia.w	r5, {r0, r1}
 8003036:	1d33      	adds	r3, r6, #4
 8003038:	cb0e      	ldmia	r3, {r1, r2, r3}
 800303a:	6838      	ldr	r0, [r7, #0]
 800303c:	f001 feae 	bl	8004d9c <USB_CoreInit>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d005      	beq.n	8003052 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2202      	movs	r2, #2
 800304a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e0d0      	b.n	80031f4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2100      	movs	r1, #0
 8003058:	4618      	mov	r0, r3
 800305a:	f001 ffc5 	bl	8004fe8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800305e:	2300      	movs	r3, #0
 8003060:	73fb      	strb	r3, [r7, #15]
 8003062:	e04a      	b.n	80030fa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003064:	7bfa      	ldrb	r2, [r7, #15]
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	4413      	add	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	333d      	adds	r3, #61	@ 0x3d
 8003074:	2201      	movs	r2, #1
 8003076:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003078:	7bfa      	ldrb	r2, [r7, #15]
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	4613      	mov	r3, r2
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	4413      	add	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	333c      	adds	r3, #60	@ 0x3c
 8003088:	7bfa      	ldrb	r2, [r7, #15]
 800308a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800308c:	7bfa      	ldrb	r2, [r7, #15]
 800308e:	7bfb      	ldrb	r3, [r7, #15]
 8003090:	b298      	uxth	r0, r3
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	4613      	mov	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4413      	add	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	3344      	adds	r3, #68	@ 0x44
 80030a0:	4602      	mov	r2, r0
 80030a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80030a4:	7bfa      	ldrb	r2, [r7, #15]
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	4613      	mov	r3, r2
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	4413      	add	r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	440b      	add	r3, r1
 80030b2:	3340      	adds	r3, #64	@ 0x40
 80030b4:	2200      	movs	r2, #0
 80030b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80030b8:	7bfa      	ldrb	r2, [r7, #15]
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	4613      	mov	r3, r2
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	4413      	add	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	440b      	add	r3, r1
 80030c6:	3348      	adds	r3, #72	@ 0x48
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80030cc:	7bfa      	ldrb	r2, [r7, #15]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	4413      	add	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	334c      	adds	r3, #76	@ 0x4c
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80030e0:	7bfa      	ldrb	r2, [r7, #15]
 80030e2:	6879      	ldr	r1, [r7, #4]
 80030e4:	4613      	mov	r3, r2
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4413      	add	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	440b      	add	r3, r1
 80030ee:	3354      	adds	r3, #84	@ 0x54
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030f4:	7bfb      	ldrb	r3, [r7, #15]
 80030f6:	3301      	adds	r3, #1
 80030f8:	73fb      	strb	r3, [r7, #15]
 80030fa:	7bfa      	ldrb	r2, [r7, #15]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	429a      	cmp	r2, r3
 8003102:	d3af      	bcc.n	8003064 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003104:	2300      	movs	r3, #0
 8003106:	73fb      	strb	r3, [r7, #15]
 8003108:	e044      	b.n	8003194 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800310a:	7bfa      	ldrb	r2, [r7, #15]
 800310c:	6879      	ldr	r1, [r7, #4]
 800310e:	4613      	mov	r3, r2
 8003110:	00db      	lsls	r3, r3, #3
 8003112:	4413      	add	r3, r2
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	440b      	add	r3, r1
 8003118:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800311c:	2200      	movs	r2, #0
 800311e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003120:	7bfa      	ldrb	r2, [r7, #15]
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	00db      	lsls	r3, r3, #3
 8003128:	4413      	add	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003132:	7bfa      	ldrb	r2, [r7, #15]
 8003134:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003136:	7bfa      	ldrb	r2, [r7, #15]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	4413      	add	r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003148:	2200      	movs	r2, #0
 800314a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800314c:	7bfa      	ldrb	r2, [r7, #15]
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	4613      	mov	r3, r2
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	4413      	add	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800315e:	2200      	movs	r2, #0
 8003160:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003162:	7bfa      	ldrb	r2, [r7, #15]
 8003164:	6879      	ldr	r1, [r7, #4]
 8003166:	4613      	mov	r3, r2
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	440b      	add	r3, r1
 8003170:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003178:	7bfa      	ldrb	r2, [r7, #15]
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	4413      	add	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	440b      	add	r3, r1
 8003186:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 800318a:	2200      	movs	r2, #0
 800318c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800318e:	7bfb      	ldrb	r3, [r7, #15]
 8003190:	3301      	adds	r3, #1
 8003192:	73fb      	strb	r3, [r7, #15]
 8003194:	7bfa      	ldrb	r2, [r7, #15]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	429a      	cmp	r2, r3
 800319c:	d3b5      	bcc.n	800310a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	603b      	str	r3, [r7, #0]
 80031a4:	687e      	ldr	r6, [r7, #4]
 80031a6:	466d      	mov	r5, sp
 80031a8:	f106 0410 	add.w	r4, r6, #16
 80031ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80031b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80031bc:	1d33      	adds	r3, r6, #4
 80031be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031c0:	6838      	ldr	r0, [r7, #0]
 80031c2:	f001 ff5d 	bl	8005080 <USB_DevInit>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2202      	movs	r2, #2
 80031d0:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e00d      	b.n	80031f4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f003 f8ac 	bl	800634a <USB_DevDisconnect>

  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031fc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003210:	2b01      	cmp	r3, #1
 8003212:	d101      	bne.n	8003218 <HAL_PCD_Start+0x1c>
 8003214:	2302      	movs	r3, #2
 8003216:	e020      	b.n	800325a <HAL_PCD_Start+0x5e>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003224:	2b01      	cmp	r3, #1
 8003226:	d109      	bne.n	800323c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800322c:	2b01      	cmp	r3, #1
 800322e:	d005      	beq.n	800323c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003234:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4618      	mov	r0, r3
 8003242:	f001 feaf 	bl	8004fa4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f003 f85c 	bl	8006308 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003262:	b590      	push	{r4, r7, lr}
 8003264:	b08d      	sub	sp, #52	@ 0x34
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003270:	6a3b      	ldr	r3, [r7, #32]
 8003272:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4618      	mov	r0, r3
 800327a:	f003 f91a 	bl	80064b2 <USB_GetMode>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	f040 848a 	bne.w	8003b9a <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f003 f87e 	bl	800638c <USB_ReadInterrupts>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 8480 	beq.w	8003b98 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	0a1b      	lsrs	r3, r3, #8
 80032a2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4618      	mov	r0, r3
 80032b2:	f003 f86b 	bl	800638c <USB_ReadInterrupts>
 80032b6:	4603      	mov	r3, r0
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d107      	bne.n	80032d0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695a      	ldr	r2, [r3, #20]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f002 0202 	and.w	r2, r2, #2
 80032ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f003 f859 	bl	800638c <USB_ReadInterrupts>
 80032da:	4603      	mov	r3, r0
 80032dc:	f003 0310 	and.w	r3, r3, #16
 80032e0:	2b10      	cmp	r3, #16
 80032e2:	d161      	bne.n	80033a8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699a      	ldr	r2, [r3, #24]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0210 	bic.w	r2, r2, #16
 80032f2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80032f4:	6a3b      	ldr	r3, [r7, #32]
 80032f6:	6a1b      	ldr	r3, [r3, #32]
 80032f8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	f003 020f 	and.w	r2, r3, #15
 8003300:	4613      	mov	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	4413      	add	r3, r2
 8003310:	3304      	adds	r3, #4
 8003312:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	0c5b      	lsrs	r3, r3, #17
 8003318:	f003 030f 	and.w	r3, r3, #15
 800331c:	2b02      	cmp	r3, #2
 800331e:	d124      	bne.n	800336a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003326:	4013      	ands	r3, r2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d035      	beq.n	8003398 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	091b      	lsrs	r3, r3, #4
 8003334:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003336:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800333a:	b29b      	uxth	r3, r3
 800333c:	461a      	mov	r2, r3
 800333e:	6a38      	ldr	r0, [r7, #32]
 8003340:	f002 fe90 	bl	8006064 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	691a      	ldr	r2, [r3, #16]
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	091b      	lsrs	r3, r3, #4
 800334c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003350:	441a      	add	r2, r3
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	6a1a      	ldr	r2, [r3, #32]
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	091b      	lsrs	r3, r3, #4
 800335e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003362:	441a      	add	r2, r3
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	621a      	str	r2, [r3, #32]
 8003368:	e016      	b.n	8003398 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	0c5b      	lsrs	r3, r3, #17
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	2b06      	cmp	r3, #6
 8003374:	d110      	bne.n	8003398 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800337c:	2208      	movs	r2, #8
 800337e:	4619      	mov	r1, r3
 8003380:	6a38      	ldr	r0, [r7, #32]
 8003382:	f002 fe6f 	bl	8006064 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	6a1a      	ldr	r2, [r3, #32]
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	091b      	lsrs	r3, r3, #4
 800338e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003392:	441a      	add	r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699a      	ldr	r2, [r3, #24]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f042 0210 	orr.w	r2, r2, #16
 80033a6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f002 ffed 	bl	800638c <USB_ReadInterrupts>
 80033b2:	4603      	mov	r3, r0
 80033b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80033bc:	f040 80a7 	bne.w	800350e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f002 fff2 	bl	80063b2 <USB_ReadDevAllOutEpInterrupt>
 80033ce:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80033d0:	e099      	b.n	8003506 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80033d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 808e 	beq.w	80034fa <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	4611      	mov	r1, r2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f003 f816 	bl	800641a <USB_ReadDevOutEPInterrupt>
 80033ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00c      	beq.n	8003414 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80033fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fc:	015a      	lsls	r2, r3, #5
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	4413      	add	r3, r2
 8003402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003406:	461a      	mov	r2, r3
 8003408:	2301      	movs	r3, #1
 800340a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800340c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 fec2 	bl	8004198 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	f003 0308 	and.w	r3, r3, #8
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00c      	beq.n	8003438 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800341e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003420:	015a      	lsls	r2, r3, #5
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	4413      	add	r3, r2
 8003426:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800342a:	461a      	mov	r2, r3
 800342c:	2308      	movs	r3, #8
 800342e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003430:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 ff98 	bl	8004368 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	f003 0310 	and.w	r3, r3, #16
 800343e:	2b00      	cmp	r3, #0
 8003440:	d008      	beq.n	8003454 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003444:	015a      	lsls	r2, r3, #5
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	4413      	add	r3, r2
 800344a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800344e:	461a      	mov	r2, r3
 8003450:	2310      	movs	r3, #16
 8003452:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d030      	beq.n	80034c0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800345e:	6a3b      	ldr	r3, [r7, #32]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003466:	2b80      	cmp	r3, #128	@ 0x80
 8003468:	d109      	bne.n	800347e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	69fa      	ldr	r2, [r7, #28]
 8003474:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003478:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800347c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800347e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003480:	4613      	mov	r3, r2
 8003482:	00db      	lsls	r3, r3, #3
 8003484:	4413      	add	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	4413      	add	r3, r2
 8003490:	3304      	adds	r3, #4
 8003492:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	78db      	ldrb	r3, [r3, #3]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d108      	bne.n	80034ae <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2200      	movs	r2, #0
 80034a0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	4619      	mov	r1, r3
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f005 fba5 	bl	8008bf8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	015a      	lsls	r2, r3, #5
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	4413      	add	r3, r2
 80034b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034ba:	461a      	mov	r2, r3
 80034bc:	2302      	movs	r3, #2
 80034be:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	f003 0320 	and.w	r3, r3, #32
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d008      	beq.n	80034dc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034cc:	015a      	lsls	r2, r3, #5
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	4413      	add	r3, r2
 80034d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034d6:	461a      	mov	r2, r3
 80034d8:	2320      	movs	r3, #32
 80034da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d009      	beq.n	80034fa <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	015a      	lsls	r2, r3, #5
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	4413      	add	r3, r2
 80034ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034f2:	461a      	mov	r2, r3
 80034f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80034f8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80034fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fc:	3301      	adds	r3, #1
 80034fe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003502:	085b      	lsrs	r3, r3, #1
 8003504:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003508:	2b00      	cmp	r3, #0
 800350a:	f47f af62 	bne.w	80033d2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f002 ff3a 	bl	800638c <USB_ReadInterrupts>
 8003518:	4603      	mov	r3, r0
 800351a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800351e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003522:	f040 80db 	bne.w	80036dc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4618      	mov	r0, r3
 800352c:	f002 ff5b 	bl	80063e6 <USB_ReadDevAllInEpInterrupt>
 8003530:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003532:	2300      	movs	r3, #0
 8003534:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003536:	e0cd      	b.n	80036d4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	f000 80c2 	beq.w	80036c8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	4611      	mov	r1, r2
 800354e:	4618      	mov	r0, r3
 8003550:	f002 ff81 	bl	8006456 <USB_ReadDevInEPInterrupt>
 8003554:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	2b00      	cmp	r3, #0
 800355e:	d057      	beq.n	8003610 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003562:	f003 030f 	and.w	r3, r3, #15
 8003566:	2201      	movs	r2, #1
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	43db      	mvns	r3, r3
 800357a:	69f9      	ldr	r1, [r7, #28]
 800357c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003580:	4013      	ands	r3, r2
 8003582:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003586:	015a      	lsls	r2, r3, #5
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	4413      	add	r3, r2
 800358c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003590:	461a      	mov	r2, r3
 8003592:	2301      	movs	r3, #1
 8003594:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d132      	bne.n	8003604 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035a2:	4613      	mov	r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	334c      	adds	r3, #76	@ 0x4c
 80035ae:	6819      	ldr	r1, [r3, #0]
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035b4:	4613      	mov	r3, r2
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	4413      	add	r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4403      	add	r3, r0
 80035be:	3348      	adds	r3, #72	@ 0x48
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4419      	add	r1, r3
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035c8:	4613      	mov	r3, r2
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	4413      	add	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4403      	add	r3, r0
 80035d2:	334c      	adds	r3, #76	@ 0x4c
 80035d4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80035d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d113      	bne.n	8003604 <HAL_PCD_IRQHandler+0x3a2>
 80035dc:	6879      	ldr	r1, [r7, #4]
 80035de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e0:	4613      	mov	r3, r2
 80035e2:	00db      	lsls	r3, r3, #3
 80035e4:	4413      	add	r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	3354      	adds	r3, #84	@ 0x54
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d108      	bne.n	8003604 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6818      	ldr	r0, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80035fc:	461a      	mov	r2, r3
 80035fe:	2101      	movs	r1, #1
 8003600:	f002 ff88 	bl	8006514 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003606:	b2db      	uxtb	r3, r3
 8003608:	4619      	mov	r1, r3
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f005 fa6f 	bl	8008aee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	2b00      	cmp	r3, #0
 8003618:	d008      	beq.n	800362c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800361a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361c:	015a      	lsls	r2, r3, #5
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	4413      	add	r3, r2
 8003622:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003626:	461a      	mov	r2, r3
 8003628:	2308      	movs	r3, #8
 800362a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	f003 0310 	and.w	r3, r3, #16
 8003632:	2b00      	cmp	r3, #0
 8003634:	d008      	beq.n	8003648 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003638:	015a      	lsls	r2, r3, #5
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	4413      	add	r3, r2
 800363e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003642:	461a      	mov	r2, r3
 8003644:	2310      	movs	r3, #16
 8003646:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800364e:	2b00      	cmp	r3, #0
 8003650:	d008      	beq.n	8003664 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003654:	015a      	lsls	r2, r3, #5
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	4413      	add	r3, r2
 800365a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800365e:	461a      	mov	r2, r3
 8003660:	2340      	movs	r3, #64	@ 0x40
 8003662:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d023      	beq.n	80036b6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800366e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003670:	6a38      	ldr	r0, [r7, #32]
 8003672:	f001 fe69 	bl	8005348 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003678:	4613      	mov	r3, r2
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	4413      	add	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	3338      	adds	r3, #56	@ 0x38
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	4413      	add	r3, r2
 8003686:	3304      	adds	r3, #4
 8003688:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	78db      	ldrb	r3, [r3, #3]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d108      	bne.n	80036a4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	2200      	movs	r2, #0
 8003696:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369a:	b2db      	uxtb	r3, r3
 800369c:	4619      	mov	r1, r3
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f005 fabc 	bl	8008c1c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80036a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a6:	015a      	lsls	r2, r3, #5
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	4413      	add	r3, r2
 80036ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036b0:	461a      	mov	r2, r3
 80036b2:	2302      	movs	r3, #2
 80036b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80036c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 fcdb 	bl	800407e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80036c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ca:	3301      	adds	r3, #1
 80036cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80036ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d0:	085b      	lsrs	r3, r3, #1
 80036d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80036d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f47f af2e 	bne.w	8003538 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f002 fe53 	bl	800638c <USB_ReadInterrupts>
 80036e6:	4603      	mov	r3, r0
 80036e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80036ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036f0:	d122      	bne.n	8003738 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	69fa      	ldr	r2, [r7, #28]
 80036fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003700:	f023 0301 	bic.w	r3, r3, #1
 8003704:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 800370c:	2b01      	cmp	r3, #1
 800370e:	d108      	bne.n	8003722 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003718:	2100      	movs	r1, #0
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 fec2 	bl	80044a4 <HAL_PCDEx_LPM_Callback>
 8003720:	e002      	b.n	8003728 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f005 fa5a 	bl	8008bdc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695a      	ldr	r2, [r3, #20]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003736:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4618      	mov	r0, r3
 800373e:	f002 fe25 	bl	800638c <USB_ReadInterrupts>
 8003742:	4603      	mov	r3, r0
 8003744:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003748:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800374c:	d112      	bne.n	8003774 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b01      	cmp	r3, #1
 800375c:	d102      	bne.n	8003764 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f005 fa16 	bl	8008b90 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695a      	ldr	r2, [r3, #20]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003772:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4618      	mov	r0, r3
 800377a:	f002 fe07 	bl	800638c <USB_ReadInterrupts>
 800377e:	4603      	mov	r3, r0
 8003780:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003784:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003788:	f040 80b7 	bne.w	80038fa <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	69fa      	ldr	r2, [r7, #28]
 8003796:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800379a:	f023 0301 	bic.w	r3, r3, #1
 800379e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2110      	movs	r1, #16
 80037a6:	4618      	mov	r0, r3
 80037a8:	f001 fdce 	bl	8005348 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037ac:	2300      	movs	r3, #0
 80037ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037b0:	e046      	b.n	8003840 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80037b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b4:	015a      	lsls	r2, r3, #5
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	4413      	add	r3, r2
 80037ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037be:	461a      	mov	r2, r3
 80037c0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80037c4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80037c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c8:	015a      	lsls	r2, r3, #5
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	4413      	add	r3, r2
 80037ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037d6:	0151      	lsls	r1, r2, #5
 80037d8:	69fa      	ldr	r2, [r7, #28]
 80037da:	440a      	add	r2, r1
 80037dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80037e0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80037e4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80037e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037e8:	015a      	lsls	r2, r3, #5
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	4413      	add	r3, r2
 80037ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037f2:	461a      	mov	r2, r3
 80037f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80037f8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80037fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	4413      	add	r3, r2
 8003802:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800380a:	0151      	lsls	r1, r2, #5
 800380c:	69fa      	ldr	r2, [r7, #28]
 800380e:	440a      	add	r2, r1
 8003810:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003814:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003818:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800381a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800381c:	015a      	lsls	r2, r3, #5
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	4413      	add	r3, r2
 8003822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800382a:	0151      	lsls	r1, r2, #5
 800382c:	69fa      	ldr	r2, [r7, #28]
 800382e:	440a      	add	r2, r1
 8003830:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003834:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003838:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800383a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800383c:	3301      	adds	r3, #1
 800383e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003846:	429a      	cmp	r2, r3
 8003848:	d3b3      	bcc.n	80037b2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	69fa      	ldr	r2, [r7, #28]
 8003854:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003858:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800385c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003862:	2b00      	cmp	r3, #0
 8003864:	d016      	beq.n	8003894 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800386c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003870:	69fa      	ldr	r2, [r7, #28]
 8003872:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003876:	f043 030b 	orr.w	r3, r3, #11
 800387a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003886:	69fa      	ldr	r2, [r7, #28]
 8003888:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800388c:	f043 030b 	orr.w	r3, r3, #11
 8003890:	6453      	str	r3, [r2, #68]	@ 0x44
 8003892:	e015      	b.n	80038c0 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	69fa      	ldr	r2, [r7, #28]
 800389e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80038a6:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80038aa:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	69fa      	ldr	r2, [r7, #28]
 80038b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038ba:	f043 030b 	orr.w	r3, r3, #11
 80038be:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	69fa      	ldr	r2, [r7, #28]
 80038ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038ce:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80038d2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6818      	ldr	r0, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80038e4:	461a      	mov	r2, r3
 80038e6:	f002 fe15 	bl	8006514 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80038f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4618      	mov	r0, r3
 8003900:	f002 fd44 	bl	800638c <USB_ReadInterrupts>
 8003904:	4603      	mov	r3, r0
 8003906:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800390a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800390e:	d124      	bne.n	800395a <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f002 fdda 	bl	80064ce <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4618      	mov	r0, r3
 8003920:	f001 fd8f 	bl	8005442 <USB_GetDevSpeed>
 8003924:	4603      	mov	r3, r0
 8003926:	461a      	mov	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681c      	ldr	r4, [r3, #0]
 8003930:	f001 fa28 	bl	8004d84 <HAL_RCC_GetHCLKFreq>
 8003934:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800393a:	b2db      	uxtb	r3, r3
 800393c:	461a      	mov	r2, r3
 800393e:	4620      	mov	r0, r4
 8003940:	f001 fa8e 	bl	8004e60 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f005 f8fa 	bl	8008b3e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695a      	ldr	r2, [r3, #20]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003958:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f002 fd14 	bl	800638c <USB_ReadInterrupts>
 8003964:	4603      	mov	r3, r0
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b08      	cmp	r3, #8
 800396c:	d10a      	bne.n	8003984 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f005 f8d7 	bl	8008b22 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695a      	ldr	r2, [r3, #20]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f002 0208 	and.w	r2, r2, #8
 8003982:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f002 fcff 	bl	800638c <USB_ReadInterrupts>
 800398e:	4603      	mov	r3, r0
 8003990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003994:	2b80      	cmp	r3, #128	@ 0x80
 8003996:	d122      	bne.n	80039de <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003998:	6a3b      	ldr	r3, [r7, #32]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039a0:	6a3b      	ldr	r3, [r7, #32]
 80039a2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039a4:	2301      	movs	r3, #1
 80039a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80039a8:	e014      	b.n	80039d4 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ae:	4613      	mov	r3, r2
 80039b0:	00db      	lsls	r3, r3, #3
 80039b2:	4413      	add	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d105      	bne.n	80039ce <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80039c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	4619      	mov	r1, r3
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 fb27 	bl	800401c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d0:	3301      	adds	r3, #1
 80039d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039da:	429a      	cmp	r2, r3
 80039dc:	d3e5      	bcc.n	80039aa <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f002 fcd2 	bl	800638c <USB_ReadInterrupts>
 80039e8:	4603      	mov	r3, r0
 80039ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039f2:	d13b      	bne.n	8003a6c <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039f4:	2301      	movs	r3, #1
 80039f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80039f8:	e02b      	b.n	8003a52 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80039fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fc:	015a      	lsls	r2, r3, #5
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a0a:	6879      	ldr	r1, [r7, #4]
 8003a0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a0e:	4613      	mov	r3, r2
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	4413      	add	r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	440b      	add	r3, r1
 8003a18:	3340      	adds	r3, #64	@ 0x40
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d115      	bne.n	8003a4c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003a20:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	da12      	bge.n	8003a4c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	4413      	add	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	440b      	add	r3, r1
 8003a34:	333f      	adds	r3, #63	@ 0x3f
 8003a36:	2201      	movs	r2, #1
 8003a38:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	4619      	mov	r1, r3
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fae8 	bl	800401c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4e:	3301      	adds	r3, #1
 8003a50:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d3ce      	bcc.n	80039fa <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003a6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f002 fc8b 	bl	800638c <USB_ReadInterrupts>
 8003a76:	4603      	mov	r3, r0
 8003a78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a80:	d155      	bne.n	8003b2e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a82:	2301      	movs	r3, #1
 8003a84:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a86:	e045      	b.n	8003b14 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8a:	015a      	lsls	r2, r3, #5
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	4413      	add	r3, r2
 8003a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a98:	6879      	ldr	r1, [r7, #4]
 8003a9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	00db      	lsls	r3, r3, #3
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d12e      	bne.n	8003b0e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ab0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	da2b      	bge.n	8003b0e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8003ac2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d121      	bne.n	8003b0e <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003aca:	6879      	ldr	r1, [r7, #4]
 8003acc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ace:	4613      	mov	r3, r2
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	4413      	add	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	440b      	add	r3, r1
 8003ad8:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8003adc:	2201      	movs	r2, #1
 8003ade:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003ae0:	6a3b      	ldr	r3, [r7, #32]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003ae8:	6a3b      	ldr	r3, [r7, #32]
 8003aea:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10a      	bne.n	8003b0e <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b0a:	6053      	str	r3, [r2, #4]
            break;
 8003b0c:	e007      	b.n	8003b1e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	3301      	adds	r3, #1
 8003b12:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d3b4      	bcc.n	8003a88 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	695a      	ldr	r2, [r3, #20]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003b2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f002 fc2a 	bl	800638c <USB_ReadInterrupts>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b42:	d10a      	bne.n	8003b5a <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f005 f87b 	bl	8008c40 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695a      	ldr	r2, [r3, #20]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003b58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f002 fc14 	bl	800638c <USB_ReadInterrupts>
 8003b64:	4603      	mov	r3, r0
 8003b66:	f003 0304 	and.w	r3, r3, #4
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d115      	bne.n	8003b9a <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	f003 0304 	and.w	r3, r3, #4
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f005 f86b 	bl	8008c5c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	6859      	ldr	r1, [r3, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	605a      	str	r2, [r3, #4]
 8003b96:	e000      	b.n	8003b9a <HAL_PCD_IRQHandler+0x938>
      return;
 8003b98:	bf00      	nop
    }
  }
}
 8003b9a:	3734      	adds	r7, #52	@ 0x34
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd90      	pop	{r4, r7, pc}

08003ba0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	460b      	mov	r3, r1
 8003baa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d101      	bne.n	8003bba <HAL_PCD_SetAddress+0x1a>
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	e013      	b.n	8003be2 <HAL_PCD_SetAddress+0x42>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	78fa      	ldrb	r2, [r7, #3]
 8003bc6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	78fa      	ldrb	r2, [r7, #3]
 8003bd0:	4611      	mov	r1, r2
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f002 fb72 	bl	80062bc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b084      	sub	sp, #16
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
 8003bf2:	4608      	mov	r0, r1
 8003bf4:	4611      	mov	r1, r2
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	70fb      	strb	r3, [r7, #3]
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	803b      	strh	r3, [r7, #0]
 8003c00:	4613      	mov	r3, r2
 8003c02:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003c04:	2300      	movs	r3, #0
 8003c06:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	da0f      	bge.n	8003c30 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	f003 020f 	and.w	r2, r3, #15
 8003c16:	4613      	mov	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	3338      	adds	r3, #56	@ 0x38
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	4413      	add	r3, r2
 8003c24:	3304      	adds	r3, #4
 8003c26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	705a      	strb	r2, [r3, #1]
 8003c2e:	e00f      	b.n	8003c50 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c30:	78fb      	ldrb	r3, [r7, #3]
 8003c32:	f003 020f 	and.w	r2, r3, #15
 8003c36:	4613      	mov	r3, r2
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	4413      	add	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	4413      	add	r3, r2
 8003c46:	3304      	adds	r3, #4
 8003c48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003c50:	78fb      	ldrb	r3, [r7, #3]
 8003c52:	f003 030f 	and.w	r3, r3, #15
 8003c56:	b2da      	uxtb	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003c5c:	883a      	ldrh	r2, [r7, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	78ba      	ldrb	r2, [r7, #2]
 8003c66:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	785b      	ldrb	r3, [r3, #1]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d004      	beq.n	8003c7a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	461a      	mov	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003c7a:	78bb      	ldrb	r3, [r7, #2]
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d102      	bne.n	8003c86 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_PCD_EP_Open+0xaa>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e00e      	b.n	8003cb2 <HAL_PCD_EP_Open+0xc8>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68f9      	ldr	r1, [r7, #12]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f001 fbf2 	bl	800548c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8003cb0:	7afb      	ldrb	r3, [r7, #11]
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003cc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	da0f      	bge.n	8003cee <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cce:	78fb      	ldrb	r3, [r7, #3]
 8003cd0:	f003 020f 	and.w	r2, r3, #15
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	4413      	add	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	3338      	adds	r3, #56	@ 0x38
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	3304      	adds	r3, #4
 8003ce4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	705a      	strb	r2, [r3, #1]
 8003cec:	e00f      	b.n	8003d0e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cee:	78fb      	ldrb	r3, [r7, #3]
 8003cf0:	f003 020f 	and.w	r2, r3, #15
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	4413      	add	r3, r2
 8003d04:	3304      	adds	r3, #4
 8003d06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003d0e:	78fb      	ldrb	r3, [r7, #3]
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	b2da      	uxtb	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d101      	bne.n	8003d28 <HAL_PCD_EP_Close+0x6e>
 8003d24:	2302      	movs	r3, #2
 8003d26:	e00e      	b.n	8003d46 <HAL_PCD_EP_Close+0x8c>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	68f9      	ldr	r1, [r7, #12]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f001 fc30 	bl	800559c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3710      	adds	r7, #16
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b086      	sub	sp, #24
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	60f8      	str	r0, [r7, #12]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d5e:	7afb      	ldrb	r3, [r7, #11]
 8003d60:	f003 020f 	and.w	r2, r3, #15
 8003d64:	4613      	mov	r3, r2
 8003d66:	00db      	lsls	r3, r3, #3
 8003d68:	4413      	add	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	4413      	add	r3, r2
 8003d74:	3304      	adds	r3, #4
 8003d76:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	2200      	movs	r2, #0
 8003d88:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d90:	7afb      	ldrb	r3, [r7, #11]
 8003d92:	f003 030f 	and.w	r3, r3, #15
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d102      	bne.n	8003daa <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003daa:	7afb      	ldrb	r3, [r7, #11]
 8003dac:	f003 030f 	and.w	r3, r3, #15
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d109      	bne.n	8003dc8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6818      	ldr	r0, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	6979      	ldr	r1, [r7, #20]
 8003dc2:	f001 ff0f 	bl	8005be4 <USB_EP0StartXfer>
 8003dc6:	e008      	b.n	8003dda <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6818      	ldr	r0, [r3, #0]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	6979      	ldr	r1, [r7, #20]
 8003dd6:	f001 fcbd 	bl	8005754 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3718      	adds	r7, #24
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	f003 020f 	and.w	r2, r3, #15
 8003df6:	6879      	ldr	r1, [r7, #4]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	00db      	lsls	r3, r3, #3
 8003dfc:	4413      	add	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	440b      	add	r3, r1
 8003e02:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8003e06:	681b      	ldr	r3, [r3, #0]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b086      	sub	sp, #24
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	607a      	str	r2, [r7, #4]
 8003e1e:	603b      	str	r3, [r7, #0]
 8003e20:	460b      	mov	r3, r1
 8003e22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e24:	7afb      	ldrb	r3, [r7, #11]
 8003e26:	f003 020f 	and.w	r2, r3, #15
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	00db      	lsls	r3, r3, #3
 8003e2e:	4413      	add	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	3338      	adds	r3, #56	@ 0x38
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	4413      	add	r3, r2
 8003e38:	3304      	adds	r3, #4
 8003e3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	2201      	movs	r2, #1
 8003e52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e54:	7afb      	ldrb	r3, [r7, #11]
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	691b      	ldr	r3, [r3, #16]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d102      	bne.n	8003e6e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003e6e:	7afb      	ldrb	r3, [r7, #11]
 8003e70:	f003 030f 	and.w	r3, r3, #15
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d109      	bne.n	8003e8c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6818      	ldr	r0, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	461a      	mov	r2, r3
 8003e84:	6979      	ldr	r1, [r7, #20]
 8003e86:	f001 fead 	bl	8005be4 <USB_EP0StartXfer>
 8003e8a:	e008      	b.n	8003e9e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6818      	ldr	r0, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	461a      	mov	r2, r3
 8003e98:	6979      	ldr	r1, [r7, #20]
 8003e9a:	f001 fc5b 	bl	8005754 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3718      	adds	r7, #24
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003eb4:	78fb      	ldrb	r3, [r7, #3]
 8003eb6:	f003 020f 	and.w	r2, r3, #15
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d901      	bls.n	8003ec6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e050      	b.n	8003f68 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ec6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	da0f      	bge.n	8003eee <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ece:	78fb      	ldrb	r3, [r7, #3]
 8003ed0:	f003 020f 	and.w	r2, r3, #15
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	4413      	add	r3, r2
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	3338      	adds	r3, #56	@ 0x38
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	3304      	adds	r3, #4
 8003ee4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	705a      	strb	r2, [r3, #1]
 8003eec:	e00d      	b.n	8003f0a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	4413      	add	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	4413      	add	r3, r2
 8003f00:	3304      	adds	r3, #4
 8003f02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f10:	78fb      	ldrb	r3, [r7, #3]
 8003f12:	f003 030f 	and.w	r3, r3, #15
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d101      	bne.n	8003f2a <HAL_PCD_EP_SetStall+0x82>
 8003f26:	2302      	movs	r3, #2
 8003f28:	e01e      	b.n	8003f68 <HAL_PCD_EP_SetStall+0xc0>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68f9      	ldr	r1, [r7, #12]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f002 f8eb 	bl	8006114 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003f3e:	78fb      	ldrb	r3, [r7, #3]
 8003f40:	f003 030f 	and.w	r3, r3, #15
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d10a      	bne.n	8003f5e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6818      	ldr	r0, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	b2d9      	uxtb	r1, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8003f58:	461a      	mov	r2, r3
 8003f5a:	f002 fadb 	bl	8006514 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003f7c:	78fb      	ldrb	r3, [r7, #3]
 8003f7e:	f003 020f 	and.w	r2, r3, #15
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d901      	bls.n	8003f8e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e042      	b.n	8004014 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003f8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	da0f      	bge.n	8003fb6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f96:	78fb      	ldrb	r3, [r7, #3]
 8003f98:	f003 020f 	and.w	r2, r3, #15
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	4413      	add	r3, r2
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	3338      	adds	r3, #56	@ 0x38
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	4413      	add	r3, r2
 8003faa:	3304      	adds	r3, #4
 8003fac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	705a      	strb	r2, [r3, #1]
 8003fb4:	e00f      	b.n	8003fd6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fb6:	78fb      	ldrb	r3, [r7, #3]
 8003fb8:	f003 020f 	and.w	r2, r3, #15
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	00db      	lsls	r3, r3, #3
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	4413      	add	r3, r2
 8003fcc:	3304      	adds	r3, #4
 8003fce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fdc:	78fb      	ldrb	r3, [r7, #3]
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d101      	bne.n	8003ff6 <HAL_PCD_EP_ClrStall+0x86>
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	e00e      	b.n	8004014 <HAL_PCD_EP_ClrStall+0xa4>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68f9      	ldr	r1, [r7, #12]
 8004004:	4618      	mov	r0, r3
 8004006:	f002 f8f3 	bl	80061f0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3710      	adds	r7, #16
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	460b      	mov	r3, r1
 8004026:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004028:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800402c:	2b00      	cmp	r3, #0
 800402e:	da0c      	bge.n	800404a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004030:	78fb      	ldrb	r3, [r7, #3]
 8004032:	f003 020f 	and.w	r2, r3, #15
 8004036:	4613      	mov	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	4413      	add	r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	3338      	adds	r3, #56	@ 0x38
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	4413      	add	r3, r2
 8004044:	3304      	adds	r3, #4
 8004046:	60fb      	str	r3, [r7, #12]
 8004048:	e00c      	b.n	8004064 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800404a:	78fb      	ldrb	r3, [r7, #3]
 800404c:	f003 020f 	and.w	r2, r3, #15
 8004050:	4613      	mov	r3, r2
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	4413      	add	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	4413      	add	r3, r2
 8004060:	3304      	adds	r3, #4
 8004062:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68f9      	ldr	r1, [r7, #12]
 800406a:	4618      	mov	r0, r3
 800406c:	f001 ff12 	bl	8005e94 <USB_EPStopXfer>
 8004070:	4603      	mov	r3, r0
 8004072:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004074:	7afb      	ldrb	r3, [r7, #11]
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b08a      	sub	sp, #40	@ 0x28
 8004082:	af02      	add	r7, sp, #8
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	4613      	mov	r3, r2
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4413      	add	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	3338      	adds	r3, #56	@ 0x38
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	4413      	add	r3, r2
 80040a2:	3304      	adds	r3, #4
 80040a4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6a1a      	ldr	r2, [r3, #32]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d901      	bls.n	80040b6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e06c      	b.n	8004190 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	699a      	ldr	r2, [r3, #24]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	69fa      	ldr	r2, [r7, #28]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d902      	bls.n	80040d2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	3303      	adds	r3, #3
 80040d6:	089b      	lsrs	r3, r3, #2
 80040d8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80040da:	e02b      	b.n	8004134 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	699a      	ldr	r2, [r3, #24]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	69fa      	ldr	r2, [r7, #28]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d902      	bls.n	80040f8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	3303      	adds	r3, #3
 80040fc:	089b      	lsrs	r3, r3, #2
 80040fe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6919      	ldr	r1, [r3, #16]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	b2da      	uxtb	r2, r3
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004110:	b2db      	uxtb	r3, r3
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	4603      	mov	r3, r0
 8004116:	6978      	ldr	r0, [r7, #20]
 8004118:	f001 ff66 	bl	8005fe8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	691a      	ldr	r2, [r3, #16]
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	441a      	add	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6a1a      	ldr	r2, [r3, #32]
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	441a      	add	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	015a      	lsls	r2, r3, #5
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4413      	add	r3, r2
 800413c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	429a      	cmp	r2, r3
 8004148:	d809      	bhi.n	800415e <PCD_WriteEmptyTxFifo+0xe0>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6a1a      	ldr	r2, [r3, #32]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004152:	429a      	cmp	r2, r3
 8004154:	d203      	bcs.n	800415e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1be      	bne.n	80040dc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	699a      	ldr	r2, [r3, #24]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	429a      	cmp	r2, r3
 8004168:	d811      	bhi.n	800418e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	f003 030f 	and.w	r3, r3, #15
 8004170:	2201      	movs	r2, #1
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800417e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	43db      	mvns	r3, r3
 8004184:	6939      	ldr	r1, [r7, #16]
 8004186:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800418a:	4013      	ands	r3, r2
 800418c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3720      	adds	r7, #32
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b088      	sub	sp, #32
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	333c      	adds	r3, #60	@ 0x3c
 80041b0:	3304      	adds	r3, #4
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	015a      	lsls	r2, r3, #5
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	4413      	add	r3, r2
 80041be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d17b      	bne.n	80042c6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d015      	beq.n	8004204 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	4a61      	ldr	r2, [pc, #388]	@ (8004360 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	f240 80b9 	bls.w	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 80b3 	beq.w	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	015a      	lsls	r2, r3, #5
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	4413      	add	r3, r2
 80041f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041fa:	461a      	mov	r2, r3
 80041fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004200:	6093      	str	r3, [r2, #8]
 8004202:	e0a7      	b.n	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	f003 0320 	and.w	r3, r3, #32
 800420a:	2b00      	cmp	r3, #0
 800420c:	d009      	beq.n	8004222 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	015a      	lsls	r2, r3, #5
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	4413      	add	r3, r2
 8004216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800421a:	461a      	mov	r2, r3
 800421c:	2320      	movs	r3, #32
 800421e:	6093      	str	r3, [r2, #8]
 8004220:	e098      	b.n	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004228:	2b00      	cmp	r3, #0
 800422a:	f040 8093 	bne.w	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	4a4b      	ldr	r2, [pc, #300]	@ (8004360 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d90f      	bls.n	8004256 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00a      	beq.n	8004256 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	015a      	lsls	r2, r3, #5
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	4413      	add	r3, r2
 8004248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800424c:	461a      	mov	r2, r3
 800424e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004252:	6093      	str	r3, [r2, #8]
 8004254:	e07e      	b.n	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	4613      	mov	r3, r2
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	4413      	add	r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	4413      	add	r3, r2
 8004268:	3304      	adds	r3, #4
 800426a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	69da      	ldr	r2, [r3, #28]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	0159      	lsls	r1, r3, #5
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	440b      	add	r3, r1
 8004278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004282:	1ad2      	subs	r2, r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d114      	bne.n	80042b8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d109      	bne.n	80042aa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6818      	ldr	r0, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80042a0:	461a      	mov	r2, r3
 80042a2:	2101      	movs	r1, #1
 80042a4:	f002 f936 	bl	8006514 <USB_EP0_OutStart>
 80042a8:	e006      	b.n	80042b8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	691a      	ldr	r2, [r3, #16]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	441a      	add	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	4619      	mov	r1, r3
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f004 fbfa 	bl	8008ab8 <HAL_PCD_DataOutStageCallback>
 80042c4:	e046      	b.n	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	4a26      	ldr	r2, [pc, #152]	@ (8004364 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d124      	bne.n	8004318 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00a      	beq.n	80042ee <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	015a      	lsls	r2, r3, #5
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	4413      	add	r3, r2
 80042e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042e4:	461a      	mov	r2, r3
 80042e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042ea:	6093      	str	r3, [r2, #8]
 80042ec:	e032      	b.n	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	f003 0320 	and.w	r3, r3, #32
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d008      	beq.n	800430a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	015a      	lsls	r2, r3, #5
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	4413      	add	r3, r2
 8004300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004304:	461a      	mov	r2, r3
 8004306:	2320      	movs	r3, #32
 8004308:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	4619      	mov	r1, r3
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f004 fbd1 	bl	8008ab8 <HAL_PCD_DataOutStageCallback>
 8004316:	e01d      	b.n	8004354 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d114      	bne.n	8004348 <PCD_EP_OutXfrComplete_int+0x1b0>
 800431e:	6879      	ldr	r1, [r7, #4]
 8004320:	683a      	ldr	r2, [r7, #0]
 8004322:	4613      	mov	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4413      	add	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d108      	bne.n	8004348 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6818      	ldr	r0, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004340:	461a      	mov	r2, r3
 8004342:	2100      	movs	r1, #0
 8004344:	f002 f8e6 	bl	8006514 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	4619      	mov	r1, r3
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f004 fbb2 	bl	8008ab8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3720      	adds	r7, #32
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	4f54300a 	.word	0x4f54300a
 8004364:	4f54310a 	.word	0x4f54310a

08004368 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	333c      	adds	r3, #60	@ 0x3c
 8004380:	3304      	adds	r3, #4
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	015a      	lsls	r2, r3, #5
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	4413      	add	r3, r2
 800438e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	4a15      	ldr	r2, [pc, #84]	@ (80043f0 <PCD_EP_OutSetupPacket_int+0x88>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d90e      	bls.n	80043bc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d009      	beq.n	80043bc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	015a      	lsls	r2, r3, #5
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	4413      	add	r3, r2
 80043b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043b4:	461a      	mov	r2, r3
 80043b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043ba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f004 fb69 	bl	8008a94 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4a0a      	ldr	r2, [pc, #40]	@ (80043f0 <PCD_EP_OutSetupPacket_int+0x88>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d90c      	bls.n	80043e4 <PCD_EP_OutSetupPacket_int+0x7c>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d108      	bne.n	80043e4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6818      	ldr	r0, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80043dc:	461a      	mov	r2, r3
 80043de:	2101      	movs	r1, #1
 80043e0:	f002 f898 	bl	8006514 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	4f54300a 	.word	0x4f54300a

080043f4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	460b      	mov	r3, r1
 80043fe:	70fb      	strb	r3, [r7, #3]
 8004400:	4613      	mov	r3, r2
 8004402:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800440c:	78fb      	ldrb	r3, [r7, #3]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d107      	bne.n	8004422 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004412:	883b      	ldrh	r3, [r7, #0]
 8004414:	0419      	lsls	r1, r3, #16
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68ba      	ldr	r2, [r7, #8]
 800441c:	430a      	orrs	r2, r1
 800441e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004420:	e028      	b.n	8004474 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004428:	0c1b      	lsrs	r3, r3, #16
 800442a:	68ba      	ldr	r2, [r7, #8]
 800442c:	4413      	add	r3, r2
 800442e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004430:	2300      	movs	r3, #0
 8004432:	73fb      	strb	r3, [r7, #15]
 8004434:	e00d      	b.n	8004452 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	7bfb      	ldrb	r3, [r7, #15]
 800443c:	3340      	adds	r3, #64	@ 0x40
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	0c1b      	lsrs	r3, r3, #16
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	4413      	add	r3, r2
 800444a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	3301      	adds	r3, #1
 8004450:	73fb      	strb	r3, [r7, #15]
 8004452:	7bfa      	ldrb	r2, [r7, #15]
 8004454:	78fb      	ldrb	r3, [r7, #3]
 8004456:	3b01      	subs	r3, #1
 8004458:	429a      	cmp	r2, r3
 800445a:	d3ec      	bcc.n	8004436 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800445c:	883b      	ldrh	r3, [r7, #0]
 800445e:	0418      	lsls	r0, r3, #16
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6819      	ldr	r1, [r3, #0]
 8004464:	78fb      	ldrb	r3, [r7, #3]
 8004466:	3b01      	subs	r3, #1
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	4302      	orrs	r2, r0
 800446c:	3340      	adds	r3, #64	@ 0x40
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	440b      	add	r3, r1
 8004472:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3714      	adds	r7, #20
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
 800448a:	460b      	mov	r3, r1
 800448c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	887a      	ldrh	r2, [r7, #2]
 8004494:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	460b      	mov	r3, r1
 80044ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e267      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d075      	beq.n	80045c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044da:	4b88      	ldr	r3, [pc, #544]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 030c 	and.w	r3, r3, #12
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	d00c      	beq.n	8004500 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044e6:	4b85      	ldr	r3, [pc, #532]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044ee:	2b08      	cmp	r3, #8
 80044f0:	d112      	bne.n	8004518 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044f2:	4b82      	ldr	r3, [pc, #520]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044fe:	d10b      	bne.n	8004518 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004500:	4b7e      	ldr	r3, [pc, #504]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d05b      	beq.n	80045c4 <HAL_RCC_OscConfig+0x108>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d157      	bne.n	80045c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e242      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004520:	d106      	bne.n	8004530 <HAL_RCC_OscConfig+0x74>
 8004522:	4b76      	ldr	r3, [pc, #472]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a75      	ldr	r2, [pc, #468]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800452c:	6013      	str	r3, [r2, #0]
 800452e:	e01d      	b.n	800456c <HAL_RCC_OscConfig+0xb0>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004538:	d10c      	bne.n	8004554 <HAL_RCC_OscConfig+0x98>
 800453a:	4b70      	ldr	r3, [pc, #448]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a6f      	ldr	r2, [pc, #444]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004540:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004544:	6013      	str	r3, [r2, #0]
 8004546:	4b6d      	ldr	r3, [pc, #436]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a6c      	ldr	r2, [pc, #432]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 800454c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004550:	6013      	str	r3, [r2, #0]
 8004552:	e00b      	b.n	800456c <HAL_RCC_OscConfig+0xb0>
 8004554:	4b69      	ldr	r3, [pc, #420]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a68      	ldr	r2, [pc, #416]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 800455a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800455e:	6013      	str	r3, [r2, #0]
 8004560:	4b66      	ldr	r3, [pc, #408]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a65      	ldr	r2, [pc, #404]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004566:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800456a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d013      	beq.n	800459c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004574:	f7fd fbcc 	bl	8001d10 <HAL_GetTick>
 8004578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457a:	e008      	b.n	800458e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800457c:	f7fd fbc8 	bl	8001d10 <HAL_GetTick>
 8004580:	4602      	mov	r2, r0
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	2b64      	cmp	r3, #100	@ 0x64
 8004588:	d901      	bls.n	800458e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e207      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800458e:	4b5b      	ldr	r3, [pc, #364]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d0f0      	beq.n	800457c <HAL_RCC_OscConfig+0xc0>
 800459a:	e014      	b.n	80045c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800459c:	f7fd fbb8 	bl	8001d10 <HAL_GetTick>
 80045a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045a2:	e008      	b.n	80045b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045a4:	f7fd fbb4 	bl	8001d10 <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b64      	cmp	r3, #100	@ 0x64
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e1f3      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045b6:	4b51      	ldr	r3, [pc, #324]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d1f0      	bne.n	80045a4 <HAL_RCC_OscConfig+0xe8>
 80045c2:	e000      	b.n	80045c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d063      	beq.n	800469a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045d2:	4b4a      	ldr	r3, [pc, #296]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f003 030c 	and.w	r3, r3, #12
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00b      	beq.n	80045f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045de:	4b47      	ldr	r3, [pc, #284]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045e6:	2b08      	cmp	r3, #8
 80045e8:	d11c      	bne.n	8004624 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045ea:	4b44      	ldr	r3, [pc, #272]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d116      	bne.n	8004624 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045f6:	4b41      	ldr	r3, [pc, #260]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d005      	beq.n	800460e <HAL_RCC_OscConfig+0x152>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d001      	beq.n	800460e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e1c7      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800460e:	4b3b      	ldr	r3, [pc, #236]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	4937      	ldr	r1, [pc, #220]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 800461e:	4313      	orrs	r3, r2
 8004620:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004622:	e03a      	b.n	800469a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d020      	beq.n	800466e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800462c:	4b34      	ldr	r3, [pc, #208]	@ (8004700 <HAL_RCC_OscConfig+0x244>)
 800462e:	2201      	movs	r2, #1
 8004630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004632:	f7fd fb6d 	bl	8001d10 <HAL_GetTick>
 8004636:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004638:	e008      	b.n	800464c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800463a:	f7fd fb69 	bl	8001d10 <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	2b02      	cmp	r3, #2
 8004646:	d901      	bls.n	800464c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e1a8      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800464c:	4b2b      	ldr	r3, [pc, #172]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0f0      	beq.n	800463a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004658:	4b28      	ldr	r3, [pc, #160]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	4925      	ldr	r1, [pc, #148]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004668:	4313      	orrs	r3, r2
 800466a:	600b      	str	r3, [r1, #0]
 800466c:	e015      	b.n	800469a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800466e:	4b24      	ldr	r3, [pc, #144]	@ (8004700 <HAL_RCC_OscConfig+0x244>)
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004674:	f7fd fb4c 	bl	8001d10 <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800467c:	f7fd fb48 	bl	8001d10 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b02      	cmp	r3, #2
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e187      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800468e:	4b1b      	ldr	r3, [pc, #108]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1f0      	bne.n	800467c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0308 	and.w	r3, r3, #8
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d036      	beq.n	8004714 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d016      	beq.n	80046dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046ae:	4b15      	ldr	r3, [pc, #84]	@ (8004704 <HAL_RCC_OscConfig+0x248>)
 80046b0:	2201      	movs	r2, #1
 80046b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b4:	f7fd fb2c 	bl	8001d10 <HAL_GetTick>
 80046b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ba:	e008      	b.n	80046ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046bc:	f7fd fb28 	bl	8001d10 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e167      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ce:	4b0b      	ldr	r3, [pc, #44]	@ (80046fc <HAL_RCC_OscConfig+0x240>)
 80046d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0f0      	beq.n	80046bc <HAL_RCC_OscConfig+0x200>
 80046da:	e01b      	b.n	8004714 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046dc:	4b09      	ldr	r3, [pc, #36]	@ (8004704 <HAL_RCC_OscConfig+0x248>)
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046e2:	f7fd fb15 	bl	8001d10 <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046e8:	e00e      	b.n	8004708 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046ea:	f7fd fb11 	bl	8001d10 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d907      	bls.n	8004708 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e150      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
 80046fc:	40023800 	.word	0x40023800
 8004700:	42470000 	.word	0x42470000
 8004704:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004708:	4b88      	ldr	r3, [pc, #544]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 800470a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1ea      	bne.n	80046ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0304 	and.w	r3, r3, #4
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 8097 	beq.w	8004850 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004722:	2300      	movs	r3, #0
 8004724:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004726:	4b81      	ldr	r3, [pc, #516]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 8004728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10f      	bne.n	8004752 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004732:	2300      	movs	r3, #0
 8004734:	60bb      	str	r3, [r7, #8]
 8004736:	4b7d      	ldr	r3, [pc, #500]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	4a7c      	ldr	r2, [pc, #496]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 800473c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004740:	6413      	str	r3, [r2, #64]	@ 0x40
 8004742:	4b7a      	ldr	r3, [pc, #488]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 8004744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800474a:	60bb      	str	r3, [r7, #8]
 800474c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800474e:	2301      	movs	r3, #1
 8004750:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004752:	4b77      	ldr	r3, [pc, #476]	@ (8004930 <HAL_RCC_OscConfig+0x474>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475a:	2b00      	cmp	r3, #0
 800475c:	d118      	bne.n	8004790 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800475e:	4b74      	ldr	r3, [pc, #464]	@ (8004930 <HAL_RCC_OscConfig+0x474>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a73      	ldr	r2, [pc, #460]	@ (8004930 <HAL_RCC_OscConfig+0x474>)
 8004764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800476a:	f7fd fad1 	bl	8001d10 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004770:	e008      	b.n	8004784 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004772:	f7fd facd 	bl	8001d10 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e10c      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004784:	4b6a      	ldr	r3, [pc, #424]	@ (8004930 <HAL_RCC_OscConfig+0x474>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0f0      	beq.n	8004772 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d106      	bne.n	80047a6 <HAL_RCC_OscConfig+0x2ea>
 8004798:	4b64      	ldr	r3, [pc, #400]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 800479a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479c:	4a63      	ldr	r2, [pc, #396]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 800479e:	f043 0301 	orr.w	r3, r3, #1
 80047a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047a4:	e01c      	b.n	80047e0 <HAL_RCC_OscConfig+0x324>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	2b05      	cmp	r3, #5
 80047ac:	d10c      	bne.n	80047c8 <HAL_RCC_OscConfig+0x30c>
 80047ae:	4b5f      	ldr	r3, [pc, #380]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80047b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b2:	4a5e      	ldr	r2, [pc, #376]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80047b4:	f043 0304 	orr.w	r3, r3, #4
 80047b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ba:	4b5c      	ldr	r3, [pc, #368]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80047bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047be:	4a5b      	ldr	r2, [pc, #364]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80047c0:	f043 0301 	orr.w	r3, r3, #1
 80047c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80047c6:	e00b      	b.n	80047e0 <HAL_RCC_OscConfig+0x324>
 80047c8:	4b58      	ldr	r3, [pc, #352]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80047ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047cc:	4a57      	ldr	r2, [pc, #348]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80047ce:	f023 0301 	bic.w	r3, r3, #1
 80047d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047d4:	4b55      	ldr	r3, [pc, #340]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80047d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d8:	4a54      	ldr	r2, [pc, #336]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80047da:	f023 0304 	bic.w	r3, r3, #4
 80047de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d015      	beq.n	8004814 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e8:	f7fd fa92 	bl	8001d10 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ee:	e00a      	b.n	8004806 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047f0:	f7fd fa8e 	bl	8001d10 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fe:	4293      	cmp	r3, r2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e0cb      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004806:	4b49      	ldr	r3, [pc, #292]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 8004808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d0ee      	beq.n	80047f0 <HAL_RCC_OscConfig+0x334>
 8004812:	e014      	b.n	800483e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004814:	f7fd fa7c 	bl	8001d10 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800481a:	e00a      	b.n	8004832 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800481c:	f7fd fa78 	bl	8001d10 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e0b5      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004832:	4b3e      	ldr	r3, [pc, #248]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1ee      	bne.n	800481c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800483e:	7dfb      	ldrb	r3, [r7, #23]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d105      	bne.n	8004850 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004844:	4b39      	ldr	r3, [pc, #228]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 8004846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004848:	4a38      	ldr	r2, [pc, #224]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 800484a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800484e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 80a1 	beq.w	800499c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800485a:	4b34      	ldr	r3, [pc, #208]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 030c 	and.w	r3, r3, #12
 8004862:	2b08      	cmp	r3, #8
 8004864:	d05c      	beq.n	8004920 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	2b02      	cmp	r3, #2
 800486c:	d141      	bne.n	80048f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486e:	4b31      	ldr	r3, [pc, #196]	@ (8004934 <HAL_RCC_OscConfig+0x478>)
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004874:	f7fd fa4c 	bl	8001d10 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800487c:	f7fd fa48 	bl	8001d10 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e087      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488e:	4b27      	ldr	r3, [pc, #156]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	69da      	ldr	r2, [r3, #28]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	431a      	orrs	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a8:	019b      	lsls	r3, r3, #6
 80048aa:	431a      	orrs	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b0:	085b      	lsrs	r3, r3, #1
 80048b2:	3b01      	subs	r3, #1
 80048b4:	041b      	lsls	r3, r3, #16
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048bc:	061b      	lsls	r3, r3, #24
 80048be:	491b      	ldr	r1, [pc, #108]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004934 <HAL_RCC_OscConfig+0x478>)
 80048c6:	2201      	movs	r2, #1
 80048c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ca:	f7fd fa21 	bl	8001d10 <HAL_GetTick>
 80048ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048d0:	e008      	b.n	80048e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048d2:	f7fd fa1d 	bl	8001d10 <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d901      	bls.n	80048e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048e0:	2303      	movs	r3, #3
 80048e2:	e05c      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048e4:	4b11      	ldr	r3, [pc, #68]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d0f0      	beq.n	80048d2 <HAL_RCC_OscConfig+0x416>
 80048f0:	e054      	b.n	800499c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f2:	4b10      	ldr	r3, [pc, #64]	@ (8004934 <HAL_RCC_OscConfig+0x478>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f8:	f7fd fa0a 	bl	8001d10 <HAL_GetTick>
 80048fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048fe:	e008      	b.n	8004912 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004900:	f7fd fa06 	bl	8001d10 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	2b02      	cmp	r3, #2
 800490c:	d901      	bls.n	8004912 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e045      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004912:	4b06      	ldr	r3, [pc, #24]	@ (800492c <HAL_RCC_OscConfig+0x470>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1f0      	bne.n	8004900 <HAL_RCC_OscConfig+0x444>
 800491e:	e03d      	b.n	800499c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d107      	bne.n	8004938 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e038      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
 800492c:	40023800 	.word	0x40023800
 8004930:	40007000 	.word	0x40007000
 8004934:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004938:	4b1b      	ldr	r3, [pc, #108]	@ (80049a8 <HAL_RCC_OscConfig+0x4ec>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d028      	beq.n	8004998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004950:	429a      	cmp	r2, r3
 8004952:	d121      	bne.n	8004998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800495e:	429a      	cmp	r2, r3
 8004960:	d11a      	bne.n	8004998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004968:	4013      	ands	r3, r2
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800496e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004970:	4293      	cmp	r3, r2
 8004972:	d111      	bne.n	8004998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497e:	085b      	lsrs	r3, r3, #1
 8004980:	3b01      	subs	r3, #1
 8004982:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004984:	429a      	cmp	r2, r3
 8004986:	d107      	bne.n	8004998 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004992:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004994:	429a      	cmp	r2, r3
 8004996:	d001      	beq.n	800499c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e000      	b.n	800499e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800499c:	2300      	movs	r3, #0
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3718      	adds	r7, #24
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	40023800 	.word	0x40023800

080049ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d101      	bne.n	80049c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e0cc      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049c0:	4b68      	ldr	r3, [pc, #416]	@ (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d90c      	bls.n	80049e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ce:	4b65      	ldr	r3, [pc, #404]	@ (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	b2d2      	uxtb	r2, r2
 80049d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d6:	4b63      	ldr	r3, [pc, #396]	@ (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0307 	and.w	r3, r3, #7
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d001      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e0b8      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d020      	beq.n	8004a36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0304 	and.w	r3, r3, #4
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d005      	beq.n	8004a0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a00:	4b59      	ldr	r3, [pc, #356]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	4a58      	ldr	r2, [pc, #352]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0308 	and.w	r3, r3, #8
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d005      	beq.n	8004a24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a18:	4b53      	ldr	r3, [pc, #332]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	4a52      	ldr	r2, [pc, #328]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a24:	4b50      	ldr	r3, [pc, #320]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	494d      	ldr	r1, [pc, #308]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d044      	beq.n	8004acc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d107      	bne.n	8004a5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a4a:	4b47      	ldr	r3, [pc, #284]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d119      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e07f      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d003      	beq.n	8004a6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a66:	2b03      	cmp	r3, #3
 8004a68:	d107      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a6a:	4b3f      	ldr	r3, [pc, #252]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d109      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e06f      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7a:	4b3b      	ldr	r3, [pc, #236]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e067      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a8a:	4b37      	ldr	r3, [pc, #220]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f023 0203 	bic.w	r2, r3, #3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	4934      	ldr	r1, [pc, #208]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a9c:	f7fd f938 	bl	8001d10 <HAL_GetTick>
 8004aa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa2:	e00a      	b.n	8004aba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa4:	f7fd f934 	bl	8001d10 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e04f      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aba:	4b2b      	ldr	r3, [pc, #172]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 020c 	and.w	r2, r3, #12
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d1eb      	bne.n	8004aa4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004acc:	4b25      	ldr	r3, [pc, #148]	@ (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0307 	and.w	r3, r3, #7
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d20c      	bcs.n	8004af4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ada:	4b22      	ldr	r3, [pc, #136]	@ (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 8004adc:	683a      	ldr	r2, [r7, #0]
 8004ade:	b2d2      	uxtb	r2, r2
 8004ae0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ae2:	4b20      	ldr	r3, [pc, #128]	@ (8004b64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d001      	beq.n	8004af4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e032      	b.n	8004b5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d008      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b00:	4b19      	ldr	r3, [pc, #100]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	4916      	ldr	r1, [pc, #88]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0308 	and.w	r3, r3, #8
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d009      	beq.n	8004b32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b1e:	4b12      	ldr	r3, [pc, #72]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	490e      	ldr	r1, [pc, #56]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b32:	f000 f821 	bl	8004b78 <HAL_RCC_GetSysClockFreq>
 8004b36:	4602      	mov	r2, r0
 8004b38:	4b0b      	ldr	r3, [pc, #44]	@ (8004b68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	091b      	lsrs	r3, r3, #4
 8004b3e:	f003 030f 	and.w	r3, r3, #15
 8004b42:	490a      	ldr	r1, [pc, #40]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c0>)
 8004b44:	5ccb      	ldrb	r3, [r1, r3]
 8004b46:	fa22 f303 	lsr.w	r3, r2, r3
 8004b4a:	4a09      	ldr	r2, [pc, #36]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c4>)
 8004b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b4e:	4b09      	ldr	r3, [pc, #36]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fd f898 	bl	8001c88 <HAL_InitTick>

  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3710      	adds	r7, #16
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	40023c00 	.word	0x40023c00
 8004b68:	40023800 	.word	0x40023800
 8004b6c:	08009a58 	.word	0x08009a58
 8004b70:	20000000 	.word	0x20000000
 8004b74:	20000004 	.word	0x20000004

08004b78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b7c:	b094      	sub	sp, #80	@ 0x50
 8004b7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b84:	2300      	movs	r3, #0
 8004b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b88:	2300      	movs	r3, #0
 8004b8a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b90:	4b79      	ldr	r3, [pc, #484]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f003 030c 	and.w	r3, r3, #12
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d00d      	beq.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x40>
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	f200 80e1 	bhi.w	8004d64 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <HAL_RCC_GetSysClockFreq+0x34>
 8004ba6:	2b04      	cmp	r3, #4
 8004ba8:	d003      	beq.n	8004bb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004baa:	e0db      	b.n	8004d64 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bac:	4b73      	ldr	r3, [pc, #460]	@ (8004d7c <HAL_RCC_GetSysClockFreq+0x204>)
 8004bae:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004bb0:	e0db      	b.n	8004d6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bb2:	4b73      	ldr	r3, [pc, #460]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x208>)
 8004bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bb6:	e0d8      	b.n	8004d6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bb8:	4b6f      	ldr	r3, [pc, #444]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bc0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bc2:	4b6d      	ldr	r3, [pc, #436]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d063      	beq.n	8004c96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bce:	4b6a      	ldr	r3, [pc, #424]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	099b      	lsrs	r3, r3, #6
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004be0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004be2:	2300      	movs	r3, #0
 8004be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004be6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bea:	4622      	mov	r2, r4
 8004bec:	462b      	mov	r3, r5
 8004bee:	f04f 0000 	mov.w	r0, #0
 8004bf2:	f04f 0100 	mov.w	r1, #0
 8004bf6:	0159      	lsls	r1, r3, #5
 8004bf8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bfc:	0150      	lsls	r0, r2, #5
 8004bfe:	4602      	mov	r2, r0
 8004c00:	460b      	mov	r3, r1
 8004c02:	4621      	mov	r1, r4
 8004c04:	1a51      	subs	r1, r2, r1
 8004c06:	6139      	str	r1, [r7, #16]
 8004c08:	4629      	mov	r1, r5
 8004c0a:	eb63 0301 	sbc.w	r3, r3, r1
 8004c0e:	617b      	str	r3, [r7, #20]
 8004c10:	f04f 0200 	mov.w	r2, #0
 8004c14:	f04f 0300 	mov.w	r3, #0
 8004c18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c1c:	4659      	mov	r1, fp
 8004c1e:	018b      	lsls	r3, r1, #6
 8004c20:	4651      	mov	r1, sl
 8004c22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c26:	4651      	mov	r1, sl
 8004c28:	018a      	lsls	r2, r1, #6
 8004c2a:	4651      	mov	r1, sl
 8004c2c:	ebb2 0801 	subs.w	r8, r2, r1
 8004c30:	4659      	mov	r1, fp
 8004c32:	eb63 0901 	sbc.w	r9, r3, r1
 8004c36:	f04f 0200 	mov.w	r2, #0
 8004c3a:	f04f 0300 	mov.w	r3, #0
 8004c3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c4a:	4690      	mov	r8, r2
 8004c4c:	4699      	mov	r9, r3
 8004c4e:	4623      	mov	r3, r4
 8004c50:	eb18 0303 	adds.w	r3, r8, r3
 8004c54:	60bb      	str	r3, [r7, #8]
 8004c56:	462b      	mov	r3, r5
 8004c58:	eb49 0303 	adc.w	r3, r9, r3
 8004c5c:	60fb      	str	r3, [r7, #12]
 8004c5e:	f04f 0200 	mov.w	r2, #0
 8004c62:	f04f 0300 	mov.w	r3, #0
 8004c66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c6a:	4629      	mov	r1, r5
 8004c6c:	024b      	lsls	r3, r1, #9
 8004c6e:	4621      	mov	r1, r4
 8004c70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c74:	4621      	mov	r1, r4
 8004c76:	024a      	lsls	r2, r1, #9
 8004c78:	4610      	mov	r0, r2
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c7e:	2200      	movs	r2, #0
 8004c80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c88:	f7fb fafa 	bl	8000280 <__aeabi_uldivmod>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	460b      	mov	r3, r1
 8004c90:	4613      	mov	r3, r2
 8004c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c94:	e058      	b.n	8004d48 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c96:	4b38      	ldr	r3, [pc, #224]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	099b      	lsrs	r3, r3, #6
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	4611      	mov	r1, r2
 8004ca2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ca6:	623b      	str	r3, [r7, #32]
 8004ca8:	2300      	movs	r3, #0
 8004caa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004cb0:	4642      	mov	r2, r8
 8004cb2:	464b      	mov	r3, r9
 8004cb4:	f04f 0000 	mov.w	r0, #0
 8004cb8:	f04f 0100 	mov.w	r1, #0
 8004cbc:	0159      	lsls	r1, r3, #5
 8004cbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cc2:	0150      	lsls	r0, r2, #5
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	4641      	mov	r1, r8
 8004cca:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cce:	4649      	mov	r1, r9
 8004cd0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004cd4:	f04f 0200 	mov.w	r2, #0
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ce0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ce4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ce8:	ebb2 040a 	subs.w	r4, r2, sl
 8004cec:	eb63 050b 	sbc.w	r5, r3, fp
 8004cf0:	f04f 0200 	mov.w	r2, #0
 8004cf4:	f04f 0300 	mov.w	r3, #0
 8004cf8:	00eb      	lsls	r3, r5, #3
 8004cfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cfe:	00e2      	lsls	r2, r4, #3
 8004d00:	4614      	mov	r4, r2
 8004d02:	461d      	mov	r5, r3
 8004d04:	4643      	mov	r3, r8
 8004d06:	18e3      	adds	r3, r4, r3
 8004d08:	603b      	str	r3, [r7, #0]
 8004d0a:	464b      	mov	r3, r9
 8004d0c:	eb45 0303 	adc.w	r3, r5, r3
 8004d10:	607b      	str	r3, [r7, #4]
 8004d12:	f04f 0200 	mov.w	r2, #0
 8004d16:	f04f 0300 	mov.w	r3, #0
 8004d1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d1e:	4629      	mov	r1, r5
 8004d20:	028b      	lsls	r3, r1, #10
 8004d22:	4621      	mov	r1, r4
 8004d24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d28:	4621      	mov	r1, r4
 8004d2a:	028a      	lsls	r2, r1, #10
 8004d2c:	4610      	mov	r0, r2
 8004d2e:	4619      	mov	r1, r3
 8004d30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d32:	2200      	movs	r2, #0
 8004d34:	61bb      	str	r3, [r7, #24]
 8004d36:	61fa      	str	r2, [r7, #28]
 8004d38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d3c:	f7fb faa0 	bl	8000280 <__aeabi_uldivmod>
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	4613      	mov	r3, r2
 8004d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d48:	4b0b      	ldr	r3, [pc, #44]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	0c1b      	lsrs	r3, r3, #16
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	3301      	adds	r3, #1
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004d58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d60:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d62:	e002      	b.n	8004d6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d64:	4b05      	ldr	r3, [pc, #20]	@ (8004d7c <HAL_RCC_GetSysClockFreq+0x204>)
 8004d66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3750      	adds	r7, #80	@ 0x50
 8004d70:	46bd      	mov	sp, r7
 8004d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d76:	bf00      	nop
 8004d78:	40023800 	.word	0x40023800
 8004d7c:	00f42400 	.word	0x00f42400
 8004d80:	007a1200 	.word	0x007a1200

08004d84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d84:	b480      	push	{r7}
 8004d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d88:	4b03      	ldr	r3, [pc, #12]	@ (8004d98 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	20000000 	.word	0x20000000

08004d9c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d9c:	b084      	sub	sp, #16
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b084      	sub	sp, #16
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	f107 001c 	add.w	r0, r7, #28
 8004daa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d122      	bne.n	8004dfa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004dc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004ddc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d105      	bne.n	8004dee <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f001 fbee 	bl	80065d0 <USB_CoreReset>
 8004df4:	4603      	mov	r3, r0
 8004df6:	73fb      	strb	r3, [r7, #15]
 8004df8:	e01a      	b.n	8004e30 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f001 fbe2 	bl	80065d0 <USB_CoreReset>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004e10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d106      	bne.n	8004e24 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	639a      	str	r2, [r3, #56]	@ 0x38
 8004e22:	e005      	b.n	8004e30 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e28:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d10b      	bne.n	8004e4e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f043 0206 	orr.w	r2, r3, #6
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f043 0220 	orr.w	r2, r3, #32
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e5a:	b004      	add	sp, #16
 8004e5c:	4770      	bx	lr
	...

08004e60 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b087      	sub	sp, #28
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004e6e:	79fb      	ldrb	r3, [r7, #7]
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d165      	bne.n	8004f40 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	4a41      	ldr	r2, [pc, #260]	@ (8004f7c <USB_SetTurnaroundTime+0x11c>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d906      	bls.n	8004e8a <USB_SetTurnaroundTime+0x2a>
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	4a40      	ldr	r2, [pc, #256]	@ (8004f80 <USB_SetTurnaroundTime+0x120>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d202      	bcs.n	8004e8a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004e84:	230f      	movs	r3, #15
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	e062      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	4a3c      	ldr	r2, [pc, #240]	@ (8004f80 <USB_SetTurnaroundTime+0x120>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d306      	bcc.n	8004ea0 <USB_SetTurnaroundTime+0x40>
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	4a3b      	ldr	r2, [pc, #236]	@ (8004f84 <USB_SetTurnaroundTime+0x124>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d202      	bcs.n	8004ea0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004e9a:	230e      	movs	r3, #14
 8004e9c:	617b      	str	r3, [r7, #20]
 8004e9e:	e057      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	4a38      	ldr	r2, [pc, #224]	@ (8004f84 <USB_SetTurnaroundTime+0x124>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d306      	bcc.n	8004eb6 <USB_SetTurnaroundTime+0x56>
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	4a37      	ldr	r2, [pc, #220]	@ (8004f88 <USB_SetTurnaroundTime+0x128>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d202      	bcs.n	8004eb6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004eb0:	230d      	movs	r3, #13
 8004eb2:	617b      	str	r3, [r7, #20]
 8004eb4:	e04c      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	4a33      	ldr	r2, [pc, #204]	@ (8004f88 <USB_SetTurnaroundTime+0x128>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d306      	bcc.n	8004ecc <USB_SetTurnaroundTime+0x6c>
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	4a32      	ldr	r2, [pc, #200]	@ (8004f8c <USB_SetTurnaroundTime+0x12c>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d802      	bhi.n	8004ecc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004ec6:	230c      	movs	r3, #12
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	e041      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	4a2f      	ldr	r2, [pc, #188]	@ (8004f8c <USB_SetTurnaroundTime+0x12c>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d906      	bls.n	8004ee2 <USB_SetTurnaroundTime+0x82>
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	4a2e      	ldr	r2, [pc, #184]	@ (8004f90 <USB_SetTurnaroundTime+0x130>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d802      	bhi.n	8004ee2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004edc:	230b      	movs	r3, #11
 8004ede:	617b      	str	r3, [r7, #20]
 8004ee0:	e036      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	4a2a      	ldr	r2, [pc, #168]	@ (8004f90 <USB_SetTurnaroundTime+0x130>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d906      	bls.n	8004ef8 <USB_SetTurnaroundTime+0x98>
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	4a29      	ldr	r2, [pc, #164]	@ (8004f94 <USB_SetTurnaroundTime+0x134>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d802      	bhi.n	8004ef8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004ef2:	230a      	movs	r3, #10
 8004ef4:	617b      	str	r3, [r7, #20]
 8004ef6:	e02b      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	4a26      	ldr	r2, [pc, #152]	@ (8004f94 <USB_SetTurnaroundTime+0x134>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d906      	bls.n	8004f0e <USB_SetTurnaroundTime+0xae>
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	4a25      	ldr	r2, [pc, #148]	@ (8004f98 <USB_SetTurnaroundTime+0x138>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d202      	bcs.n	8004f0e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004f08:	2309      	movs	r3, #9
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	e020      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	4a21      	ldr	r2, [pc, #132]	@ (8004f98 <USB_SetTurnaroundTime+0x138>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d306      	bcc.n	8004f24 <USB_SetTurnaroundTime+0xc4>
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4a20      	ldr	r2, [pc, #128]	@ (8004f9c <USB_SetTurnaroundTime+0x13c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d802      	bhi.n	8004f24 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004f1e:	2308      	movs	r3, #8
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	e015      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	4a1d      	ldr	r2, [pc, #116]	@ (8004f9c <USB_SetTurnaroundTime+0x13c>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d906      	bls.n	8004f3a <USB_SetTurnaroundTime+0xda>
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa0 <USB_SetTurnaroundTime+0x140>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d202      	bcs.n	8004f3a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004f34:	2307      	movs	r3, #7
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	e00a      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004f3a:	2306      	movs	r3, #6
 8004f3c:	617b      	str	r3, [r7, #20]
 8004f3e:	e007      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004f40:	79fb      	ldrb	r3, [r7, #7]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d102      	bne.n	8004f4c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004f46:	2309      	movs	r3, #9
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	e001      	b.n	8004f50 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004f4c:	2309      	movs	r3, #9
 8004f4e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	68da      	ldr	r2, [r3, #12]
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	029b      	lsls	r3, r3, #10
 8004f64:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	371c      	adds	r7, #28
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	00d8acbf 	.word	0x00d8acbf
 8004f80:	00e4e1c0 	.word	0x00e4e1c0
 8004f84:	00f42400 	.word	0x00f42400
 8004f88:	01067380 	.word	0x01067380
 8004f8c:	011a499f 	.word	0x011a499f
 8004f90:	01312cff 	.word	0x01312cff
 8004f94:	014ca43f 	.word	0x014ca43f
 8004f98:	016e3600 	.word	0x016e3600
 8004f9c:	01a6ab1f 	.word	0x01a6ab1f
 8004fa0:	01e84800 	.word	0x01e84800

08004fa4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f043 0201 	orr.w	r2, r3, #1
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b083      	sub	sp, #12
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f023 0201 	bic.w	r2, r3, #1
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005004:	78fb      	ldrb	r3, [r7, #3]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d115      	bne.n	8005036 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005016:	2001      	movs	r0, #1
 8005018:	f7fc fe86 	bl	8001d28 <HAL_Delay>
      ms++;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3301      	adds	r3, #1
 8005020:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f001 fa45 	bl	80064b2 <USB_GetMode>
 8005028:	4603      	mov	r3, r0
 800502a:	2b01      	cmp	r3, #1
 800502c:	d01e      	beq.n	800506c <USB_SetCurrentMode+0x84>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2b31      	cmp	r3, #49	@ 0x31
 8005032:	d9f0      	bls.n	8005016 <USB_SetCurrentMode+0x2e>
 8005034:	e01a      	b.n	800506c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005036:	78fb      	ldrb	r3, [r7, #3]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d115      	bne.n	8005068 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005048:	2001      	movs	r0, #1
 800504a:	f7fc fe6d 	bl	8001d28 <HAL_Delay>
      ms++;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3301      	adds	r3, #1
 8005052:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f001 fa2c 	bl	80064b2 <USB_GetMode>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d005      	beq.n	800506c <USB_SetCurrentMode+0x84>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2b31      	cmp	r3, #49	@ 0x31
 8005064:	d9f0      	bls.n	8005048 <USB_SetCurrentMode+0x60>
 8005066:	e001      	b.n	800506c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e005      	b.n	8005078 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2b32      	cmp	r3, #50	@ 0x32
 8005070:	d101      	bne.n	8005076 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e000      	b.n	8005078 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005080:	b084      	sub	sp, #16
 8005082:	b580      	push	{r7, lr}
 8005084:	b086      	sub	sp, #24
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
 800508a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800508e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005092:	2300      	movs	r3, #0
 8005094:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800509a:	2300      	movs	r3, #0
 800509c:	613b      	str	r3, [r7, #16]
 800509e:	e009      	b.n	80050b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	3340      	adds	r3, #64	@ 0x40
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	2200      	movs	r2, #0
 80050ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	3301      	adds	r3, #1
 80050b2:	613b      	str	r3, [r7, #16]
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	2b0e      	cmp	r3, #14
 80050b8:	d9f2      	bls.n	80050a0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80050ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d11c      	bne.n	80050fa <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050ce:	f043 0302 	orr.w	r3, r3, #2
 80050d2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e4:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f0:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80050f8:	e00b      	b.n	8005112 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005118:	461a      	mov	r2, r3
 800511a:	2300      	movs	r3, #0
 800511c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005124:	4619      	mov	r1, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800512c:	461a      	mov	r2, r3
 800512e:	680b      	ldr	r3, [r1, #0]
 8005130:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005134:	2b01      	cmp	r3, #1
 8005136:	d10c      	bne.n	8005152 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800513a:	2b00      	cmp	r3, #0
 800513c:	d104      	bne.n	8005148 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800513e:	2100      	movs	r1, #0
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 f965 	bl	8005410 <USB_SetDevSpeed>
 8005146:	e008      	b.n	800515a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005148:	2101      	movs	r1, #1
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f960 	bl	8005410 <USB_SetDevSpeed>
 8005150:	e003      	b.n	800515a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005152:	2103      	movs	r1, #3
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f95b 	bl	8005410 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800515a:	2110      	movs	r1, #16
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f8f3 	bl	8005348 <USB_FlushTxFifo>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f000 f91f 	bl	80053b0 <USB_FlushRxFifo>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005182:	461a      	mov	r2, r3
 8005184:	2300      	movs	r3, #0
 8005186:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800518e:	461a      	mov	r2, r3
 8005190:	2300      	movs	r3, #0
 8005192:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800519a:	461a      	mov	r2, r3
 800519c:	2300      	movs	r3, #0
 800519e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051a0:	2300      	movs	r3, #0
 80051a2:	613b      	str	r3, [r7, #16]
 80051a4:	e043      	b.n	800522e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	015a      	lsls	r2, r3, #5
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4413      	add	r3, r2
 80051ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051bc:	d118      	bne.n	80051f0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10a      	bne.n	80051da <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	015a      	lsls	r2, r3, #5
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	4413      	add	r3, r2
 80051cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051d0:	461a      	mov	r2, r3
 80051d2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80051d6:	6013      	str	r3, [r2, #0]
 80051d8:	e013      	b.n	8005202 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	015a      	lsls	r2, r3, #5
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	4413      	add	r3, r2
 80051e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051e6:	461a      	mov	r2, r3
 80051e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80051ec:	6013      	str	r3, [r2, #0]
 80051ee:	e008      	b.n	8005202 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	015a      	lsls	r2, r3, #5
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	4413      	add	r3, r2
 80051f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051fc:	461a      	mov	r2, r3
 80051fe:	2300      	movs	r3, #0
 8005200:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	015a      	lsls	r2, r3, #5
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	4413      	add	r3, r2
 800520a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800520e:	461a      	mov	r2, r3
 8005210:	2300      	movs	r3, #0
 8005212:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	015a      	lsls	r2, r3, #5
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	4413      	add	r3, r2
 800521c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005220:	461a      	mov	r2, r3
 8005222:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005226:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	3301      	adds	r3, #1
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	429a      	cmp	r2, r3
 8005234:	d3b7      	bcc.n	80051a6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005236:	2300      	movs	r3, #0
 8005238:	613b      	str	r3, [r7, #16]
 800523a:	e043      	b.n	80052c4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	015a      	lsls	r2, r3, #5
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	4413      	add	r3, r2
 8005244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800524e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005252:	d118      	bne.n	8005286 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10a      	bne.n	8005270 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005266:	461a      	mov	r2, r3
 8005268:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800526c:	6013      	str	r3, [r2, #0]
 800526e:	e013      	b.n	8005298 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	015a      	lsls	r2, r3, #5
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	4413      	add	r3, r2
 8005278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800527c:	461a      	mov	r2, r3
 800527e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	e008      	b.n	8005298 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	4413      	add	r3, r2
 800528e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005292:	461a      	mov	r2, r3
 8005294:	2300      	movs	r3, #0
 8005296:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	015a      	lsls	r2, r3, #5
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	4413      	add	r3, r2
 80052a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052a4:	461a      	mov	r2, r3
 80052a6:	2300      	movs	r3, #0
 80052a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	015a      	lsls	r2, r3, #5
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	4413      	add	r3, r2
 80052b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052b6:	461a      	mov	r2, r3
 80052b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	3301      	adds	r3, #1
 80052c2:	613b      	str	r3, [r7, #16]
 80052c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d3b7      	bcc.n	800523c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052de:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80052ec:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80052ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d105      	bne.n	8005300 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	f043 0210 	orr.w	r2, r3, #16
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	699a      	ldr	r2, [r3, #24]
 8005304:	4b0f      	ldr	r3, [pc, #60]	@ (8005344 <USB_DevInit+0x2c4>)
 8005306:	4313      	orrs	r3, r2
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800530c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800530e:	2b00      	cmp	r3, #0
 8005310:	d005      	beq.n	800531e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	f043 0208 	orr.w	r2, r3, #8
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800531e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005320:	2b01      	cmp	r3, #1
 8005322:	d107      	bne.n	8005334 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800532c:	f043 0304 	orr.w	r3, r3, #4
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005334:	7dfb      	ldrb	r3, [r7, #23]
}
 8005336:	4618      	mov	r0, r3
 8005338:	3718      	adds	r7, #24
 800533a:	46bd      	mov	sp, r7
 800533c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005340:	b004      	add	sp, #16
 8005342:	4770      	bx	lr
 8005344:	803c3800 	.word	0x803c3800

08005348 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005352:	2300      	movs	r3, #0
 8005354:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	3301      	adds	r3, #1
 800535a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	4a13      	ldr	r2, [pc, #76]	@ (80053ac <USB_FlushTxFifo+0x64>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d901      	bls.n	8005368 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e01b      	b.n	80053a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	2b00      	cmp	r3, #0
 800536e:	daf2      	bge.n	8005356 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	019b      	lsls	r3, r3, #6
 8005378:	f043 0220 	orr.w	r2, r3, #32
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	3301      	adds	r3, #1
 8005384:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	4a08      	ldr	r2, [pc, #32]	@ (80053ac <USB_FlushTxFifo+0x64>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d901      	bls.n	8005392 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e006      	b.n	80053a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	f003 0320 	and.w	r3, r3, #32
 800539a:	2b20      	cmp	r3, #32
 800539c:	d0f0      	beq.n	8005380 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800539e:	2300      	movs	r3, #0
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr
 80053ac:	00030d40 	.word	0x00030d40

080053b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053b8:	2300      	movs	r3, #0
 80053ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	3301      	adds	r3, #1
 80053c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	4a11      	ldr	r2, [pc, #68]	@ (800540c <USB_FlushRxFifo+0x5c>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d901      	bls.n	80053ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e018      	b.n	8005400 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	daf2      	bge.n	80053bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80053d6:	2300      	movs	r3, #0
 80053d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2210      	movs	r2, #16
 80053de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	3301      	adds	r3, #1
 80053e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4a08      	ldr	r2, [pc, #32]	@ (800540c <USB_FlushRxFifo+0x5c>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d901      	bls.n	80053f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e006      	b.n	8005400 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	f003 0310 	and.w	r3, r3, #16
 80053fa:	2b10      	cmp	r3, #16
 80053fc:	d0f0      	beq.n	80053e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80053fe:	2300      	movs	r3, #0
}
 8005400:	4618      	mov	r0, r3
 8005402:	3714      	adds	r7, #20
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr
 800540c:	00030d40 	.word	0x00030d40

08005410 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005410:	b480      	push	{r7}
 8005412:	b085      	sub	sp, #20
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	460b      	mov	r3, r1
 800541a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	78fb      	ldrb	r3, [r7, #3]
 800542a:	68f9      	ldr	r1, [r7, #12]
 800542c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005430:	4313      	orrs	r3, r2
 8005432:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr

08005442 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005442:	b480      	push	{r7}
 8005444:	b087      	sub	sp, #28
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 0306 	and.w	r3, r3, #6
 800545a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d102      	bne.n	8005468 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005462:	2300      	movs	r3, #0
 8005464:	75fb      	strb	r3, [r7, #23]
 8005466:	e00a      	b.n	800547e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2b02      	cmp	r3, #2
 800546c:	d002      	beq.n	8005474 <USB_GetDevSpeed+0x32>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2b06      	cmp	r3, #6
 8005472:	d102      	bne.n	800547a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005474:	2302      	movs	r3, #2
 8005476:	75fb      	strb	r3, [r7, #23]
 8005478:	e001      	b.n	800547e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800547a:	230f      	movs	r3, #15
 800547c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800547e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005480:	4618      	mov	r0, r3
 8005482:	371c      	adds	r7, #28
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	785b      	ldrb	r3, [r3, #1]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d13a      	bne.n	800551e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054ae:	69da      	ldr	r2, [r3, #28]
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	f003 030f 	and.w	r3, r3, #15
 80054b8:	2101      	movs	r1, #1
 80054ba:	fa01 f303 	lsl.w	r3, r1, r3
 80054be:	b29b      	uxth	r3, r3
 80054c0:	68f9      	ldr	r1, [r7, #12]
 80054c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054c6:	4313      	orrs	r3, r2
 80054c8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	015a      	lsls	r2, r3, #5
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	4413      	add	r3, r2
 80054d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d155      	bne.n	800558c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	015a      	lsls	r2, r3, #5
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	4413      	add	r3, r2
 80054e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	791b      	ldrb	r3, [r3, #4]
 80054fa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80054fc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	059b      	lsls	r3, r3, #22
 8005502:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005504:	4313      	orrs	r3, r2
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	0151      	lsls	r1, r2, #5
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	440a      	add	r2, r1
 800550e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005512:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005516:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800551a:	6013      	str	r3, [r2, #0]
 800551c:	e036      	b.n	800558c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005524:	69da      	ldr	r2, [r3, #28]
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	781b      	ldrb	r3, [r3, #0]
 800552a:	f003 030f 	and.w	r3, r3, #15
 800552e:	2101      	movs	r1, #1
 8005530:	fa01 f303 	lsl.w	r3, r1, r3
 8005534:	041b      	lsls	r3, r3, #16
 8005536:	68f9      	ldr	r1, [r7, #12]
 8005538:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800553c:	4313      	orrs	r3, r2
 800553e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	015a      	lsls	r2, r3, #5
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	4413      	add	r3, r2
 8005548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d11a      	bne.n	800558c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	015a      	lsls	r2, r3, #5
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	4413      	add	r3, r2
 800555e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	791b      	ldrb	r3, [r3, #4]
 8005570:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005572:	430b      	orrs	r3, r1
 8005574:	4313      	orrs	r3, r2
 8005576:	68ba      	ldr	r2, [r7, #8]
 8005578:	0151      	lsls	r1, r2, #5
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	440a      	add	r2, r1
 800557e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800558a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3714      	adds	r7, #20
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
	...

0800559c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	785b      	ldrb	r3, [r3, #1]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d161      	bne.n	800567c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	015a      	lsls	r2, r3, #5
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4413      	add	r3, r2
 80055c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055ce:	d11f      	bne.n	8005610 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	015a      	lsls	r2, r3, #5
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	4413      	add	r3, r2
 80055d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	0151      	lsls	r1, r2, #5
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	440a      	add	r2, r1
 80055e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80055ee:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	015a      	lsls	r2, r3, #5
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	4413      	add	r3, r2
 80055f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	0151      	lsls	r1, r2, #5
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	440a      	add	r2, r1
 8005606:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800560a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800560e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005616:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	f003 030f 	and.w	r3, r3, #15
 8005620:	2101      	movs	r1, #1
 8005622:	fa01 f303 	lsl.w	r3, r1, r3
 8005626:	b29b      	uxth	r3, r3
 8005628:	43db      	mvns	r3, r3
 800562a:	68f9      	ldr	r1, [r7, #12]
 800562c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005630:	4013      	ands	r3, r2
 8005632:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800563a:	69da      	ldr	r2, [r3, #28]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	f003 030f 	and.w	r3, r3, #15
 8005644:	2101      	movs	r1, #1
 8005646:	fa01 f303 	lsl.w	r3, r1, r3
 800564a:	b29b      	uxth	r3, r3
 800564c:	43db      	mvns	r3, r3
 800564e:	68f9      	ldr	r1, [r7, #12]
 8005650:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005654:	4013      	ands	r3, r2
 8005656:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	015a      	lsls	r2, r3, #5
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	4413      	add	r3, r2
 8005660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	0159      	lsls	r1, r3, #5
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	440b      	add	r3, r1
 800566e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005672:	4619      	mov	r1, r3
 8005674:	4b35      	ldr	r3, [pc, #212]	@ (800574c <USB_DeactivateEndpoint+0x1b0>)
 8005676:	4013      	ands	r3, r2
 8005678:	600b      	str	r3, [r1, #0]
 800567a:	e060      	b.n	800573e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	015a      	lsls	r2, r3, #5
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	4413      	add	r3, r2
 8005684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800568e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005692:	d11f      	bne.n	80056d4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	015a      	lsls	r2, r3, #5
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	4413      	add	r3, r2
 800569c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	0151      	lsls	r1, r2, #5
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	440a      	add	r2, r1
 80056aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056ae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80056b2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	015a      	lsls	r2, r3, #5
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	4413      	add	r3, r2
 80056bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68ba      	ldr	r2, [r7, #8]
 80056c4:	0151      	lsls	r1, r2, #5
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	440a      	add	r2, r1
 80056ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	f003 030f 	and.w	r3, r3, #15
 80056e4:	2101      	movs	r1, #1
 80056e6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ea:	041b      	lsls	r3, r3, #16
 80056ec:	43db      	mvns	r3, r3
 80056ee:	68f9      	ldr	r1, [r7, #12]
 80056f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056f4:	4013      	ands	r3, r2
 80056f6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056fe:	69da      	ldr	r2, [r3, #28]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	f003 030f 	and.w	r3, r3, #15
 8005708:	2101      	movs	r1, #1
 800570a:	fa01 f303 	lsl.w	r3, r1, r3
 800570e:	041b      	lsls	r3, r3, #16
 8005710:	43db      	mvns	r3, r3
 8005712:	68f9      	ldr	r1, [r7, #12]
 8005714:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005718:	4013      	ands	r3, r2
 800571a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	015a      	lsls	r2, r3, #5
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	4413      	add	r3, r2
 8005724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	0159      	lsls	r1, r3, #5
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	440b      	add	r3, r1
 8005732:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005736:	4619      	mov	r1, r3
 8005738:	4b05      	ldr	r3, [pc, #20]	@ (8005750 <USB_DeactivateEndpoint+0x1b4>)
 800573a:	4013      	ands	r3, r2
 800573c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3714      	adds	r7, #20
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	ec337800 	.word	0xec337800
 8005750:	eff37800 	.word	0xeff37800

08005754 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08a      	sub	sp, #40	@ 0x28
 8005758:	af02      	add	r7, sp, #8
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	4613      	mov	r3, r2
 8005760:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	785b      	ldrb	r3, [r3, #1]
 8005770:	2b01      	cmp	r3, #1
 8005772:	f040 815c 	bne.w	8005a2e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d132      	bne.n	80057e4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	015a      	lsls	r2, r3, #5
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	4413      	add	r3, r2
 8005786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	69ba      	ldr	r2, [r7, #24]
 800578e:	0151      	lsls	r1, r2, #5
 8005790:	69fa      	ldr	r2, [r7, #28]
 8005792:	440a      	add	r2, r1
 8005794:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005798:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800579c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80057a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	015a      	lsls	r2, r3, #5
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	4413      	add	r3, r2
 80057aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057ae:	691b      	ldr	r3, [r3, #16]
 80057b0:	69ba      	ldr	r2, [r7, #24]
 80057b2:	0151      	lsls	r1, r2, #5
 80057b4:	69fa      	ldr	r2, [r7, #28]
 80057b6:	440a      	add	r2, r1
 80057b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80057c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	015a      	lsls	r2, r3, #5
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	4413      	add	r3, r2
 80057ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	69ba      	ldr	r2, [r7, #24]
 80057d2:	0151      	lsls	r1, r2, #5
 80057d4:	69fa      	ldr	r2, [r7, #28]
 80057d6:	440a      	add	r2, r1
 80057d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057dc:	0cdb      	lsrs	r3, r3, #19
 80057de:	04db      	lsls	r3, r3, #19
 80057e0:	6113      	str	r3, [r2, #16]
 80057e2:	e074      	b.n	80058ce <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	015a      	lsls	r2, r3, #5
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	4413      	add	r3, r2
 80057ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	0151      	lsls	r1, r2, #5
 80057f6:	69fa      	ldr	r2, [r7, #28]
 80057f8:	440a      	add	r2, r1
 80057fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057fe:	0cdb      	lsrs	r3, r3, #19
 8005800:	04db      	lsls	r3, r3, #19
 8005802:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	015a      	lsls	r2, r3, #5
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	4413      	add	r3, r2
 800580c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	69ba      	ldr	r2, [r7, #24]
 8005814:	0151      	lsls	r1, r2, #5
 8005816:	69fa      	ldr	r2, [r7, #28]
 8005818:	440a      	add	r2, r1
 800581a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800581e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005822:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005826:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	015a      	lsls	r2, r3, #5
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	4413      	add	r3, r2
 8005830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005834:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	6999      	ldr	r1, [r3, #24]
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	440b      	add	r3, r1
 8005840:	1e59      	subs	r1, r3, #1
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	fbb1 f3f3 	udiv	r3, r1, r3
 800584a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800584c:	4b9d      	ldr	r3, [pc, #628]	@ (8005ac4 <USB_EPStartXfer+0x370>)
 800584e:	400b      	ands	r3, r1
 8005850:	69b9      	ldr	r1, [r7, #24]
 8005852:	0148      	lsls	r0, r1, #5
 8005854:	69f9      	ldr	r1, [r7, #28]
 8005856:	4401      	add	r1, r0
 8005858:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800585c:	4313      	orrs	r3, r2
 800585e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	015a      	lsls	r2, r3, #5
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	4413      	add	r3, r2
 8005868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800586c:	691a      	ldr	r2, [r3, #16]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005876:	69b9      	ldr	r1, [r7, #24]
 8005878:	0148      	lsls	r0, r1, #5
 800587a:	69f9      	ldr	r1, [r7, #28]
 800587c:	4401      	add	r1, r0
 800587e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005882:	4313      	orrs	r3, r2
 8005884:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	791b      	ldrb	r3, [r3, #4]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d11f      	bne.n	80058ce <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	015a      	lsls	r2, r3, #5
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	4413      	add	r3, r2
 8005896:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	0151      	lsls	r1, r2, #5
 80058a0:	69fa      	ldr	r2, [r7, #28]
 80058a2:	440a      	add	r2, r1
 80058a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058a8:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80058ac:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	015a      	lsls	r2, r3, #5
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	4413      	add	r3, r2
 80058b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	0151      	lsls	r1, r2, #5
 80058c0:	69fa      	ldr	r2, [r7, #28]
 80058c2:	440a      	add	r2, r1
 80058c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80058cc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80058ce:	79fb      	ldrb	r3, [r7, #7]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d14b      	bne.n	800596c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d009      	beq.n	80058f0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	015a      	lsls	r2, r3, #5
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	4413      	add	r3, r2
 80058e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058e8:	461a      	mov	r2, r3
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	791b      	ldrb	r3, [r3, #4]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d128      	bne.n	800594a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005904:	2b00      	cmp	r3, #0
 8005906:	d110      	bne.n	800592a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	015a      	lsls	r2, r3, #5
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	4413      	add	r3, r2
 8005910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	69ba      	ldr	r2, [r7, #24]
 8005918:	0151      	lsls	r1, r2, #5
 800591a:	69fa      	ldr	r2, [r7, #28]
 800591c:	440a      	add	r2, r1
 800591e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005922:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005926:	6013      	str	r3, [r2, #0]
 8005928:	e00f      	b.n	800594a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	015a      	lsls	r2, r3, #5
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	4413      	add	r3, r2
 8005932:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	69ba      	ldr	r2, [r7, #24]
 800593a:	0151      	lsls	r1, r2, #5
 800593c:	69fa      	ldr	r2, [r7, #28]
 800593e:	440a      	add	r2, r1
 8005940:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005948:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	015a      	lsls	r2, r3, #5
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	4413      	add	r3, r2
 8005952:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	69ba      	ldr	r2, [r7, #24]
 800595a:	0151      	lsls	r1, r2, #5
 800595c:	69fa      	ldr	r2, [r7, #28]
 800595e:	440a      	add	r2, r1
 8005960:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005964:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	e133      	b.n	8005bd4 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	015a      	lsls	r2, r3, #5
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	4413      	add	r3, r2
 8005974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	69ba      	ldr	r2, [r7, #24]
 800597c:	0151      	lsls	r1, r2, #5
 800597e:	69fa      	ldr	r2, [r7, #28]
 8005980:	440a      	add	r2, r1
 8005982:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005986:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800598a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	791b      	ldrb	r3, [r3, #4]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d015      	beq.n	80059c0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 811b 	beq.w	8005bd4 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	2101      	movs	r1, #1
 80059b0:	fa01 f303 	lsl.w	r3, r1, r3
 80059b4:	69f9      	ldr	r1, [r7, #28]
 80059b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059ba:	4313      	orrs	r3, r2
 80059bc:	634b      	str	r3, [r1, #52]	@ 0x34
 80059be:	e109      	b.n	8005bd4 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d110      	bne.n	80059f2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80059d0:	69bb      	ldr	r3, [r7, #24]
 80059d2:	015a      	lsls	r2, r3, #5
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	4413      	add	r3, r2
 80059d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	0151      	lsls	r1, r2, #5
 80059e2:	69fa      	ldr	r2, [r7, #28]
 80059e4:	440a      	add	r2, r1
 80059e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80059ee:	6013      	str	r3, [r2, #0]
 80059f0:	e00f      	b.n	8005a12 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	015a      	lsls	r2, r3, #5
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	4413      	add	r3, r2
 80059fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	0151      	lsls	r1, r2, #5
 8005a04:	69fa      	ldr	r2, [r7, #28]
 8005a06:	440a      	add	r2, r1
 8005a08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a10:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	6919      	ldr	r1, [r3, #16]
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	781a      	ldrb	r2, [r3, #0]
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	b298      	uxth	r0, r3
 8005a20:	79fb      	ldrb	r3, [r7, #7]
 8005a22:	9300      	str	r3, [sp, #0]
 8005a24:	4603      	mov	r3, r0
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f000 fade 	bl	8005fe8 <USB_WritePacket>
 8005a2c:	e0d2      	b.n	8005bd4 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	015a      	lsls	r2, r3, #5
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	4413      	add	r3, r2
 8005a36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	69ba      	ldr	r2, [r7, #24]
 8005a3e:	0151      	lsls	r1, r2, #5
 8005a40:	69fa      	ldr	r2, [r7, #28]
 8005a42:	440a      	add	r2, r1
 8005a44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a48:	0cdb      	lsrs	r3, r3, #19
 8005a4a:	04db      	lsls	r3, r3, #19
 8005a4c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	0151      	lsls	r1, r2, #5
 8005a60:	69fa      	ldr	r2, [r7, #28]
 8005a62:	440a      	add	r2, r1
 8005a64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a68:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005a6c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005a70:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d126      	bne.n	8005ac8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	015a      	lsls	r2, r3, #5
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	4413      	add	r3, r2
 8005a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a86:	691a      	ldr	r2, [r3, #16]
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a90:	69b9      	ldr	r1, [r7, #24]
 8005a92:	0148      	lsls	r0, r1, #5
 8005a94:	69f9      	ldr	r1, [r7, #28]
 8005a96:	4401      	add	r1, r0
 8005a98:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	0151      	lsls	r1, r2, #5
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	440a      	add	r2, r1
 8005ab6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005aba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005abe:	6113      	str	r3, [r2, #16]
 8005ac0:	e03a      	b.n	8005b38 <USB_EPStartXfer+0x3e4>
 8005ac2:	bf00      	nop
 8005ac4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	699a      	ldr	r2, [r3, #24]
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	1e5a      	subs	r2, r3, #1
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005adc:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	8afa      	ldrh	r2, [r7, #22]
 8005ae4:	fb03 f202 	mul.w	r2, r3, r2
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	015a      	lsls	r2, r3, #5
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	4413      	add	r3, r2
 8005af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005af8:	691a      	ldr	r2, [r3, #16]
 8005afa:	8afb      	ldrh	r3, [r7, #22]
 8005afc:	04d9      	lsls	r1, r3, #19
 8005afe:	4b38      	ldr	r3, [pc, #224]	@ (8005be0 <USB_EPStartXfer+0x48c>)
 8005b00:	400b      	ands	r3, r1
 8005b02:	69b9      	ldr	r1, [r7, #24]
 8005b04:	0148      	lsls	r0, r1, #5
 8005b06:	69f9      	ldr	r1, [r7, #28]
 8005b08:	4401      	add	r1, r0
 8005b0a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	015a      	lsls	r2, r3, #5
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	4413      	add	r3, r2
 8005b1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b1e:	691a      	ldr	r2, [r3, #16]
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b28:	69b9      	ldr	r1, [r7, #24]
 8005b2a:	0148      	lsls	r0, r1, #5
 8005b2c:	69f9      	ldr	r1, [r7, #28]
 8005b2e:	4401      	add	r1, r0
 8005b30:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005b34:	4313      	orrs	r3, r2
 8005b36:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005b38:	79fb      	ldrb	r3, [r7, #7]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d10d      	bne.n	8005b5a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d009      	beq.n	8005b5a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	6919      	ldr	r1, [r3, #16]
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	015a      	lsls	r2, r3, #5
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	4413      	add	r3, r2
 8005b52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b56:	460a      	mov	r2, r1
 8005b58:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	791b      	ldrb	r3, [r3, #4]
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d128      	bne.n	8005bb4 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d110      	bne.n	8005b94 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	015a      	lsls	r2, r3, #5
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	4413      	add	r3, r2
 8005b7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	0151      	lsls	r1, r2, #5
 8005b84:	69fa      	ldr	r2, [r7, #28]
 8005b86:	440a      	add	r2, r1
 8005b88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b8c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b90:	6013      	str	r3, [r2, #0]
 8005b92:	e00f      	b.n	8005bb4 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	015a      	lsls	r2, r3, #5
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	4413      	add	r3, r2
 8005b9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	69ba      	ldr	r2, [r7, #24]
 8005ba4:	0151      	lsls	r1, r2, #5
 8005ba6:	69fa      	ldr	r2, [r7, #28]
 8005ba8:	440a      	add	r2, r1
 8005baa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bb2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	015a      	lsls	r2, r3, #5
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	69ba      	ldr	r2, [r7, #24]
 8005bc4:	0151      	lsls	r1, r2, #5
 8005bc6:	69fa      	ldr	r2, [r7, #28]
 8005bc8:	440a      	add	r2, r1
 8005bca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bce:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005bd2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3720      	adds	r7, #32
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	1ff80000 	.word	0x1ff80000

08005be4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	785b      	ldrb	r3, [r3, #1]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	f040 80ce 	bne.w	8005da2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d132      	bne.n	8005c74 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	015a      	lsls	r2, r3, #5
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	4413      	add	r3, r2
 8005c16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	0151      	lsls	r1, r2, #5
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	440a      	add	r2, r1
 8005c24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c28:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005c2c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005c30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	015a      	lsls	r2, r3, #5
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	4413      	add	r3, r2
 8005c3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	0151      	lsls	r1, r2, #5
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	440a      	add	r2, r1
 8005c48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	015a      	lsls	r2, r3, #5
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	4413      	add	r3, r2
 8005c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	693a      	ldr	r2, [r7, #16]
 8005c62:	0151      	lsls	r1, r2, #5
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	440a      	add	r2, r1
 8005c68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c6c:	0cdb      	lsrs	r3, r3, #19
 8005c6e:	04db      	lsls	r3, r3, #19
 8005c70:	6113      	str	r3, [r2, #16]
 8005c72:	e04e      	b.n	8005d12 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	0151      	lsls	r1, r2, #5
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	440a      	add	r2, r1
 8005c8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c8e:	0cdb      	lsrs	r3, r3, #19
 8005c90:	04db      	lsls	r3, r3, #19
 8005c92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	015a      	lsls	r2, r3, #5
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	0151      	lsls	r1, r2, #5
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	440a      	add	r2, r1
 8005caa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cae:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005cb2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005cb6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	699a      	ldr	r2, [r3, #24]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d903      	bls.n	8005ccc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	68da      	ldr	r2, [r3, #12]
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	015a      	lsls	r2, r3, #5
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	0151      	lsls	r1, r2, #5
 8005cde:	697a      	ldr	r2, [r7, #20]
 8005ce0:	440a      	add	r2, r1
 8005ce2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ce6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005cea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	015a      	lsls	r2, r3, #5
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	4413      	add	r3, r2
 8005cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cf8:	691a      	ldr	r2, [r3, #16]
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d02:	6939      	ldr	r1, [r7, #16]
 8005d04:	0148      	lsls	r0, r1, #5
 8005d06:	6979      	ldr	r1, [r7, #20]
 8005d08:	4401      	add	r1, r0
 8005d0a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005d12:	79fb      	ldrb	r3, [r7, #7]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d11e      	bne.n	8005d56 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	695b      	ldr	r3, [r3, #20]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d009      	beq.n	8005d34 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	015a      	lsls	r2, r3, #5
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	4413      	add	r3, r2
 8005d28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	015a      	lsls	r2, r3, #5
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	0151      	lsls	r1, r2, #5
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	440a      	add	r2, r1
 8005d4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d4e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005d52:	6013      	str	r3, [r2, #0]
 8005d54:	e097      	b.n	8005e86 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	015a      	lsls	r2, r3, #5
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	4413      	add	r3, r2
 8005d5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	0151      	lsls	r1, r2, #5
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	440a      	add	r2, r1
 8005d6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d70:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005d74:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f000 8083 	beq.w	8005e86 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	f003 030f 	and.w	r3, r3, #15
 8005d90:	2101      	movs	r1, #1
 8005d92:	fa01 f303 	lsl.w	r3, r1, r3
 8005d96:	6979      	ldr	r1, [r7, #20]
 8005d98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	634b      	str	r3, [r1, #52]	@ 0x34
 8005da0:	e071      	b.n	8005e86 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	015a      	lsls	r2, r3, #5
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	4413      	add	r3, r2
 8005daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	0151      	lsls	r1, r2, #5
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	440a      	add	r2, r1
 8005db8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dbc:	0cdb      	lsrs	r3, r3, #19
 8005dbe:	04db      	lsls	r3, r3, #19
 8005dc0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	015a      	lsls	r2, r3, #5
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	4413      	add	r3, r2
 8005dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	0151      	lsls	r1, r2, #5
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	440a      	add	r2, r1
 8005dd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ddc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005de0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005de4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d003      	beq.n	8005df6 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	68da      	ldr	r2, [r3, #12]
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	68da      	ldr	r2, [r3, #12]
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	015a      	lsls	r2, r3, #5
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	0151      	lsls	r1, r2, #5
 8005e10:	697a      	ldr	r2, [r7, #20]
 8005e12:	440a      	add	r2, r1
 8005e14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e18:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e1c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	015a      	lsls	r2, r3, #5
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	4413      	add	r3, r2
 8005e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e34:	6939      	ldr	r1, [r7, #16]
 8005e36:	0148      	lsls	r0, r1, #5
 8005e38:	6979      	ldr	r1, [r7, #20]
 8005e3a:	4401      	add	r1, r0
 8005e3c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005e40:	4313      	orrs	r3, r2
 8005e42:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005e44:	79fb      	ldrb	r3, [r7, #7]
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d10d      	bne.n	8005e66 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d009      	beq.n	8005e66 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	6919      	ldr	r1, [r3, #16]
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	015a      	lsls	r2, r3, #5
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e62:	460a      	mov	r2, r1
 8005e64:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	015a      	lsls	r2, r3, #5
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	4413      	add	r3, r2
 8005e6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	0151      	lsls	r1, r2, #5
 8005e78:	697a      	ldr	r2, [r7, #20]
 8005e7a:	440a      	add	r2, r1
 8005e7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e80:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e84:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	371c      	adds	r7, #28
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	785b      	ldrb	r3, [r3, #1]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d14a      	bne.n	8005f48 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	015a      	lsls	r2, r3, #5
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ec6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005eca:	f040 8086 	bne.w	8005fda <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	015a      	lsls	r2, r3, #5
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	683a      	ldr	r2, [r7, #0]
 8005ee0:	7812      	ldrb	r2, [r2, #0]
 8005ee2:	0151      	lsls	r1, r2, #5
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	440a      	add	r2, r1
 8005ee8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005eec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ef0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	7812      	ldrb	r2, [r2, #0]
 8005f06:	0151      	lsls	r1, r2, #5
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	440a      	add	r2, r1
 8005f0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f14:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	3301      	adds	r3, #1
 8005f1a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d902      	bls.n	8005f2c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	75fb      	strb	r3, [r7, #23]
          break;
 8005f2a:	e056      	b.n	8005fda <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f44:	d0e7      	beq.n	8005f16 <USB_EPStopXfer+0x82>
 8005f46:	e048      	b.n	8005fda <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	781b      	ldrb	r3, [r3, #0]
 8005f4c:	015a      	lsls	r2, r3, #5
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	4413      	add	r3, r2
 8005f52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f60:	d13b      	bne.n	8005fda <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	683a      	ldr	r2, [r7, #0]
 8005f74:	7812      	ldrb	r2, [r2, #0]
 8005f76:	0151      	lsls	r1, r2, #5
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	440a      	add	r2, r1
 8005f7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f80:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f84:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	7812      	ldrb	r2, [r2, #0]
 8005f9a:	0151      	lsls	r1, r2, #5
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	440a      	add	r2, r1
 8005fa0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fa4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fa8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	3301      	adds	r3, #1
 8005fae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d902      	bls.n	8005fc0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	75fb      	strb	r3, [r7, #23]
          break;
 8005fbe:	e00c      	b.n	8005fda <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	015a      	lsls	r2, r3, #5
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	4413      	add	r3, r2
 8005fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fd8:	d0e7      	beq.n	8005faa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	371c      	adds	r7, #28
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b089      	sub	sp, #36	@ 0x24
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	4611      	mov	r1, r2
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	71fb      	strb	r3, [r7, #7]
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006006:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800600a:	2b00      	cmp	r3, #0
 800600c:	d123      	bne.n	8006056 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800600e:	88bb      	ldrh	r3, [r7, #4]
 8006010:	3303      	adds	r3, #3
 8006012:	089b      	lsrs	r3, r3, #2
 8006014:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006016:	2300      	movs	r3, #0
 8006018:	61bb      	str	r3, [r7, #24]
 800601a:	e018      	b.n	800604e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800601c:	79fb      	ldrb	r3, [r7, #7]
 800601e:	031a      	lsls	r2, r3, #12
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	4413      	add	r3, r2
 8006024:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006028:	461a      	mov	r2, r3
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	3301      	adds	r3, #1
 8006034:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	3301      	adds	r3, #1
 800603a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	3301      	adds	r3, #1
 8006040:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	3301      	adds	r3, #1
 8006046:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	3301      	adds	r3, #1
 800604c:	61bb      	str	r3, [r7, #24]
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	429a      	cmp	r2, r3
 8006054:	d3e2      	bcc.n	800601c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3724      	adds	r7, #36	@ 0x24
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006064:	b480      	push	{r7}
 8006066:	b08b      	sub	sp, #44	@ 0x2c
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	4613      	mov	r3, r2
 8006070:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800607a:	88fb      	ldrh	r3, [r7, #6]
 800607c:	089b      	lsrs	r3, r3, #2
 800607e:	b29b      	uxth	r3, r3
 8006080:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006082:	88fb      	ldrh	r3, [r7, #6]
 8006084:	f003 0303 	and.w	r3, r3, #3
 8006088:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800608a:	2300      	movs	r3, #0
 800608c:	623b      	str	r3, [r7, #32]
 800608e:	e014      	b.n	80060ba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609a:	601a      	str	r2, [r3, #0]
    pDest++;
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	3301      	adds	r3, #1
 80060a0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a4:	3301      	adds	r3, #1
 80060a6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060aa:	3301      	adds	r3, #1
 80060ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b0:	3301      	adds	r3, #1
 80060b2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80060b4:	6a3b      	ldr	r3, [r7, #32]
 80060b6:	3301      	adds	r3, #1
 80060b8:	623b      	str	r3, [r7, #32]
 80060ba:	6a3a      	ldr	r2, [r7, #32]
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d3e6      	bcc.n	8006090 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80060c2:	8bfb      	ldrh	r3, [r7, #30]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d01e      	beq.n	8006106 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060d2:	461a      	mov	r2, r3
 80060d4:	f107 0310 	add.w	r3, r7, #16
 80060d8:	6812      	ldr	r2, [r2, #0]
 80060da:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	6a3b      	ldr	r3, [r7, #32]
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	00db      	lsls	r3, r3, #3
 80060e4:	fa22 f303 	lsr.w	r3, r2, r3
 80060e8:	b2da      	uxtb	r2, r3
 80060ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ec:	701a      	strb	r2, [r3, #0]
      i++;
 80060ee:	6a3b      	ldr	r3, [r7, #32]
 80060f0:	3301      	adds	r3, #1
 80060f2:	623b      	str	r3, [r7, #32]
      pDest++;
 80060f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f6:	3301      	adds	r3, #1
 80060f8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80060fa:	8bfb      	ldrh	r3, [r7, #30]
 80060fc:	3b01      	subs	r3, #1
 80060fe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006100:	8bfb      	ldrh	r3, [r7, #30]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1ea      	bne.n	80060dc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006108:	4618      	mov	r0, r3
 800610a:	372c      	adds	r7, #44	@ 0x2c
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	785b      	ldrb	r3, [r3, #1]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d12c      	bne.n	800618a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	015a      	lsls	r2, r3, #5
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	4413      	add	r3, r2
 8006138:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	db12      	blt.n	8006168 <USB_EPSetStall+0x54>
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00f      	beq.n	8006168 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	015a      	lsls	r2, r3, #5
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	4413      	add	r3, r2
 8006150:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	0151      	lsls	r1, r2, #5
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	440a      	add	r2, r1
 800615e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006162:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006166:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	015a      	lsls	r2, r3, #5
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	4413      	add	r3, r2
 8006170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68ba      	ldr	r2, [r7, #8]
 8006178:	0151      	lsls	r1, r2, #5
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	440a      	add	r2, r1
 800617e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006182:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006186:	6013      	str	r3, [r2, #0]
 8006188:	e02b      	b.n	80061e2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	015a      	lsls	r2, r3, #5
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	4413      	add	r3, r2
 8006192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	db12      	blt.n	80061c2 <USB_EPSetStall+0xae>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00f      	beq.n	80061c2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	015a      	lsls	r2, r3, #5
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	4413      	add	r3, r2
 80061aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	0151      	lsls	r1, r2, #5
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	440a      	add	r2, r1
 80061b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061bc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061c0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	015a      	lsls	r2, r3, #5
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	4413      	add	r3, r2
 80061ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68ba      	ldr	r2, [r7, #8]
 80061d2:	0151      	lsls	r1, r2, #5
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	440a      	add	r2, r1
 80061d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061e0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	785b      	ldrb	r3, [r3, #1]
 8006208:	2b01      	cmp	r3, #1
 800620a:	d128      	bne.n	800625e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	015a      	lsls	r2, r3, #5
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	4413      	add	r3, r2
 8006214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68ba      	ldr	r2, [r7, #8]
 800621c:	0151      	lsls	r1, r2, #5
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	440a      	add	r2, r1
 8006222:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006226:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800622a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	791b      	ldrb	r3, [r3, #4]
 8006230:	2b03      	cmp	r3, #3
 8006232:	d003      	beq.n	800623c <USB_EPClearStall+0x4c>
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	791b      	ldrb	r3, [r3, #4]
 8006238:	2b02      	cmp	r3, #2
 800623a:	d138      	bne.n	80062ae <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	015a      	lsls	r2, r3, #5
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	4413      	add	r3, r2
 8006244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68ba      	ldr	r2, [r7, #8]
 800624c:	0151      	lsls	r1, r2, #5
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	440a      	add	r2, r1
 8006252:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800625a:	6013      	str	r3, [r2, #0]
 800625c:	e027      	b.n	80062ae <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	015a      	lsls	r2, r3, #5
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	4413      	add	r3, r2
 8006266:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68ba      	ldr	r2, [r7, #8]
 800626e:	0151      	lsls	r1, r2, #5
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	440a      	add	r2, r1
 8006274:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006278:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800627c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	791b      	ldrb	r3, [r3, #4]
 8006282:	2b03      	cmp	r3, #3
 8006284:	d003      	beq.n	800628e <USB_EPClearStall+0x9e>
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	791b      	ldrb	r3, [r3, #4]
 800628a:	2b02      	cmp	r3, #2
 800628c:	d10f      	bne.n	80062ae <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	015a      	lsls	r2, r3, #5
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	4413      	add	r3, r2
 8006296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	0151      	lsls	r1, r2, #5
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	440a      	add	r2, r1
 80062a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062ac:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80062bc:	b480      	push	{r7}
 80062be:	b085      	sub	sp, #20
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	460b      	mov	r3, r1
 80062c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062da:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80062de:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	78fb      	ldrb	r3, [r7, #3]
 80062ea:	011b      	lsls	r3, r3, #4
 80062ec:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80062f0:	68f9      	ldr	r1, [r7, #12]
 80062f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062f6:	4313      	orrs	r3, r2
 80062f8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006322:	f023 0303 	bic.w	r3, r3, #3
 8006326:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006336:	f023 0302 	bic.w	r3, r3, #2
 800633a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800633c:	2300      	movs	r3, #0
}
 800633e:	4618      	mov	r0, r3
 8006340:	3714      	adds	r7, #20
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800634a:	b480      	push	{r7}
 800634c:	b085      	sub	sp, #20
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006364:	f023 0303 	bic.w	r3, r3, #3
 8006368:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006378:	f043 0302 	orr.w	r3, r3, #2
 800637c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	4618      	mov	r0, r3
 8006382:	3714      	adds	r7, #20
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	4013      	ands	r3, r2
 80063a2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80063a4:	68fb      	ldr	r3, [r7, #12]
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3714      	adds	r7, #20
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b085      	sub	sp, #20
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063ce:	69db      	ldr	r3, [r3, #28]
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	4013      	ands	r3, r2
 80063d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	0c1b      	lsrs	r3, r3, #16
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3714      	adds	r7, #20
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr

080063e6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b085      	sub	sp, #20
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006402:	69db      	ldr	r3, [r3, #28]
 8006404:	68ba      	ldr	r2, [r7, #8]
 8006406:	4013      	ands	r3, r2
 8006408:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	b29b      	uxth	r3, r3
}
 800640e:	4618      	mov	r0, r3
 8006410:	3714      	adds	r7, #20
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr

0800641a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800641a:	b480      	push	{r7}
 800641c:	b085      	sub	sp, #20
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
 8006422:	460b      	mov	r3, r1
 8006424:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800642a:	78fb      	ldrb	r3, [r7, #3]
 800642c:	015a      	lsls	r2, r3, #5
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	4413      	add	r3, r2
 8006432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006440:	695b      	ldr	r3, [r3, #20]
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	4013      	ands	r3, r2
 8006446:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006448:	68bb      	ldr	r3, [r7, #8]
}
 800644a:	4618      	mov	r0, r3
 800644c:	3714      	adds	r7, #20
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006456:	b480      	push	{r7}
 8006458:	b087      	sub	sp, #28
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	460b      	mov	r3, r1
 8006460:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006476:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006478:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800647a:	78fb      	ldrb	r3, [r7, #3]
 800647c:	f003 030f 	and.w	r3, r3, #15
 8006480:	68fa      	ldr	r2, [r7, #12]
 8006482:	fa22 f303 	lsr.w	r3, r2, r3
 8006486:	01db      	lsls	r3, r3, #7
 8006488:	b2db      	uxtb	r3, r3
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	4313      	orrs	r3, r2
 800648e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006490:	78fb      	ldrb	r3, [r7, #3]
 8006492:	015a      	lsls	r2, r3, #5
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	4413      	add	r3, r2
 8006498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	693a      	ldr	r2, [r7, #16]
 80064a0:	4013      	ands	r3, r2
 80064a2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80064a4:	68bb      	ldr	r3, [r7, #8]
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	371c      	adds	r7, #28
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr

080064b2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80064b2:	b480      	push	{r7}
 80064b4:	b083      	sub	sp, #12
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	695b      	ldr	r3, [r3, #20]
 80064be:	f003 0301 	and.w	r3, r3, #1
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	370c      	adds	r7, #12
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b085      	sub	sp, #20
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064e8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80064ec:	f023 0307 	bic.w	r3, r3, #7
 80064f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006500:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006504:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006514:	b480      	push	{r7}
 8006516:	b087      	sub	sp, #28
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	460b      	mov	r3, r1
 800651e:	607a      	str	r2, [r7, #4]
 8006520:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	333c      	adds	r3, #60	@ 0x3c
 800652a:	3304      	adds	r3, #4
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	4a26      	ldr	r2, [pc, #152]	@ (80065cc <USB_EP0_OutStart+0xb8>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d90a      	bls.n	800654e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006544:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006548:	d101      	bne.n	800654e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	e037      	b.n	80065be <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006554:	461a      	mov	r2, r3
 8006556:	2300      	movs	r3, #0
 8006558:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006568:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800656c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800657c:	f043 0318 	orr.w	r3, r3, #24
 8006580:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006588:	691b      	ldr	r3, [r3, #16]
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006590:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006594:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006596:	7afb      	ldrb	r3, [r7, #11]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d10f      	bne.n	80065bc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065a2:	461a      	mov	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	697a      	ldr	r2, [r7, #20]
 80065b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065b6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80065ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	371c      	adds	r7, #28
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	4f54300a 	.word	0x4f54300a

080065d0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065d8:	2300      	movs	r3, #0
 80065da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	3301      	adds	r3, #1
 80065e0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4a13      	ldr	r2, [pc, #76]	@ (8006634 <USB_CoreReset+0x64>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d901      	bls.n	80065ee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	e01b      	b.n	8006626 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	daf2      	bge.n	80065dc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80065f6:	2300      	movs	r3, #0
 80065f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	f043 0201 	orr.w	r2, r3, #1
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	3301      	adds	r3, #1
 800660a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	4a09      	ldr	r2, [pc, #36]	@ (8006634 <USB_CoreReset+0x64>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d901      	bls.n	8006618 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e006      	b.n	8006626 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b01      	cmp	r3, #1
 8006622:	d0f0      	beq.n	8006606 <USB_CoreReset+0x36>

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3714      	adds	r7, #20
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	00030d40 	.word	0x00030d40

08006638 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	460b      	mov	r3, r1
 8006642:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006644:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006648:	f002 fca0 	bl	8008f8c <USBD_static_malloc>
 800664c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d109      	bne.n	8006668 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	32b0      	adds	r2, #176	@ 0xb0
 800665e:	2100      	movs	r1, #0
 8006660:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006664:	2302      	movs	r3, #2
 8006666:	e0d4      	b.n	8006812 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006668:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800666c:	2100      	movs	r1, #0
 800666e:	68f8      	ldr	r0, [r7, #12]
 8006670:	f002 fcf0 	bl	8009054 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	32b0      	adds	r2, #176	@ 0xb0
 800667e:	68f9      	ldr	r1, [r7, #12]
 8006680:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	32b0      	adds	r2, #176	@ 0xb0
 800668e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	7c1b      	ldrb	r3, [r3, #16]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d138      	bne.n	8006712 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80066a0:	4b5e      	ldr	r3, [pc, #376]	@ (800681c <USBD_CDC_Init+0x1e4>)
 80066a2:	7819      	ldrb	r1, [r3, #0]
 80066a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066a8:	2202      	movs	r2, #2
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f002 fb4b 	bl	8008d46 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80066b0:	4b5a      	ldr	r3, [pc, #360]	@ (800681c <USBD_CDC_Init+0x1e4>)
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	f003 020f 	and.w	r2, r3, #15
 80066b8:	6879      	ldr	r1, [r7, #4]
 80066ba:	4613      	mov	r3, r2
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	4413      	add	r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	440b      	add	r3, r1
 80066c4:	3324      	adds	r3, #36	@ 0x24
 80066c6:	2201      	movs	r2, #1
 80066c8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80066ca:	4b55      	ldr	r3, [pc, #340]	@ (8006820 <USBD_CDC_Init+0x1e8>)
 80066cc:	7819      	ldrb	r1, [r3, #0]
 80066ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066d2:	2202      	movs	r2, #2
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f002 fb36 	bl	8008d46 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80066da:	4b51      	ldr	r3, [pc, #324]	@ (8006820 <USBD_CDC_Init+0x1e8>)
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	f003 020f 	and.w	r2, r3, #15
 80066e2:	6879      	ldr	r1, [r7, #4]
 80066e4:	4613      	mov	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	440b      	add	r3, r1
 80066ee:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80066f2:	2201      	movs	r2, #1
 80066f4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80066f6:	4b4b      	ldr	r3, [pc, #300]	@ (8006824 <USBD_CDC_Init+0x1ec>)
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	f003 020f 	and.w	r2, r3, #15
 80066fe:	6879      	ldr	r1, [r7, #4]
 8006700:	4613      	mov	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	440b      	add	r3, r1
 800670a:	3326      	adds	r3, #38	@ 0x26
 800670c:	2210      	movs	r2, #16
 800670e:	801a      	strh	r2, [r3, #0]
 8006710:	e035      	b.n	800677e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006712:	4b42      	ldr	r3, [pc, #264]	@ (800681c <USBD_CDC_Init+0x1e4>)
 8006714:	7819      	ldrb	r1, [r3, #0]
 8006716:	2340      	movs	r3, #64	@ 0x40
 8006718:	2202      	movs	r2, #2
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f002 fb13 	bl	8008d46 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006720:	4b3e      	ldr	r3, [pc, #248]	@ (800681c <USBD_CDC_Init+0x1e4>)
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	f003 020f 	and.w	r2, r3, #15
 8006728:	6879      	ldr	r1, [r7, #4]
 800672a:	4613      	mov	r3, r2
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	4413      	add	r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	440b      	add	r3, r1
 8006734:	3324      	adds	r3, #36	@ 0x24
 8006736:	2201      	movs	r2, #1
 8006738:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800673a:	4b39      	ldr	r3, [pc, #228]	@ (8006820 <USBD_CDC_Init+0x1e8>)
 800673c:	7819      	ldrb	r1, [r3, #0]
 800673e:	2340      	movs	r3, #64	@ 0x40
 8006740:	2202      	movs	r2, #2
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f002 faff 	bl	8008d46 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006748:	4b35      	ldr	r3, [pc, #212]	@ (8006820 <USBD_CDC_Init+0x1e8>)
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	f003 020f 	and.w	r2, r3, #15
 8006750:	6879      	ldr	r1, [r7, #4]
 8006752:	4613      	mov	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	4413      	add	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	440b      	add	r3, r1
 800675c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006760:	2201      	movs	r2, #1
 8006762:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006764:	4b2f      	ldr	r3, [pc, #188]	@ (8006824 <USBD_CDC_Init+0x1ec>)
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	f003 020f 	and.w	r2, r3, #15
 800676c:	6879      	ldr	r1, [r7, #4]
 800676e:	4613      	mov	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4413      	add	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	440b      	add	r3, r1
 8006778:	3326      	adds	r3, #38	@ 0x26
 800677a:	2210      	movs	r2, #16
 800677c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800677e:	4b29      	ldr	r3, [pc, #164]	@ (8006824 <USBD_CDC_Init+0x1ec>)
 8006780:	7819      	ldrb	r1, [r3, #0]
 8006782:	2308      	movs	r3, #8
 8006784:	2203      	movs	r2, #3
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f002 fadd 	bl	8008d46 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800678c:	4b25      	ldr	r3, [pc, #148]	@ (8006824 <USBD_CDC_Init+0x1ec>)
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	f003 020f 	and.w	r2, r3, #15
 8006794:	6879      	ldr	r1, [r7, #4]
 8006796:	4613      	mov	r3, r2
 8006798:	009b      	lsls	r3, r3, #2
 800679a:	4413      	add	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	440b      	add	r3, r1
 80067a0:	3324      	adds	r3, #36	@ 0x24
 80067a2:	2201      	movs	r2, #1
 80067a4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	33b0      	adds	r3, #176	@ 0xb0
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	4413      	add	r3, r2
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d101      	bne.n	80067e0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80067dc:	2302      	movs	r3, #2
 80067de:	e018      	b.n	8006812 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	7c1b      	ldrb	r3, [r3, #16]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10a      	bne.n	80067fe <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80067e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006820 <USBD_CDC_Init+0x1e8>)
 80067ea:	7819      	ldrb	r1, [r3, #0]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80067f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f002 fb94 	bl	8008f24 <USBD_LL_PrepareReceive>
 80067fc:	e008      	b.n	8006810 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80067fe:	4b08      	ldr	r3, [pc, #32]	@ (8006820 <USBD_CDC_Init+0x1e8>)
 8006800:	7819      	ldrb	r1, [r3, #0]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006808:	2340      	movs	r3, #64	@ 0x40
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f002 fb8a 	bl	8008f24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	20000093 	.word	0x20000093
 8006820:	20000094 	.word	0x20000094
 8006824:	20000095 	.word	0x20000095

08006828 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	460b      	mov	r3, r1
 8006832:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006834:	4b3a      	ldr	r3, [pc, #232]	@ (8006920 <USBD_CDC_DeInit+0xf8>)
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	4619      	mov	r1, r3
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f002 faa9 	bl	8008d92 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006840:	4b37      	ldr	r3, [pc, #220]	@ (8006920 <USBD_CDC_DeInit+0xf8>)
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	f003 020f 	and.w	r2, r3, #15
 8006848:	6879      	ldr	r1, [r7, #4]
 800684a:	4613      	mov	r3, r2
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	4413      	add	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	440b      	add	r3, r1
 8006854:	3324      	adds	r3, #36	@ 0x24
 8006856:	2200      	movs	r2, #0
 8006858:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800685a:	4b32      	ldr	r3, [pc, #200]	@ (8006924 <USBD_CDC_DeInit+0xfc>)
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	4619      	mov	r1, r3
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f002 fa96 	bl	8008d92 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006866:	4b2f      	ldr	r3, [pc, #188]	@ (8006924 <USBD_CDC_DeInit+0xfc>)
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	f003 020f 	and.w	r2, r3, #15
 800686e:	6879      	ldr	r1, [r7, #4]
 8006870:	4613      	mov	r3, r2
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	4413      	add	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	440b      	add	r3, r1
 800687a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800687e:	2200      	movs	r2, #0
 8006880:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006882:	4b29      	ldr	r3, [pc, #164]	@ (8006928 <USBD_CDC_DeInit+0x100>)
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	4619      	mov	r1, r3
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f002 fa82 	bl	8008d92 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800688e:	4b26      	ldr	r3, [pc, #152]	@ (8006928 <USBD_CDC_DeInit+0x100>)
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	f003 020f 	and.w	r2, r3, #15
 8006896:	6879      	ldr	r1, [r7, #4]
 8006898:	4613      	mov	r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4413      	add	r3, r2
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	440b      	add	r3, r1
 80068a2:	3324      	adds	r3, #36	@ 0x24
 80068a4:	2200      	movs	r2, #0
 80068a6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80068a8:	4b1f      	ldr	r3, [pc, #124]	@ (8006928 <USBD_CDC_DeInit+0x100>)
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	f003 020f 	and.w	r2, r3, #15
 80068b0:	6879      	ldr	r1, [r7, #4]
 80068b2:	4613      	mov	r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	4413      	add	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	440b      	add	r3, r1
 80068bc:	3326      	adds	r3, #38	@ 0x26
 80068be:	2200      	movs	r2, #0
 80068c0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	32b0      	adds	r2, #176	@ 0xb0
 80068cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d01f      	beq.n	8006914 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	33b0      	adds	r3, #176	@ 0xb0
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	32b0      	adds	r2, #176	@ 0xb0
 80068f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068f6:	4618      	mov	r0, r3
 80068f8:	f002 fb56 	bl	8008fa8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	32b0      	adds	r2, #176	@ 0xb0
 8006906:	2100      	movs	r1, #0
 8006908:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	3708      	adds	r7, #8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	20000093 	.word	0x20000093
 8006924:	20000094 	.word	0x20000094
 8006928:	20000095 	.word	0x20000095

0800692c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	32b0      	adds	r2, #176	@ 0xb0
 8006940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006944:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006946:	2300      	movs	r3, #0
 8006948:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800694a:	2300      	movs	r3, #0
 800694c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800694e:	2300      	movs	r3, #0
 8006950:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d101      	bne.n	800695c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006958:	2303      	movs	r3, #3
 800695a:	e0bf      	b.n	8006adc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006964:	2b00      	cmp	r3, #0
 8006966:	d050      	beq.n	8006a0a <USBD_CDC_Setup+0xde>
 8006968:	2b20      	cmp	r3, #32
 800696a:	f040 80af 	bne.w	8006acc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	88db      	ldrh	r3, [r3, #6]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d03a      	beq.n	80069ec <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	b25b      	sxtb	r3, r3
 800697c:	2b00      	cmp	r3, #0
 800697e:	da1b      	bge.n	80069b8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	33b0      	adds	r3, #176	@ 0xb0
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	4413      	add	r3, r2
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006996:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006998:	683a      	ldr	r2, [r7, #0]
 800699a:	88d2      	ldrh	r2, [r2, #6]
 800699c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	88db      	ldrh	r3, [r3, #6]
 80069a2:	2b07      	cmp	r3, #7
 80069a4:	bf28      	it	cs
 80069a6:	2307      	movcs	r3, #7
 80069a8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	89fa      	ldrh	r2, [r7, #14]
 80069ae:	4619      	mov	r1, r3
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f001 fd87 	bl	80084c4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80069b6:	e090      	b.n	8006ada <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	785a      	ldrb	r2, [r3, #1]
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	88db      	ldrh	r3, [r3, #6]
 80069c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80069c8:	d803      	bhi.n	80069d2 <USBD_CDC_Setup+0xa6>
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	88db      	ldrh	r3, [r3, #6]
 80069ce:	b2da      	uxtb	r2, r3
 80069d0:	e000      	b.n	80069d4 <USBD_CDC_Setup+0xa8>
 80069d2:	2240      	movs	r2, #64	@ 0x40
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80069da:	6939      	ldr	r1, [r7, #16]
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80069e2:	461a      	mov	r2, r3
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f001 fd99 	bl	800851c <USBD_CtlPrepareRx>
      break;
 80069ea:	e076      	b.n	8006ada <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	33b0      	adds	r3, #176	@ 0xb0
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	7850      	ldrb	r0, [r2, #1]
 8006a02:	2200      	movs	r2, #0
 8006a04:	6839      	ldr	r1, [r7, #0]
 8006a06:	4798      	blx	r3
      break;
 8006a08:	e067      	b.n	8006ada <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	785b      	ldrb	r3, [r3, #1]
 8006a0e:	2b0b      	cmp	r3, #11
 8006a10:	d851      	bhi.n	8006ab6 <USBD_CDC_Setup+0x18a>
 8006a12:	a201      	add	r2, pc, #4	@ (adr r2, 8006a18 <USBD_CDC_Setup+0xec>)
 8006a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a18:	08006a49 	.word	0x08006a49
 8006a1c:	08006ac5 	.word	0x08006ac5
 8006a20:	08006ab7 	.word	0x08006ab7
 8006a24:	08006ab7 	.word	0x08006ab7
 8006a28:	08006ab7 	.word	0x08006ab7
 8006a2c:	08006ab7 	.word	0x08006ab7
 8006a30:	08006ab7 	.word	0x08006ab7
 8006a34:	08006ab7 	.word	0x08006ab7
 8006a38:	08006ab7 	.word	0x08006ab7
 8006a3c:	08006ab7 	.word	0x08006ab7
 8006a40:	08006a73 	.word	0x08006a73
 8006a44:	08006a9d 	.word	0x08006a9d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b03      	cmp	r3, #3
 8006a52:	d107      	bne.n	8006a64 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006a54:	f107 030a 	add.w	r3, r7, #10
 8006a58:	2202      	movs	r2, #2
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f001 fd31 	bl	80084c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a62:	e032      	b.n	8006aca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a64:	6839      	ldr	r1, [r7, #0]
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f001 fcbb 	bl	80083e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	75fb      	strb	r3, [r7, #23]
          break;
 8006a70:	e02b      	b.n	8006aca <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	2b03      	cmp	r3, #3
 8006a7c:	d107      	bne.n	8006a8e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006a7e:	f107 030d 	add.w	r3, r7, #13
 8006a82:	2201      	movs	r2, #1
 8006a84:	4619      	mov	r1, r3
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f001 fd1c 	bl	80084c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a8c:	e01d      	b.n	8006aca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a8e:	6839      	ldr	r1, [r7, #0]
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f001 fca6 	bl	80083e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8006a96:	2303      	movs	r3, #3
 8006a98:	75fb      	strb	r3, [r7, #23]
          break;
 8006a9a:	e016      	b.n	8006aca <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b03      	cmp	r3, #3
 8006aa6:	d00f      	beq.n	8006ac8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006aa8:	6839      	ldr	r1, [r7, #0]
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f001 fc99 	bl	80083e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006ab4:	e008      	b.n	8006ac8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006ab6:	6839      	ldr	r1, [r7, #0]
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f001 fc92 	bl	80083e2 <USBD_CtlError>
          ret = USBD_FAIL;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	75fb      	strb	r3, [r7, #23]
          break;
 8006ac2:	e002      	b.n	8006aca <USBD_CDC_Setup+0x19e>
          break;
 8006ac4:	bf00      	nop
 8006ac6:	e008      	b.n	8006ada <USBD_CDC_Setup+0x1ae>
          break;
 8006ac8:	bf00      	nop
      }
      break;
 8006aca:	e006      	b.n	8006ada <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006acc:	6839      	ldr	r1, [r7, #0]
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f001 fc87 	bl	80083e2 <USBD_CtlError>
      ret = USBD_FAIL;
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	75fb      	strb	r3, [r7, #23]
      break;
 8006ad8:	bf00      	nop
  }

  return (uint8_t)ret;
 8006ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3718      	adds	r7, #24
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}

08006ae4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b084      	sub	sp, #16
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	460b      	mov	r3, r1
 8006aee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006af6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	32b0      	adds	r2, #176	@ 0xb0
 8006b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	e065      	b.n	8006bda <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	32b0      	adds	r2, #176	@ 0xb0
 8006b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b1c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b1e:	78fb      	ldrb	r3, [r7, #3]
 8006b20:	f003 020f 	and.w	r2, r3, #15
 8006b24:	6879      	ldr	r1, [r7, #4]
 8006b26:	4613      	mov	r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4413      	add	r3, r2
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	440b      	add	r3, r1
 8006b30:	3318      	adds	r3, #24
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d02f      	beq.n	8006b98 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006b38:	78fb      	ldrb	r3, [r7, #3]
 8006b3a:	f003 020f 	and.w	r2, r3, #15
 8006b3e:	6879      	ldr	r1, [r7, #4]
 8006b40:	4613      	mov	r3, r2
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	4413      	add	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	440b      	add	r3, r1
 8006b4a:	3318      	adds	r3, #24
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	78fb      	ldrb	r3, [r7, #3]
 8006b50:	f003 010f 	and.w	r1, r3, #15
 8006b54:	68f8      	ldr	r0, [r7, #12]
 8006b56:	460b      	mov	r3, r1
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	440b      	add	r3, r1
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4403      	add	r3, r0
 8006b60:	3348      	adds	r3, #72	@ 0x48
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	fbb2 f1f3 	udiv	r1, r2, r3
 8006b68:	fb01 f303 	mul.w	r3, r1, r3
 8006b6c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d112      	bne.n	8006b98 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006b72:	78fb      	ldrb	r3, [r7, #3]
 8006b74:	f003 020f 	and.w	r2, r3, #15
 8006b78:	6879      	ldr	r1, [r7, #4]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	4413      	add	r3, r2
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	440b      	add	r3, r1
 8006b84:	3318      	adds	r3, #24
 8006b86:	2200      	movs	r2, #0
 8006b88:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006b8a:	78f9      	ldrb	r1, [r7, #3]
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	2200      	movs	r2, #0
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f002 f9a6 	bl	8008ee2 <USBD_LL_Transmit>
 8006b96:	e01f      	b.n	8006bd8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	33b0      	adds	r3, #176	@ 0xb0
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	4413      	add	r3, r2
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	691b      	ldr	r3, [r3, #16]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d010      	beq.n	8006bd8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	33b0      	adds	r3, #176	@ 0xb0
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	4413      	add	r3, r2
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006bce:	68ba      	ldr	r2, [r7, #8]
 8006bd0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006bd4:	78fa      	ldrb	r2, [r7, #3]
 8006bd6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006be2:	b580      	push	{r7, lr}
 8006be4:	b084      	sub	sp, #16
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
 8006bea:	460b      	mov	r3, r1
 8006bec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	32b0      	adds	r2, #176	@ 0xb0
 8006bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bfc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	32b0      	adds	r2, #176	@ 0xb0
 8006c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d101      	bne.n	8006c14 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e01a      	b.n	8006c4a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006c14:	78fb      	ldrb	r3, [r7, #3]
 8006c16:	4619      	mov	r1, r3
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f002 f9a4 	bl	8008f66 <USBD_LL_GetRxDataSize>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	33b0      	adds	r3, #176	@ 0xb0
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	4413      	add	r3, r2
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	68fa      	ldr	r2, [r7, #12]
 8006c3a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006c44:	4611      	mov	r1, r2
 8006c46:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3710      	adds	r7, #16
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006c52:	b580      	push	{r7, lr}
 8006c54:	b084      	sub	sp, #16
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	32b0      	adds	r2, #176	@ 0xb0
 8006c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c68:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d101      	bne.n	8006c74 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006c70:	2303      	movs	r3, #3
 8006c72:	e024      	b.n	8006cbe <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	33b0      	adds	r3, #176	@ 0xb0
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	4413      	add	r3, r2
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d019      	beq.n	8006cbc <USBD_CDC_EP0_RxReady+0x6a>
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006c8e:	2bff      	cmp	r3, #255	@ 0xff
 8006c90:	d014      	beq.n	8006cbc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	33b0      	adds	r3, #176	@ 0xb0
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4413      	add	r3, r2
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006caa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006cb2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	22ff      	movs	r2, #255	@ 0xff
 8006cb8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
	...

08006cc8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b086      	sub	sp, #24
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006cd0:	2182      	movs	r1, #130	@ 0x82
 8006cd2:	4818      	ldr	r0, [pc, #96]	@ (8006d34 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cd4:	f000 fd4f 	bl	8007776 <USBD_GetEpDesc>
 8006cd8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006cda:	2101      	movs	r1, #1
 8006cdc:	4815      	ldr	r0, [pc, #84]	@ (8006d34 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cde:	f000 fd4a 	bl	8007776 <USBD_GetEpDesc>
 8006ce2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006ce4:	2181      	movs	r1, #129	@ 0x81
 8006ce6:	4813      	ldr	r0, [pc, #76]	@ (8006d34 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006ce8:	f000 fd45 	bl	8007776 <USBD_GetEpDesc>
 8006cec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d002      	beq.n	8006cfa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	2210      	movs	r2, #16
 8006cf8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d006      	beq.n	8006d0e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d08:	711a      	strb	r2, [r3, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d006      	beq.n	8006d22 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d1c:	711a      	strb	r2, [r3, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2243      	movs	r2, #67	@ 0x43
 8006d26:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d28:	4b02      	ldr	r3, [pc, #8]	@ (8006d34 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3718      	adds	r7, #24
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	20000050 	.word	0x20000050

08006d38 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b086      	sub	sp, #24
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d40:	2182      	movs	r1, #130	@ 0x82
 8006d42:	4818      	ldr	r0, [pc, #96]	@ (8006da4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d44:	f000 fd17 	bl	8007776 <USBD_GetEpDesc>
 8006d48:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d4a:	2101      	movs	r1, #1
 8006d4c:	4815      	ldr	r0, [pc, #84]	@ (8006da4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d4e:	f000 fd12 	bl	8007776 <USBD_GetEpDesc>
 8006d52:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d54:	2181      	movs	r1, #129	@ 0x81
 8006d56:	4813      	ldr	r0, [pc, #76]	@ (8006da4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d58:	f000 fd0d 	bl	8007776 <USBD_GetEpDesc>
 8006d5c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d002      	beq.n	8006d6a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	2210      	movs	r2, #16
 8006d68:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d006      	beq.n	8006d7e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	2200      	movs	r2, #0
 8006d74:	711a      	strb	r2, [r3, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f042 0202 	orr.w	r2, r2, #2
 8006d7c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d006      	beq.n	8006d92 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2200      	movs	r2, #0
 8006d88:	711a      	strb	r2, [r3, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f042 0202 	orr.w	r2, r2, #2
 8006d90:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2243      	movs	r2, #67	@ 0x43
 8006d96:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d98:	4b02      	ldr	r3, [pc, #8]	@ (8006da4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3718      	adds	r7, #24
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	20000050 	.word	0x20000050

08006da8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006db0:	2182      	movs	r1, #130	@ 0x82
 8006db2:	4818      	ldr	r0, [pc, #96]	@ (8006e14 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006db4:	f000 fcdf 	bl	8007776 <USBD_GetEpDesc>
 8006db8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006dba:	2101      	movs	r1, #1
 8006dbc:	4815      	ldr	r0, [pc, #84]	@ (8006e14 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006dbe:	f000 fcda 	bl	8007776 <USBD_GetEpDesc>
 8006dc2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006dc4:	2181      	movs	r1, #129	@ 0x81
 8006dc6:	4813      	ldr	r0, [pc, #76]	@ (8006e14 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006dc8:	f000 fcd5 	bl	8007776 <USBD_GetEpDesc>
 8006dcc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d002      	beq.n	8006dda <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	2210      	movs	r2, #16
 8006dd8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d006      	beq.n	8006dee <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	2200      	movs	r2, #0
 8006de4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006de8:	711a      	strb	r2, [r3, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d006      	beq.n	8006e02 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dfc:	711a      	strb	r2, [r3, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2243      	movs	r2, #67	@ 0x43
 8006e06:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006e08:	4b02      	ldr	r3, [pc, #8]	@ (8006e14 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3718      	adds	r7, #24
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop
 8006e14:	20000050 	.word	0x20000050

08006e18 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	220a      	movs	r2, #10
 8006e24:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e26:	4b03      	ldr	r3, [pc, #12]	@ (8006e34 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr
 8006e34:	2000000c 	.word	0x2000000c

08006e38 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d101      	bne.n	8006e4c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	e009      	b.n	8006e60 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	33b0      	adds	r3, #176	@ 0xb0
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	4413      	add	r3, r2
 8006e5a:	683a      	ldr	r2, [r7, #0]
 8006e5c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	370c      	adds	r7, #12
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b087      	sub	sp, #28
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	32b0      	adds	r2, #176	@ 0xb0
 8006e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e86:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d101      	bne.n	8006e92 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e008      	b.n	8006ea4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	371c      	adds	r7, #28
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b085      	sub	sp, #20
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	32b0      	adds	r2, #176	@ 0xb0
 8006ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ec8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d101      	bne.n	8006ed4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006ed0:	2303      	movs	r3, #3
 8006ed2:	e004      	b.n	8006ede <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	683a      	ldr	r2, [r7, #0]
 8006ed8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3714      	adds	r7, #20
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
	...

08006eec <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	32b0      	adds	r2, #176	@ 0xb0
 8006efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f02:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006f04:	2301      	movs	r3, #1
 8006f06:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	32b0      	adds	r2, #176	@ 0xb0
 8006f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d101      	bne.n	8006f1e <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e025      	b.n	8006f6a <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d11f      	bne.n	8006f68 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006f30:	4b10      	ldr	r3, [pc, #64]	@ (8006f74 <USBD_CDC_TransmitPacket+0x88>)
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	f003 020f 	and.w	r2, r3, #15
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	4613      	mov	r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	4413      	add	r3, r2
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4403      	add	r3, r0
 8006f4a:	3318      	adds	r3, #24
 8006f4c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006f4e:	4b09      	ldr	r3, [pc, #36]	@ (8006f74 <USBD_CDC_TransmitPacket+0x88>)
 8006f50:	7819      	ldrb	r1, [r3, #0]
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f001 ffbf 	bl	8008ee2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006f64:	2300      	movs	r3, #0
 8006f66:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3710      	adds	r7, #16
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	20000093 	.word	0x20000093

08006f78 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	32b0      	adds	r2, #176	@ 0xb0
 8006f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f8e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	32b0      	adds	r2, #176	@ 0xb0
 8006f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d101      	bne.n	8006fa6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e018      	b.n	8006fd8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	7c1b      	ldrb	r3, [r3, #16]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10a      	bne.n	8006fc4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fae:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe0 <USBD_CDC_ReceivePacket+0x68>)
 8006fb0:	7819      	ldrb	r1, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f001 ffb1 	bl	8008f24 <USBD_LL_PrepareReceive>
 8006fc2:	e008      	b.n	8006fd6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fc4:	4b06      	ldr	r3, [pc, #24]	@ (8006fe0 <USBD_CDC_ReceivePacket+0x68>)
 8006fc6:	7819      	ldrb	r1, [r3, #0]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fce:	2340      	movs	r3, #64	@ 0x40
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f001 ffa7 	bl	8008f24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006fd6:	2300      	movs	r3, #0
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	20000094 	.word	0x20000094

08006fe4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b086      	sub	sp, #24
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	4613      	mov	r3, r2
 8006ff0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d101      	bne.n	8006ffc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e01f      	b.n	800703c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2200      	movs	r2, #0
 8007008:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2200      	movs	r2, #0
 8007010:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d003      	beq.n	8007022 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	79fa      	ldrb	r2, [r7, #7]
 800702e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f001 fe21 	bl	8008c78 <USBD_LL_Init>
 8007036:	4603      	mov	r3, r0
 8007038:	75fb      	strb	r3, [r7, #23]

  return ret;
 800703a:	7dfb      	ldrb	r3, [r7, #23]
}
 800703c:	4618      	mov	r0, r3
 800703e:	3718      	adds	r7, #24
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800704e:	2300      	movs	r3, #0
 8007050:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d101      	bne.n	800705c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007058:	2303      	movs	r3, #3
 800705a:	e025      	b.n	80070a8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	32ae      	adds	r2, #174	@ 0xae
 800706e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00f      	beq.n	8007098 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	32ae      	adds	r2, #174	@ 0xae
 8007082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007088:	f107 020e 	add.w	r2, r7, #14
 800708c:	4610      	mov	r0, r2
 800708e:	4798      	blx	r3
 8007090:	4602      	mov	r2, r0
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800709e:	1c5a      	adds	r2, r3, #1
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f001 fe29 	bl	8008d10 <USBD_LL_Start>
 80070be:	4603      	mov	r3, r0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3708      	adds	r7, #8
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80070d0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	370c      	adds	r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr

080070de <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b084      	sub	sp, #16
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	460b      	mov	r3, r1
 80070e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80070ea:	2300      	movs	r3, #0
 80070ec:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d009      	beq.n	800710c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	78fa      	ldrb	r2, [r7, #3]
 8007102:	4611      	mov	r1, r2
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	4798      	blx	r3
 8007108:	4603      	mov	r3, r0
 800710a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800710c:	7bfb      	ldrb	r3, [r7, #15]
}
 800710e:	4618      	mov	r0, r3
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007116:	b580      	push	{r7, lr}
 8007118:	b084      	sub	sp, #16
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
 800711e:	460b      	mov	r3, r1
 8007120:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007122:	2300      	movs	r3, #0
 8007124:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	78fa      	ldrb	r2, [r7, #3]
 8007130:	4611      	mov	r1, r2
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	4798      	blx	r3
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d001      	beq.n	8007140 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800713c:	2303      	movs	r3, #3
 800713e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007140:	7bfb      	ldrb	r3, [r7, #15]
}
 8007142:	4618      	mov	r0, r3
 8007144:	3710      	adds	r7, #16
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}

0800714a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b084      	sub	sp, #16
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
 8007152:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800715a:	6839      	ldr	r1, [r7, #0]
 800715c:	4618      	mov	r0, r3
 800715e:	f001 f906 	bl	800836e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2201      	movs	r2, #1
 8007166:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007170:	461a      	mov	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800717e:	f003 031f 	and.w	r3, r3, #31
 8007182:	2b02      	cmp	r3, #2
 8007184:	d01a      	beq.n	80071bc <USBD_LL_SetupStage+0x72>
 8007186:	2b02      	cmp	r3, #2
 8007188:	d822      	bhi.n	80071d0 <USBD_LL_SetupStage+0x86>
 800718a:	2b00      	cmp	r3, #0
 800718c:	d002      	beq.n	8007194 <USBD_LL_SetupStage+0x4a>
 800718e:	2b01      	cmp	r3, #1
 8007190:	d00a      	beq.n	80071a8 <USBD_LL_SetupStage+0x5e>
 8007192:	e01d      	b.n	80071d0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800719a:	4619      	mov	r1, r3
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 fb5d 	bl	800785c <USBD_StdDevReq>
 80071a2:	4603      	mov	r3, r0
 80071a4:	73fb      	strb	r3, [r7, #15]
      break;
 80071a6:	e020      	b.n	80071ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071ae:	4619      	mov	r1, r3
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 fbc5 	bl	8007940 <USBD_StdItfReq>
 80071b6:	4603      	mov	r3, r0
 80071b8:	73fb      	strb	r3, [r7, #15]
      break;
 80071ba:	e016      	b.n	80071ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071c2:	4619      	mov	r1, r3
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 fc27 	bl	8007a18 <USBD_StdEPReq>
 80071ca:	4603      	mov	r3, r0
 80071cc:	73fb      	strb	r3, [r7, #15]
      break;
 80071ce:	e00c      	b.n	80071ea <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071d6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	4619      	mov	r1, r3
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f001 fdf6 	bl	8008dd0 <USBD_LL_StallEP>
 80071e4:	4603      	mov	r3, r0
 80071e6:	73fb      	strb	r3, [r7, #15]
      break;
 80071e8:	bf00      	nop
  }

  return ret;
 80071ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b086      	sub	sp, #24
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	460b      	mov	r3, r1
 80071fe:	607a      	str	r2, [r7, #4]
 8007200:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007202:	2300      	movs	r3, #0
 8007204:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007206:	7afb      	ldrb	r3, [r7, #11]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d16e      	bne.n	80072ea <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007212:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800721a:	2b03      	cmp	r3, #3
 800721c:	f040 8098 	bne.w	8007350 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	689a      	ldr	r2, [r3, #8]
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	429a      	cmp	r2, r3
 800722a:	d913      	bls.n	8007254 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	689a      	ldr	r2, [r3, #8]
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	1ad2      	subs	r2, r2, r3
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	68da      	ldr	r2, [r3, #12]
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	4293      	cmp	r3, r2
 8007244:	bf28      	it	cs
 8007246:	4613      	movcs	r3, r2
 8007248:	461a      	mov	r2, r3
 800724a:	6879      	ldr	r1, [r7, #4]
 800724c:	68f8      	ldr	r0, [r7, #12]
 800724e:	f001 f982 	bl	8008556 <USBD_CtlContinueRx>
 8007252:	e07d      	b.n	8007350 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800725a:	f003 031f 	and.w	r3, r3, #31
 800725e:	2b02      	cmp	r3, #2
 8007260:	d014      	beq.n	800728c <USBD_LL_DataOutStage+0x98>
 8007262:	2b02      	cmp	r3, #2
 8007264:	d81d      	bhi.n	80072a2 <USBD_LL_DataOutStage+0xae>
 8007266:	2b00      	cmp	r3, #0
 8007268:	d002      	beq.n	8007270 <USBD_LL_DataOutStage+0x7c>
 800726a:	2b01      	cmp	r3, #1
 800726c:	d003      	beq.n	8007276 <USBD_LL_DataOutStage+0x82>
 800726e:	e018      	b.n	80072a2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007270:	2300      	movs	r3, #0
 8007272:	75bb      	strb	r3, [r7, #22]
            break;
 8007274:	e018      	b.n	80072a8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800727c:	b2db      	uxtb	r3, r3
 800727e:	4619      	mov	r1, r3
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	f000 fa5e 	bl	8007742 <USBD_CoreFindIF>
 8007286:	4603      	mov	r3, r0
 8007288:	75bb      	strb	r3, [r7, #22]
            break;
 800728a:	e00d      	b.n	80072a8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007292:	b2db      	uxtb	r3, r3
 8007294:	4619      	mov	r1, r3
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 fa60 	bl	800775c <USBD_CoreFindEP>
 800729c:	4603      	mov	r3, r0
 800729e:	75bb      	strb	r3, [r7, #22]
            break;
 80072a0:	e002      	b.n	80072a8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80072a2:	2300      	movs	r3, #0
 80072a4:	75bb      	strb	r3, [r7, #22]
            break;
 80072a6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80072a8:	7dbb      	ldrb	r3, [r7, #22]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d119      	bne.n	80072e2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b03      	cmp	r3, #3
 80072b8:	d113      	bne.n	80072e2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80072ba:	7dba      	ldrb	r2, [r7, #22]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	32ae      	adds	r2, #174	@ 0xae
 80072c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00b      	beq.n	80072e2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80072ca:	7dba      	ldrb	r2, [r7, #22]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80072d2:	7dba      	ldrb	r2, [r7, #22]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	32ae      	adds	r2, #174	@ 0xae
 80072d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	f001 f948 	bl	8008578 <USBD_CtlSendStatus>
 80072e8:	e032      	b.n	8007350 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80072ea:	7afb      	ldrb	r3, [r7, #11]
 80072ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	4619      	mov	r1, r3
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f000 fa31 	bl	800775c <USBD_CoreFindEP>
 80072fa:	4603      	mov	r3, r0
 80072fc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80072fe:	7dbb      	ldrb	r3, [r7, #22]
 8007300:	2bff      	cmp	r3, #255	@ 0xff
 8007302:	d025      	beq.n	8007350 <USBD_LL_DataOutStage+0x15c>
 8007304:	7dbb      	ldrb	r3, [r7, #22]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d122      	bne.n	8007350 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007310:	b2db      	uxtb	r3, r3
 8007312:	2b03      	cmp	r3, #3
 8007314:	d117      	bne.n	8007346 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007316:	7dba      	ldrb	r2, [r7, #22]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	32ae      	adds	r2, #174	@ 0xae
 800731c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00f      	beq.n	8007346 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007326:	7dba      	ldrb	r2, [r7, #22]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800732e:	7dba      	ldrb	r2, [r7, #22]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	32ae      	adds	r2, #174	@ 0xae
 8007334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007338:	699b      	ldr	r3, [r3, #24]
 800733a:	7afa      	ldrb	r2, [r7, #11]
 800733c:	4611      	mov	r1, r2
 800733e:	68f8      	ldr	r0, [r7, #12]
 8007340:	4798      	blx	r3
 8007342:	4603      	mov	r3, r0
 8007344:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007346:	7dfb      	ldrb	r3, [r7, #23]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800734c:	7dfb      	ldrb	r3, [r7, #23]
 800734e:	e000      	b.n	8007352 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007350:	2300      	movs	r3, #0
}
 8007352:	4618      	mov	r0, r3
 8007354:	3718      	adds	r7, #24
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800735a:	b580      	push	{r7, lr}
 800735c:	b086      	sub	sp, #24
 800735e:	af00      	add	r7, sp, #0
 8007360:	60f8      	str	r0, [r7, #12]
 8007362:	460b      	mov	r3, r1
 8007364:	607a      	str	r2, [r7, #4]
 8007366:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007368:	7afb      	ldrb	r3, [r7, #11]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d16f      	bne.n	800744e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	3314      	adds	r3, #20
 8007372:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800737a:	2b02      	cmp	r3, #2
 800737c:	d15a      	bne.n	8007434 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	689a      	ldr	r2, [r3, #8]
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	429a      	cmp	r2, r3
 8007388:	d914      	bls.n	80073b4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	689a      	ldr	r2, [r3, #8]
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	1ad2      	subs	r2, r2, r3
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	461a      	mov	r2, r3
 800739e:	6879      	ldr	r1, [r7, #4]
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f001 f8aa 	bl	80084fa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073a6:	2300      	movs	r3, #0
 80073a8:	2200      	movs	r2, #0
 80073aa:	2100      	movs	r1, #0
 80073ac:	68f8      	ldr	r0, [r7, #12]
 80073ae:	f001 fdb9 	bl	8008f24 <USBD_LL_PrepareReceive>
 80073b2:	e03f      	b.n	8007434 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	68da      	ldr	r2, [r3, #12]
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d11c      	bne.n	80073fa <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d316      	bcc.n	80073fa <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d20f      	bcs.n	80073fa <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80073da:	2200      	movs	r2, #0
 80073dc:	2100      	movs	r1, #0
 80073de:	68f8      	ldr	r0, [r7, #12]
 80073e0:	f001 f88b 	bl	80084fa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073ec:	2300      	movs	r3, #0
 80073ee:	2200      	movs	r2, #0
 80073f0:	2100      	movs	r1, #0
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f001 fd96 	bl	8008f24 <USBD_LL_PrepareReceive>
 80073f8:	e01c      	b.n	8007434 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b03      	cmp	r3, #3
 8007404:	d10f      	bne.n	8007426 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d009      	beq.n	8007426 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2200      	movs	r2, #0
 8007416:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007420:	68db      	ldr	r3, [r3, #12]
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007426:	2180      	movs	r1, #128	@ 0x80
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f001 fcd1 	bl	8008dd0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f001 f8b5 	bl	800859e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d03a      	beq.n	80074b4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f7ff fe42 	bl	80070c8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800744c:	e032      	b.n	80074b4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800744e:	7afb      	ldrb	r3, [r7, #11]
 8007450:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007454:	b2db      	uxtb	r3, r3
 8007456:	4619      	mov	r1, r3
 8007458:	68f8      	ldr	r0, [r7, #12]
 800745a:	f000 f97f 	bl	800775c <USBD_CoreFindEP>
 800745e:	4603      	mov	r3, r0
 8007460:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007462:	7dfb      	ldrb	r3, [r7, #23]
 8007464:	2bff      	cmp	r3, #255	@ 0xff
 8007466:	d025      	beq.n	80074b4 <USBD_LL_DataInStage+0x15a>
 8007468:	7dfb      	ldrb	r3, [r7, #23]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d122      	bne.n	80074b4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b03      	cmp	r3, #3
 8007478:	d11c      	bne.n	80074b4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800747a:	7dfa      	ldrb	r2, [r7, #23]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	32ae      	adds	r2, #174	@ 0xae
 8007480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007484:	695b      	ldr	r3, [r3, #20]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d014      	beq.n	80074b4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800748a:	7dfa      	ldrb	r2, [r7, #23]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007492:	7dfa      	ldrb	r2, [r7, #23]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	32ae      	adds	r2, #174	@ 0xae
 8007498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	7afa      	ldrb	r2, [r7, #11]
 80074a0:	4611      	mov	r1, r2
 80074a2:	68f8      	ldr	r0, [r7, #12]
 80074a4:	4798      	blx	r3
 80074a6:	4603      	mov	r3, r0
 80074a8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80074aa:	7dbb      	ldrb	r3, [r7, #22]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80074b0:	7dbb      	ldrb	r3, [r7, #22]
 80074b2:	e000      	b.n	80074b6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3718      	adds	r7, #24
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b084      	sub	sp, #16
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80074c6:	2300      	movs	r3, #0
 80074c8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d014      	beq.n	8007524 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00e      	beq.n	8007524 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	6852      	ldr	r2, [r2, #4]
 8007512:	b2d2      	uxtb	r2, r2
 8007514:	4611      	mov	r1, r2
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	4798      	blx	r3
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d001      	beq.n	8007524 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007520:	2303      	movs	r3, #3
 8007522:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007524:	2340      	movs	r3, #64	@ 0x40
 8007526:	2200      	movs	r2, #0
 8007528:	2100      	movs	r1, #0
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f001 fc0b 	bl	8008d46 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2240      	movs	r2, #64	@ 0x40
 800753c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007540:	2340      	movs	r3, #64	@ 0x40
 8007542:	2200      	movs	r2, #0
 8007544:	2180      	movs	r1, #128	@ 0x80
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f001 fbfd 	bl	8008d46 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2240      	movs	r2, #64	@ 0x40
 8007556:	621a      	str	r2, [r3, #32]

  return ret;
 8007558:	7bfb      	ldrb	r3, [r7, #15]
}
 800755a:	4618      	mov	r0, r3
 800755c:	3710      	adds	r7, #16
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007562:	b480      	push	{r7}
 8007564:	b083      	sub	sp, #12
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
 800756a:	460b      	mov	r3, r1
 800756c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	78fa      	ldrb	r2, [r7, #3]
 8007572:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007574:	2300      	movs	r3, #0
}
 8007576:	4618      	mov	r0, r3
 8007578:	370c      	adds	r7, #12
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr

08007582 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007582:	b480      	push	{r7}
 8007584:	b083      	sub	sp, #12
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007590:	b2da      	uxtb	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2204      	movs	r2, #4
 800759c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	370c      	adds	r7, #12
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr

080075ae <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b083      	sub	sp, #12
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b04      	cmp	r3, #4
 80075c0:	d106      	bne.n	80075d0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80075c8:	b2da      	uxtb	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	370c      	adds	r7, #12
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr

080075de <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b082      	sub	sp, #8
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	2b03      	cmp	r3, #3
 80075f0:	d110      	bne.n	8007614 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00b      	beq.n	8007614 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007602:	69db      	ldr	r3, [r3, #28]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d005      	beq.n	8007614 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800760e:	69db      	ldr	r3, [r3, #28]
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3708      	adds	r7, #8
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b082      	sub	sp, #8
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	460b      	mov	r3, r1
 8007628:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	32ae      	adds	r2, #174	@ 0xae
 8007634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d101      	bne.n	8007640 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800763c:	2303      	movs	r3, #3
 800763e:	e01c      	b.n	800767a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007646:	b2db      	uxtb	r3, r3
 8007648:	2b03      	cmp	r3, #3
 800764a:	d115      	bne.n	8007678 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	32ae      	adds	r2, #174	@ 0xae
 8007656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765a:	6a1b      	ldr	r3, [r3, #32]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00b      	beq.n	8007678 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	32ae      	adds	r2, #174	@ 0xae
 800766a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800766e:	6a1b      	ldr	r3, [r3, #32]
 8007670:	78fa      	ldrb	r2, [r7, #3]
 8007672:	4611      	mov	r1, r2
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b082      	sub	sp, #8
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
 800768a:	460b      	mov	r3, r1
 800768c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	32ae      	adds	r2, #174	@ 0xae
 8007698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d101      	bne.n	80076a4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e01c      	b.n	80076de <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b03      	cmp	r3, #3
 80076ae:	d115      	bne.n	80076dc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	32ae      	adds	r2, #174	@ 0xae
 80076ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00b      	beq.n	80076dc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	32ae      	adds	r2, #174	@ 0xae
 80076ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d4:	78fa      	ldrb	r2, [r7, #3]
 80076d6:	4611      	mov	r1, r2
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80076dc:	2300      	movs	r3, #0
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3708      	adds	r7, #8
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80076e6:	b480      	push	{r7}
 80076e8:	b083      	sub	sp, #12
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007704:	2300      	movs	r3, #0
 8007706:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00e      	beq.n	8007738 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	6852      	ldr	r2, [r2, #4]
 8007726:	b2d2      	uxtb	r2, r2
 8007728:	4611      	mov	r1, r2
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	4798      	blx	r3
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d001      	beq.n	8007738 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007734:	2303      	movs	r3, #3
 8007736:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007738:	7bfb      	ldrb	r3, [r7, #15]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3710      	adds	r7, #16
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007742:	b480      	push	{r7}
 8007744:	b083      	sub	sp, #12
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	460b      	mov	r3, r1
 800774c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800774e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007750:	4618      	mov	r0, r3
 8007752:	370c      	adds	r7, #12
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	460b      	mov	r3, r1
 8007766:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007768:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800776a:	4618      	mov	r0, r3
 800776c:	370c      	adds	r7, #12
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr

08007776 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007776:	b580      	push	{r7, lr}
 8007778:	b086      	sub	sp, #24
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
 800777e:	460b      	mov	r3, r1
 8007780:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800778a:	2300      	movs	r3, #0
 800778c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	885b      	ldrh	r3, [r3, #2]
 8007792:	b29b      	uxth	r3, r3
 8007794:	68fa      	ldr	r2, [r7, #12]
 8007796:	7812      	ldrb	r2, [r2, #0]
 8007798:	4293      	cmp	r3, r2
 800779a:	d91f      	bls.n	80077dc <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80077a2:	e013      	b.n	80077cc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80077a4:	f107 030a 	add.w	r3, r7, #10
 80077a8:	4619      	mov	r1, r3
 80077aa:	6978      	ldr	r0, [r7, #20]
 80077ac:	f000 f81b 	bl	80077e6 <USBD_GetNextDesc>
 80077b0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	785b      	ldrb	r3, [r3, #1]
 80077b6:	2b05      	cmp	r3, #5
 80077b8:	d108      	bne.n	80077cc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	789b      	ldrb	r3, [r3, #2]
 80077c2:	78fa      	ldrb	r2, [r7, #3]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d008      	beq.n	80077da <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80077c8:	2300      	movs	r3, #0
 80077ca:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	885b      	ldrh	r3, [r3, #2]
 80077d0:	b29a      	uxth	r2, r3
 80077d2:	897b      	ldrh	r3, [r7, #10]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d8e5      	bhi.n	80077a4 <USBD_GetEpDesc+0x2e>
 80077d8:	e000      	b.n	80077dc <USBD_GetEpDesc+0x66>
          break;
 80077da:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80077dc:	693b      	ldr	r3, [r7, #16]
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3718      	adds	r7, #24
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}

080077e6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b085      	sub	sp, #20
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
 80077ee:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	881b      	ldrh	r3, [r3, #0]
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	7812      	ldrb	r2, [r2, #0]
 80077fc:	4413      	add	r3, r2
 80077fe:	b29a      	uxth	r2, r3
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	781b      	ldrb	r3, [r3, #0]
 8007808:	461a      	mov	r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4413      	add	r3, r2
 800780e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007810:	68fb      	ldr	r3, [r7, #12]
}
 8007812:	4618      	mov	r0, r3
 8007814:	3714      	adds	r7, #20
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr

0800781e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800781e:	b480      	push	{r7}
 8007820:	b087      	sub	sp, #28
 8007822:	af00      	add	r7, sp, #0
 8007824:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	3301      	adds	r3, #1
 8007834:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800783c:	8a3b      	ldrh	r3, [r7, #16]
 800783e:	021b      	lsls	r3, r3, #8
 8007840:	b21a      	sxth	r2, r3
 8007842:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007846:	4313      	orrs	r3, r2
 8007848:	b21b      	sxth	r3, r3
 800784a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800784c:	89fb      	ldrh	r3, [r7, #14]
}
 800784e:	4618      	mov	r0, r3
 8007850:	371c      	adds	r7, #28
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
	...

0800785c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007866:	2300      	movs	r3, #0
 8007868:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007872:	2b40      	cmp	r3, #64	@ 0x40
 8007874:	d005      	beq.n	8007882 <USBD_StdDevReq+0x26>
 8007876:	2b40      	cmp	r3, #64	@ 0x40
 8007878:	d857      	bhi.n	800792a <USBD_StdDevReq+0xce>
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00f      	beq.n	800789e <USBD_StdDevReq+0x42>
 800787e:	2b20      	cmp	r3, #32
 8007880:	d153      	bne.n	800792a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	32ae      	adds	r2, #174	@ 0xae
 800788c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	6839      	ldr	r1, [r7, #0]
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	4798      	blx	r3
 8007898:	4603      	mov	r3, r0
 800789a:	73fb      	strb	r3, [r7, #15]
      break;
 800789c:	e04a      	b.n	8007934 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	785b      	ldrb	r3, [r3, #1]
 80078a2:	2b09      	cmp	r3, #9
 80078a4:	d83b      	bhi.n	800791e <USBD_StdDevReq+0xc2>
 80078a6:	a201      	add	r2, pc, #4	@ (adr r2, 80078ac <USBD_StdDevReq+0x50>)
 80078a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ac:	08007901 	.word	0x08007901
 80078b0:	08007915 	.word	0x08007915
 80078b4:	0800791f 	.word	0x0800791f
 80078b8:	0800790b 	.word	0x0800790b
 80078bc:	0800791f 	.word	0x0800791f
 80078c0:	080078df 	.word	0x080078df
 80078c4:	080078d5 	.word	0x080078d5
 80078c8:	0800791f 	.word	0x0800791f
 80078cc:	080078f7 	.word	0x080078f7
 80078d0:	080078e9 	.word	0x080078e9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80078d4:	6839      	ldr	r1, [r7, #0]
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 fa3c 	bl	8007d54 <USBD_GetDescriptor>
          break;
 80078dc:	e024      	b.n	8007928 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80078de:	6839      	ldr	r1, [r7, #0]
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 fba1 	bl	8008028 <USBD_SetAddress>
          break;
 80078e6:	e01f      	b.n	8007928 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80078e8:	6839      	ldr	r1, [r7, #0]
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 fbe0 	bl	80080b0 <USBD_SetConfig>
 80078f0:	4603      	mov	r3, r0
 80078f2:	73fb      	strb	r3, [r7, #15]
          break;
 80078f4:	e018      	b.n	8007928 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80078f6:	6839      	ldr	r1, [r7, #0]
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 fc83 	bl	8008204 <USBD_GetConfig>
          break;
 80078fe:	e013      	b.n	8007928 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007900:	6839      	ldr	r1, [r7, #0]
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 fcb4 	bl	8008270 <USBD_GetStatus>
          break;
 8007908:	e00e      	b.n	8007928 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800790a:	6839      	ldr	r1, [r7, #0]
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 fce3 	bl	80082d8 <USBD_SetFeature>
          break;
 8007912:	e009      	b.n	8007928 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007914:	6839      	ldr	r1, [r7, #0]
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 fd07 	bl	800832a <USBD_ClrFeature>
          break;
 800791c:	e004      	b.n	8007928 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800791e:	6839      	ldr	r1, [r7, #0]
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 fd5e 	bl	80083e2 <USBD_CtlError>
          break;
 8007926:	bf00      	nop
      }
      break;
 8007928:	e004      	b.n	8007934 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800792a:	6839      	ldr	r1, [r7, #0]
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 fd58 	bl	80083e2 <USBD_CtlError>
      break;
 8007932:	bf00      	nop
  }

  return ret;
 8007934:	7bfb      	ldrb	r3, [r7, #15]
}
 8007936:	4618      	mov	r0, r3
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop

08007940 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800794a:	2300      	movs	r3, #0
 800794c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007956:	2b40      	cmp	r3, #64	@ 0x40
 8007958:	d005      	beq.n	8007966 <USBD_StdItfReq+0x26>
 800795a:	2b40      	cmp	r3, #64	@ 0x40
 800795c:	d852      	bhi.n	8007a04 <USBD_StdItfReq+0xc4>
 800795e:	2b00      	cmp	r3, #0
 8007960:	d001      	beq.n	8007966 <USBD_StdItfReq+0x26>
 8007962:	2b20      	cmp	r3, #32
 8007964:	d14e      	bne.n	8007a04 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800796c:	b2db      	uxtb	r3, r3
 800796e:	3b01      	subs	r3, #1
 8007970:	2b02      	cmp	r3, #2
 8007972:	d840      	bhi.n	80079f6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	889b      	ldrh	r3, [r3, #4]
 8007978:	b2db      	uxtb	r3, r3
 800797a:	2b01      	cmp	r3, #1
 800797c:	d836      	bhi.n	80079ec <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	889b      	ldrh	r3, [r3, #4]
 8007982:	b2db      	uxtb	r3, r3
 8007984:	4619      	mov	r1, r3
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f7ff fedb 	bl	8007742 <USBD_CoreFindIF>
 800798c:	4603      	mov	r3, r0
 800798e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007990:	7bbb      	ldrb	r3, [r7, #14]
 8007992:	2bff      	cmp	r3, #255	@ 0xff
 8007994:	d01d      	beq.n	80079d2 <USBD_StdItfReq+0x92>
 8007996:	7bbb      	ldrb	r3, [r7, #14]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d11a      	bne.n	80079d2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800799c:	7bba      	ldrb	r2, [r7, #14]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	32ae      	adds	r2, #174	@ 0xae
 80079a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00f      	beq.n	80079cc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80079ac:	7bba      	ldrb	r2, [r7, #14]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80079b4:	7bba      	ldrb	r2, [r7, #14]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	32ae      	adds	r2, #174	@ 0xae
 80079ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	6839      	ldr	r1, [r7, #0]
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	4798      	blx	r3
 80079c6:	4603      	mov	r3, r0
 80079c8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80079ca:	e004      	b.n	80079d6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80079cc:	2303      	movs	r3, #3
 80079ce:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80079d0:	e001      	b.n	80079d6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80079d2:	2303      	movs	r3, #3
 80079d4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	88db      	ldrh	r3, [r3, #6]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d110      	bne.n	8007a00 <USBD_StdItfReq+0xc0>
 80079de:	7bfb      	ldrb	r3, [r7, #15]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d10d      	bne.n	8007a00 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 fdc7 	bl	8008578 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80079ea:	e009      	b.n	8007a00 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80079ec:	6839      	ldr	r1, [r7, #0]
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 fcf7 	bl	80083e2 <USBD_CtlError>
          break;
 80079f4:	e004      	b.n	8007a00 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80079f6:	6839      	ldr	r1, [r7, #0]
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 fcf2 	bl	80083e2 <USBD_CtlError>
          break;
 80079fe:	e000      	b.n	8007a02 <USBD_StdItfReq+0xc2>
          break;
 8007a00:	bf00      	nop
      }
      break;
 8007a02:	e004      	b.n	8007a0e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007a04:	6839      	ldr	r1, [r7, #0]
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 fceb 	bl	80083e2 <USBD_CtlError>
      break;
 8007a0c:	bf00      	nop
  }

  return ret;
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3710      	adds	r7, #16
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	889b      	ldrh	r3, [r3, #4]
 8007a2a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a34:	2b40      	cmp	r3, #64	@ 0x40
 8007a36:	d007      	beq.n	8007a48 <USBD_StdEPReq+0x30>
 8007a38:	2b40      	cmp	r3, #64	@ 0x40
 8007a3a:	f200 817f 	bhi.w	8007d3c <USBD_StdEPReq+0x324>
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d02a      	beq.n	8007a98 <USBD_StdEPReq+0x80>
 8007a42:	2b20      	cmp	r3, #32
 8007a44:	f040 817a 	bne.w	8007d3c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007a48:	7bbb      	ldrb	r3, [r7, #14]
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f7ff fe85 	bl	800775c <USBD_CoreFindEP>
 8007a52:	4603      	mov	r3, r0
 8007a54:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a56:	7b7b      	ldrb	r3, [r7, #13]
 8007a58:	2bff      	cmp	r3, #255	@ 0xff
 8007a5a:	f000 8174 	beq.w	8007d46 <USBD_StdEPReq+0x32e>
 8007a5e:	7b7b      	ldrb	r3, [r7, #13]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	f040 8170 	bne.w	8007d46 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007a66:	7b7a      	ldrb	r2, [r7, #13]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007a6e:	7b7a      	ldrb	r2, [r7, #13]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	32ae      	adds	r2, #174	@ 0xae
 8007a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f000 8163 	beq.w	8007d46 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007a80:	7b7a      	ldrb	r2, [r7, #13]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	32ae      	adds	r2, #174	@ 0xae
 8007a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	6839      	ldr	r1, [r7, #0]
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	4798      	blx	r3
 8007a92:	4603      	mov	r3, r0
 8007a94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007a96:	e156      	b.n	8007d46 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	785b      	ldrb	r3, [r3, #1]
 8007a9c:	2b03      	cmp	r3, #3
 8007a9e:	d008      	beq.n	8007ab2 <USBD_StdEPReq+0x9a>
 8007aa0:	2b03      	cmp	r3, #3
 8007aa2:	f300 8145 	bgt.w	8007d30 <USBD_StdEPReq+0x318>
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	f000 809b 	beq.w	8007be2 <USBD_StdEPReq+0x1ca>
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d03c      	beq.n	8007b2a <USBD_StdEPReq+0x112>
 8007ab0:	e13e      	b.n	8007d30 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d002      	beq.n	8007ac4 <USBD_StdEPReq+0xac>
 8007abe:	2b03      	cmp	r3, #3
 8007ac0:	d016      	beq.n	8007af0 <USBD_StdEPReq+0xd8>
 8007ac2:	e02c      	b.n	8007b1e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ac4:	7bbb      	ldrb	r3, [r7, #14]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00d      	beq.n	8007ae6 <USBD_StdEPReq+0xce>
 8007aca:	7bbb      	ldrb	r3, [r7, #14]
 8007acc:	2b80      	cmp	r3, #128	@ 0x80
 8007ace:	d00a      	beq.n	8007ae6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ad0:	7bbb      	ldrb	r3, [r7, #14]
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f001 f97b 	bl	8008dd0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ada:	2180      	movs	r1, #128	@ 0x80
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f001 f977 	bl	8008dd0 <USBD_LL_StallEP>
 8007ae2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ae4:	e020      	b.n	8007b28 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007ae6:	6839      	ldr	r1, [r7, #0]
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f000 fc7a 	bl	80083e2 <USBD_CtlError>
              break;
 8007aee:	e01b      	b.n	8007b28 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	885b      	ldrh	r3, [r3, #2]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10e      	bne.n	8007b16 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007af8:	7bbb      	ldrb	r3, [r7, #14]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00b      	beq.n	8007b16 <USBD_StdEPReq+0xfe>
 8007afe:	7bbb      	ldrb	r3, [r7, #14]
 8007b00:	2b80      	cmp	r3, #128	@ 0x80
 8007b02:	d008      	beq.n	8007b16 <USBD_StdEPReq+0xfe>
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	88db      	ldrh	r3, [r3, #6]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d104      	bne.n	8007b16 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b0c:	7bbb      	ldrb	r3, [r7, #14]
 8007b0e:	4619      	mov	r1, r3
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f001 f95d 	bl	8008dd0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fd2e 	bl	8008578 <USBD_CtlSendStatus>

              break;
 8007b1c:	e004      	b.n	8007b28 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007b1e:	6839      	ldr	r1, [r7, #0]
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 fc5e 	bl	80083e2 <USBD_CtlError>
              break;
 8007b26:	bf00      	nop
          }
          break;
 8007b28:	e107      	b.n	8007d3a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b02      	cmp	r3, #2
 8007b34:	d002      	beq.n	8007b3c <USBD_StdEPReq+0x124>
 8007b36:	2b03      	cmp	r3, #3
 8007b38:	d016      	beq.n	8007b68 <USBD_StdEPReq+0x150>
 8007b3a:	e04b      	b.n	8007bd4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b3c:	7bbb      	ldrb	r3, [r7, #14]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d00d      	beq.n	8007b5e <USBD_StdEPReq+0x146>
 8007b42:	7bbb      	ldrb	r3, [r7, #14]
 8007b44:	2b80      	cmp	r3, #128	@ 0x80
 8007b46:	d00a      	beq.n	8007b5e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b48:	7bbb      	ldrb	r3, [r7, #14]
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f001 f93f 	bl	8008dd0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b52:	2180      	movs	r1, #128	@ 0x80
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f001 f93b 	bl	8008dd0 <USBD_LL_StallEP>
 8007b5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b5c:	e040      	b.n	8007be0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007b5e:	6839      	ldr	r1, [r7, #0]
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fc3e 	bl	80083e2 <USBD_CtlError>
              break;
 8007b66:	e03b      	b.n	8007be0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	885b      	ldrh	r3, [r3, #2]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d136      	bne.n	8007bde <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007b70:	7bbb      	ldrb	r3, [r7, #14]
 8007b72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d004      	beq.n	8007b84 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007b7a:	7bbb      	ldrb	r3, [r7, #14]
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f001 f945 	bl	8008e0e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 fcf7 	bl	8008578 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007b8a:	7bbb      	ldrb	r3, [r7, #14]
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f7ff fde4 	bl	800775c <USBD_CoreFindEP>
 8007b94:	4603      	mov	r3, r0
 8007b96:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b98:	7b7b      	ldrb	r3, [r7, #13]
 8007b9a:	2bff      	cmp	r3, #255	@ 0xff
 8007b9c:	d01f      	beq.n	8007bde <USBD_StdEPReq+0x1c6>
 8007b9e:	7b7b      	ldrb	r3, [r7, #13]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d11c      	bne.n	8007bde <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007ba4:	7b7a      	ldrb	r2, [r7, #13]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007bac:	7b7a      	ldrb	r2, [r7, #13]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	32ae      	adds	r2, #174	@ 0xae
 8007bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d010      	beq.n	8007bde <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007bbc:	7b7a      	ldrb	r2, [r7, #13]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	32ae      	adds	r2, #174	@ 0xae
 8007bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	6839      	ldr	r1, [r7, #0]
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	4798      	blx	r3
 8007bce:	4603      	mov	r3, r0
 8007bd0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007bd2:	e004      	b.n	8007bde <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007bd4:	6839      	ldr	r1, [r7, #0]
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 fc03 	bl	80083e2 <USBD_CtlError>
              break;
 8007bdc:	e000      	b.n	8007be0 <USBD_StdEPReq+0x1c8>
              break;
 8007bde:	bf00      	nop
          }
          break;
 8007be0:	e0ab      	b.n	8007d3a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d002      	beq.n	8007bf4 <USBD_StdEPReq+0x1dc>
 8007bee:	2b03      	cmp	r3, #3
 8007bf0:	d032      	beq.n	8007c58 <USBD_StdEPReq+0x240>
 8007bf2:	e097      	b.n	8007d24 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007bf4:	7bbb      	ldrb	r3, [r7, #14]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d007      	beq.n	8007c0a <USBD_StdEPReq+0x1f2>
 8007bfa:	7bbb      	ldrb	r3, [r7, #14]
 8007bfc:	2b80      	cmp	r3, #128	@ 0x80
 8007bfe:	d004      	beq.n	8007c0a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007c00:	6839      	ldr	r1, [r7, #0]
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 fbed 	bl	80083e2 <USBD_CtlError>
                break;
 8007c08:	e091      	b.n	8007d2e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	da0b      	bge.n	8007c2a <USBD_StdEPReq+0x212>
 8007c12:	7bbb      	ldrb	r3, [r7, #14]
 8007c14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c18:	4613      	mov	r3, r2
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	4413      	add	r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	3310      	adds	r3, #16
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	4413      	add	r3, r2
 8007c26:	3304      	adds	r3, #4
 8007c28:	e00b      	b.n	8007c42 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c2a:	7bbb      	ldrb	r3, [r7, #14]
 8007c2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c30:	4613      	mov	r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	4413      	add	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	4413      	add	r3, r2
 8007c40:	3304      	adds	r3, #4
 8007c42:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2200      	movs	r2, #0
 8007c48:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	2202      	movs	r2, #2
 8007c4e:	4619      	mov	r1, r3
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f000 fc37 	bl	80084c4 <USBD_CtlSendData>
              break;
 8007c56:	e06a      	b.n	8007d2e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007c58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	da11      	bge.n	8007c84 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007c60:	7bbb      	ldrb	r3, [r7, #14]
 8007c62:	f003 020f 	and.w	r2, r3, #15
 8007c66:	6879      	ldr	r1, [r7, #4]
 8007c68:	4613      	mov	r3, r2
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	4413      	add	r3, r2
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	440b      	add	r3, r1
 8007c72:	3324      	adds	r3, #36	@ 0x24
 8007c74:	881b      	ldrh	r3, [r3, #0]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d117      	bne.n	8007caa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007c7a:	6839      	ldr	r1, [r7, #0]
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 fbb0 	bl	80083e2 <USBD_CtlError>
                  break;
 8007c82:	e054      	b.n	8007d2e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007c84:	7bbb      	ldrb	r3, [r7, #14]
 8007c86:	f003 020f 	and.w	r2, r3, #15
 8007c8a:	6879      	ldr	r1, [r7, #4]
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	4413      	add	r3, r2
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	440b      	add	r3, r1
 8007c96:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007c9a:	881b      	ldrh	r3, [r3, #0]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d104      	bne.n	8007caa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007ca0:	6839      	ldr	r1, [r7, #0]
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 fb9d 	bl	80083e2 <USBD_CtlError>
                  break;
 8007ca8:	e041      	b.n	8007d2e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007caa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	da0b      	bge.n	8007cca <USBD_StdEPReq+0x2b2>
 8007cb2:	7bbb      	ldrb	r3, [r7, #14]
 8007cb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007cb8:	4613      	mov	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	4413      	add	r3, r2
 8007cbe:	009b      	lsls	r3, r3, #2
 8007cc0:	3310      	adds	r3, #16
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	4413      	add	r3, r2
 8007cc6:	3304      	adds	r3, #4
 8007cc8:	e00b      	b.n	8007ce2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007cca:	7bbb      	ldrb	r3, [r7, #14]
 8007ccc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	4413      	add	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	4413      	add	r3, r2
 8007ce0:	3304      	adds	r3, #4
 8007ce2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007ce4:	7bbb      	ldrb	r3, [r7, #14]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d002      	beq.n	8007cf0 <USBD_StdEPReq+0x2d8>
 8007cea:	7bbb      	ldrb	r3, [r7, #14]
 8007cec:	2b80      	cmp	r3, #128	@ 0x80
 8007cee:	d103      	bne.n	8007cf8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	601a      	str	r2, [r3, #0]
 8007cf6:	e00e      	b.n	8007d16 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007cf8:	7bbb      	ldrb	r3, [r7, #14]
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f001 f8a5 	bl	8008e4c <USBD_LL_IsStallEP>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d003      	beq.n	8007d10 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	601a      	str	r2, [r3, #0]
 8007d0e:	e002      	b.n	8007d16 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	2200      	movs	r2, #0
 8007d14:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	2202      	movs	r2, #2
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 fbd1 	bl	80084c4 <USBD_CtlSendData>
              break;
 8007d22:	e004      	b.n	8007d2e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007d24:	6839      	ldr	r1, [r7, #0]
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f000 fb5b 	bl	80083e2 <USBD_CtlError>
              break;
 8007d2c:	bf00      	nop
          }
          break;
 8007d2e:	e004      	b.n	8007d3a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007d30:	6839      	ldr	r1, [r7, #0]
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 fb55 	bl	80083e2 <USBD_CtlError>
          break;
 8007d38:	bf00      	nop
      }
      break;
 8007d3a:	e005      	b.n	8007d48 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007d3c:	6839      	ldr	r1, [r7, #0]
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 fb4f 	bl	80083e2 <USBD_CtlError>
      break;
 8007d44:	e000      	b.n	8007d48 <USBD_StdEPReq+0x330>
      break;
 8007d46:	bf00      	nop
  }

  return ret;
 8007d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3710      	adds	r7, #16
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
	...

08007d54 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007d62:	2300      	movs	r3, #0
 8007d64:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007d66:	2300      	movs	r3, #0
 8007d68:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	885b      	ldrh	r3, [r3, #2]
 8007d6e:	0a1b      	lsrs	r3, r3, #8
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	3b01      	subs	r3, #1
 8007d74:	2b06      	cmp	r3, #6
 8007d76:	f200 8128 	bhi.w	8007fca <USBD_GetDescriptor+0x276>
 8007d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d80 <USBD_GetDescriptor+0x2c>)
 8007d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d80:	08007d9d 	.word	0x08007d9d
 8007d84:	08007db5 	.word	0x08007db5
 8007d88:	08007df5 	.word	0x08007df5
 8007d8c:	08007fcb 	.word	0x08007fcb
 8007d90:	08007fcb 	.word	0x08007fcb
 8007d94:	08007f6b 	.word	0x08007f6b
 8007d98:	08007f97 	.word	0x08007f97
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	7c12      	ldrb	r2, [r2, #16]
 8007da8:	f107 0108 	add.w	r1, r7, #8
 8007dac:	4610      	mov	r0, r2
 8007dae:	4798      	blx	r3
 8007db0:	60f8      	str	r0, [r7, #12]
      break;
 8007db2:	e112      	b.n	8007fda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	7c1b      	ldrb	r3, [r3, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d10d      	bne.n	8007dd8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc4:	f107 0208 	add.w	r2, r7, #8
 8007dc8:	4610      	mov	r0, r2
 8007dca:	4798      	blx	r3
 8007dcc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007dd6:	e100      	b.n	8007fda <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de0:	f107 0208 	add.w	r2, r7, #8
 8007de4:	4610      	mov	r0, r2
 8007de6:	4798      	blx	r3
 8007de8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	3301      	adds	r3, #1
 8007dee:	2202      	movs	r2, #2
 8007df0:	701a      	strb	r2, [r3, #0]
      break;
 8007df2:	e0f2      	b.n	8007fda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	885b      	ldrh	r3, [r3, #2]
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	2b05      	cmp	r3, #5
 8007dfc:	f200 80ac 	bhi.w	8007f58 <USBD_GetDescriptor+0x204>
 8007e00:	a201      	add	r2, pc, #4	@ (adr r2, 8007e08 <USBD_GetDescriptor+0xb4>)
 8007e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e06:	bf00      	nop
 8007e08:	08007e21 	.word	0x08007e21
 8007e0c:	08007e55 	.word	0x08007e55
 8007e10:	08007e89 	.word	0x08007e89
 8007e14:	08007ebd 	.word	0x08007ebd
 8007e18:	08007ef1 	.word	0x08007ef1
 8007e1c:	08007f25 	.word	0x08007f25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d00b      	beq.n	8007e44 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	7c12      	ldrb	r2, [r2, #16]
 8007e38:	f107 0108 	add.w	r1, r7, #8
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	4798      	blx	r3
 8007e40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e42:	e091      	b.n	8007f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e44:	6839      	ldr	r1, [r7, #0]
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 facb 	bl	80083e2 <USBD_CtlError>
            err++;
 8007e4c:	7afb      	ldrb	r3, [r7, #11]
 8007e4e:	3301      	adds	r3, #1
 8007e50:	72fb      	strb	r3, [r7, #11]
          break;
 8007e52:	e089      	b.n	8007f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00b      	beq.n	8007e78 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	7c12      	ldrb	r2, [r2, #16]
 8007e6c:	f107 0108 	add.w	r1, r7, #8
 8007e70:	4610      	mov	r0, r2
 8007e72:	4798      	blx	r3
 8007e74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e76:	e077      	b.n	8007f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e78:	6839      	ldr	r1, [r7, #0]
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 fab1 	bl	80083e2 <USBD_CtlError>
            err++;
 8007e80:	7afb      	ldrb	r3, [r7, #11]
 8007e82:	3301      	adds	r3, #1
 8007e84:	72fb      	strb	r3, [r7, #11]
          break;
 8007e86:	e06f      	b.n	8007f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d00b      	beq.n	8007eac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	687a      	ldr	r2, [r7, #4]
 8007e9e:	7c12      	ldrb	r2, [r2, #16]
 8007ea0:	f107 0108 	add.w	r1, r7, #8
 8007ea4:	4610      	mov	r0, r2
 8007ea6:	4798      	blx	r3
 8007ea8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007eaa:	e05d      	b.n	8007f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007eac:	6839      	ldr	r1, [r7, #0]
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fa97 	bl	80083e2 <USBD_CtlError>
            err++;
 8007eb4:	7afb      	ldrb	r3, [r7, #11]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	72fb      	strb	r3, [r7, #11]
          break;
 8007eba:	e055      	b.n	8007f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00b      	beq.n	8007ee0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	7c12      	ldrb	r2, [r2, #16]
 8007ed4:	f107 0108 	add.w	r1, r7, #8
 8007ed8:	4610      	mov	r0, r2
 8007eda:	4798      	blx	r3
 8007edc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ede:	e043      	b.n	8007f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ee0:	6839      	ldr	r1, [r7, #0]
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fa7d 	bl	80083e2 <USBD_CtlError>
            err++;
 8007ee8:	7afb      	ldrb	r3, [r7, #11]
 8007eea:	3301      	adds	r3, #1
 8007eec:	72fb      	strb	r3, [r7, #11]
          break;
 8007eee:	e03b      	b.n	8007f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ef6:	695b      	ldr	r3, [r3, #20]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00b      	beq.n	8007f14 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f02:	695b      	ldr	r3, [r3, #20]
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	7c12      	ldrb	r2, [r2, #16]
 8007f08:	f107 0108 	add.w	r1, r7, #8
 8007f0c:	4610      	mov	r0, r2
 8007f0e:	4798      	blx	r3
 8007f10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f12:	e029      	b.n	8007f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f14:	6839      	ldr	r1, [r7, #0]
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 fa63 	bl	80083e2 <USBD_CtlError>
            err++;
 8007f1c:	7afb      	ldrb	r3, [r7, #11]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	72fb      	strb	r3, [r7, #11]
          break;
 8007f22:	e021      	b.n	8007f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f2a:	699b      	ldr	r3, [r3, #24]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d00b      	beq.n	8007f48 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	7c12      	ldrb	r2, [r2, #16]
 8007f3c:	f107 0108 	add.w	r1, r7, #8
 8007f40:	4610      	mov	r0, r2
 8007f42:	4798      	blx	r3
 8007f44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f46:	e00f      	b.n	8007f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f48:	6839      	ldr	r1, [r7, #0]
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 fa49 	bl	80083e2 <USBD_CtlError>
            err++;
 8007f50:	7afb      	ldrb	r3, [r7, #11]
 8007f52:	3301      	adds	r3, #1
 8007f54:	72fb      	strb	r3, [r7, #11]
          break;
 8007f56:	e007      	b.n	8007f68 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007f58:	6839      	ldr	r1, [r7, #0]
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fa41 	bl	80083e2 <USBD_CtlError>
          err++;
 8007f60:	7afb      	ldrb	r3, [r7, #11]
 8007f62:	3301      	adds	r3, #1
 8007f64:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007f66:	bf00      	nop
      }
      break;
 8007f68:	e037      	b.n	8007fda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	7c1b      	ldrb	r3, [r3, #16]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d109      	bne.n	8007f86 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f7a:	f107 0208 	add.w	r2, r7, #8
 8007f7e:	4610      	mov	r0, r2
 8007f80:	4798      	blx	r3
 8007f82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f84:	e029      	b.n	8007fda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007f86:	6839      	ldr	r1, [r7, #0]
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 fa2a 	bl	80083e2 <USBD_CtlError>
        err++;
 8007f8e:	7afb      	ldrb	r3, [r7, #11]
 8007f90:	3301      	adds	r3, #1
 8007f92:	72fb      	strb	r3, [r7, #11]
      break;
 8007f94:	e021      	b.n	8007fda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	7c1b      	ldrb	r3, [r3, #16]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10d      	bne.n	8007fba <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fa6:	f107 0208 	add.w	r2, r7, #8
 8007faa:	4610      	mov	r0, r2
 8007fac:	4798      	blx	r3
 8007fae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	2207      	movs	r2, #7
 8007fb6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007fb8:	e00f      	b.n	8007fda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007fba:	6839      	ldr	r1, [r7, #0]
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 fa10 	bl	80083e2 <USBD_CtlError>
        err++;
 8007fc2:	7afb      	ldrb	r3, [r7, #11]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	72fb      	strb	r3, [r7, #11]
      break;
 8007fc8:	e007      	b.n	8007fda <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007fca:	6839      	ldr	r1, [r7, #0]
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 fa08 	bl	80083e2 <USBD_CtlError>
      err++;
 8007fd2:	7afb      	ldrb	r3, [r7, #11]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	72fb      	strb	r3, [r7, #11]
      break;
 8007fd8:	bf00      	nop
  }

  if (err != 0U)
 8007fda:	7afb      	ldrb	r3, [r7, #11]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d11e      	bne.n	800801e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	88db      	ldrh	r3, [r3, #6]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d016      	beq.n	8008016 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007fe8:	893b      	ldrh	r3, [r7, #8]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00e      	beq.n	800800c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	88da      	ldrh	r2, [r3, #6]
 8007ff2:	893b      	ldrh	r3, [r7, #8]
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	bf28      	it	cs
 8007ff8:	4613      	movcs	r3, r2
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007ffe:	893b      	ldrh	r3, [r7, #8]
 8008000:	461a      	mov	r2, r3
 8008002:	68f9      	ldr	r1, [r7, #12]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fa5d 	bl	80084c4 <USBD_CtlSendData>
 800800a:	e009      	b.n	8008020 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800800c:	6839      	ldr	r1, [r7, #0]
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 f9e7 	bl	80083e2 <USBD_CtlError>
 8008014:	e004      	b.n	8008020 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 faae 	bl	8008578 <USBD_CtlSendStatus>
 800801c:	e000      	b.n	8008020 <USBD_GetDescriptor+0x2cc>
    return;
 800801e:	bf00      	nop
  }
}
 8008020:	3710      	adds	r7, #16
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop

08008028 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	889b      	ldrh	r3, [r3, #4]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d131      	bne.n	800809e <USBD_SetAddress+0x76>
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	88db      	ldrh	r3, [r3, #6]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d12d      	bne.n	800809e <USBD_SetAddress+0x76>
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	885b      	ldrh	r3, [r3, #2]
 8008046:	2b7f      	cmp	r3, #127	@ 0x7f
 8008048:	d829      	bhi.n	800809e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	885b      	ldrh	r3, [r3, #2]
 800804e:	b2db      	uxtb	r3, r3
 8008050:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008054:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800805c:	b2db      	uxtb	r3, r3
 800805e:	2b03      	cmp	r3, #3
 8008060:	d104      	bne.n	800806c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008062:	6839      	ldr	r1, [r7, #0]
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 f9bc 	bl	80083e2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800806a:	e01d      	b.n	80080a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	7bfa      	ldrb	r2, [r7, #15]
 8008070:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008074:	7bfb      	ldrb	r3, [r7, #15]
 8008076:	4619      	mov	r1, r3
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 ff13 	bl	8008ea4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 fa7a 	bl	8008578 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008084:	7bfb      	ldrb	r3, [r7, #15]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d004      	beq.n	8008094 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2202      	movs	r2, #2
 800808e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008092:	e009      	b.n	80080a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800809c:	e004      	b.n	80080a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800809e:	6839      	ldr	r1, [r7, #0]
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 f99e 	bl	80083e2 <USBD_CtlError>
  }
}
 80080a6:	bf00      	nop
 80080a8:	bf00      	nop
 80080aa:	3710      	adds	r7, #16
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80080ba:	2300      	movs	r3, #0
 80080bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	885b      	ldrh	r3, [r3, #2]
 80080c2:	b2da      	uxtb	r2, r3
 80080c4:	4b4e      	ldr	r3, [pc, #312]	@ (8008200 <USBD_SetConfig+0x150>)
 80080c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80080c8:	4b4d      	ldr	r3, [pc, #308]	@ (8008200 <USBD_SetConfig+0x150>)
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d905      	bls.n	80080dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80080d0:	6839      	ldr	r1, [r7, #0]
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 f985 	bl	80083e2 <USBD_CtlError>
    return USBD_FAIL;
 80080d8:	2303      	movs	r3, #3
 80080da:	e08c      	b.n	80081f6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d002      	beq.n	80080ee <USBD_SetConfig+0x3e>
 80080e8:	2b03      	cmp	r3, #3
 80080ea:	d029      	beq.n	8008140 <USBD_SetConfig+0x90>
 80080ec:	e075      	b.n	80081da <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80080ee:	4b44      	ldr	r3, [pc, #272]	@ (8008200 <USBD_SetConfig+0x150>)
 80080f0:	781b      	ldrb	r3, [r3, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d020      	beq.n	8008138 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80080f6:	4b42      	ldr	r3, [pc, #264]	@ (8008200 <USBD_SetConfig+0x150>)
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	461a      	mov	r2, r3
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008100:	4b3f      	ldr	r3, [pc, #252]	@ (8008200 <USBD_SetConfig+0x150>)
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	4619      	mov	r1, r3
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f7fe ffe9 	bl	80070de <USBD_SetClassConfig>
 800810c:	4603      	mov	r3, r0
 800810e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008110:	7bfb      	ldrb	r3, [r7, #15]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d008      	beq.n	8008128 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008116:	6839      	ldr	r1, [r7, #0]
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 f962 	bl	80083e2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2202      	movs	r2, #2
 8008122:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008126:	e065      	b.n	80081f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 fa25 	bl	8008578 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2203      	movs	r2, #3
 8008132:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008136:	e05d      	b.n	80081f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f000 fa1d 	bl	8008578 <USBD_CtlSendStatus>
      break;
 800813e:	e059      	b.n	80081f4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008140:	4b2f      	ldr	r3, [pc, #188]	@ (8008200 <USBD_SetConfig+0x150>)
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d112      	bne.n	800816e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2202      	movs	r2, #2
 800814c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008150:	4b2b      	ldr	r3, [pc, #172]	@ (8008200 <USBD_SetConfig+0x150>)
 8008152:	781b      	ldrb	r3, [r3, #0]
 8008154:	461a      	mov	r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800815a:	4b29      	ldr	r3, [pc, #164]	@ (8008200 <USBD_SetConfig+0x150>)
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	4619      	mov	r1, r3
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f7fe ffd8 	bl	8007116 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 fa06 	bl	8008578 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800816c:	e042      	b.n	80081f4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800816e:	4b24      	ldr	r3, [pc, #144]	@ (8008200 <USBD_SetConfig+0x150>)
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	461a      	mov	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	429a      	cmp	r2, r3
 800817a:	d02a      	beq.n	80081d2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	b2db      	uxtb	r3, r3
 8008182:	4619      	mov	r1, r3
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f7fe ffc6 	bl	8007116 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800818a:	4b1d      	ldr	r3, [pc, #116]	@ (8008200 <USBD_SetConfig+0x150>)
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	461a      	mov	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008194:	4b1a      	ldr	r3, [pc, #104]	@ (8008200 <USBD_SetConfig+0x150>)
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	4619      	mov	r1, r3
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f7fe ff9f 	bl	80070de <USBD_SetClassConfig>
 80081a0:	4603      	mov	r3, r0
 80081a2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80081a4:	7bfb      	ldrb	r3, [r7, #15]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00f      	beq.n	80081ca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80081aa:	6839      	ldr	r1, [r7, #0]
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 f918 	bl	80083e2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	4619      	mov	r1, r3
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7fe ffab 	bl	8007116 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2202      	movs	r2, #2
 80081c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80081c8:	e014      	b.n	80081f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 f9d4 	bl	8008578 <USBD_CtlSendStatus>
      break;
 80081d0:	e010      	b.n	80081f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f9d0 	bl	8008578 <USBD_CtlSendStatus>
      break;
 80081d8:	e00c      	b.n	80081f4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80081da:	6839      	ldr	r1, [r7, #0]
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f000 f900 	bl	80083e2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80081e2:	4b07      	ldr	r3, [pc, #28]	@ (8008200 <USBD_SetConfig+0x150>)
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	4619      	mov	r1, r3
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f7fe ff94 	bl	8007116 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80081ee:	2303      	movs	r3, #3
 80081f0:	73fb      	strb	r3, [r7, #15]
      break;
 80081f2:	bf00      	nop
  }

  return ret;
 80081f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3710      	adds	r7, #16
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	200002ec 	.word	0x200002ec

08008204 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b082      	sub	sp, #8
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	88db      	ldrh	r3, [r3, #6]
 8008212:	2b01      	cmp	r3, #1
 8008214:	d004      	beq.n	8008220 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008216:	6839      	ldr	r1, [r7, #0]
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 f8e2 	bl	80083e2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800821e:	e023      	b.n	8008268 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008226:	b2db      	uxtb	r3, r3
 8008228:	2b02      	cmp	r3, #2
 800822a:	dc02      	bgt.n	8008232 <USBD_GetConfig+0x2e>
 800822c:	2b00      	cmp	r3, #0
 800822e:	dc03      	bgt.n	8008238 <USBD_GetConfig+0x34>
 8008230:	e015      	b.n	800825e <USBD_GetConfig+0x5a>
 8008232:	2b03      	cmp	r3, #3
 8008234:	d00b      	beq.n	800824e <USBD_GetConfig+0x4a>
 8008236:	e012      	b.n	800825e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	3308      	adds	r3, #8
 8008242:	2201      	movs	r2, #1
 8008244:	4619      	mov	r1, r3
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 f93c 	bl	80084c4 <USBD_CtlSendData>
        break;
 800824c:	e00c      	b.n	8008268 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	3304      	adds	r3, #4
 8008252:	2201      	movs	r2, #1
 8008254:	4619      	mov	r1, r3
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 f934 	bl	80084c4 <USBD_CtlSendData>
        break;
 800825c:	e004      	b.n	8008268 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800825e:	6839      	ldr	r1, [r7, #0]
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 f8be 	bl	80083e2 <USBD_CtlError>
        break;
 8008266:	bf00      	nop
}
 8008268:	bf00      	nop
 800826a:	3708      	adds	r7, #8
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008280:	b2db      	uxtb	r3, r3
 8008282:	3b01      	subs	r3, #1
 8008284:	2b02      	cmp	r3, #2
 8008286:	d81e      	bhi.n	80082c6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	88db      	ldrh	r3, [r3, #6]
 800828c:	2b02      	cmp	r3, #2
 800828e:	d004      	beq.n	800829a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008290:	6839      	ldr	r1, [r7, #0]
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 f8a5 	bl	80083e2 <USBD_CtlError>
        break;
 8008298:	e01a      	b.n	80082d0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2201      	movs	r2, #1
 800829e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d005      	beq.n	80082b6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	68db      	ldr	r3, [r3, #12]
 80082ae:	f043 0202 	orr.w	r2, r3, #2
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	330c      	adds	r3, #12
 80082ba:	2202      	movs	r2, #2
 80082bc:	4619      	mov	r1, r3
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f900 	bl	80084c4 <USBD_CtlSendData>
      break;
 80082c4:	e004      	b.n	80082d0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80082c6:	6839      	ldr	r1, [r7, #0]
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 f88a 	bl	80083e2 <USBD_CtlError>
      break;
 80082ce:	bf00      	nop
  }
}
 80082d0:	bf00      	nop
 80082d2:	3708      	adds	r7, #8
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}

080082d8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b082      	sub	sp, #8
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	885b      	ldrh	r3, [r3, #2]
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d107      	bne.n	80082fa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2201      	movs	r2, #1
 80082ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f000 f940 	bl	8008578 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80082f8:	e013      	b.n	8008322 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	885b      	ldrh	r3, [r3, #2]
 80082fe:	2b02      	cmp	r3, #2
 8008300:	d10b      	bne.n	800831a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	889b      	ldrh	r3, [r3, #4]
 8008306:	0a1b      	lsrs	r3, r3, #8
 8008308:	b29b      	uxth	r3, r3
 800830a:	b2da      	uxtb	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 f930 	bl	8008578 <USBD_CtlSendStatus>
}
 8008318:	e003      	b.n	8008322 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800831a:	6839      	ldr	r1, [r7, #0]
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 f860 	bl	80083e2 <USBD_CtlError>
}
 8008322:	bf00      	nop
 8008324:	3708      	adds	r7, #8
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b082      	sub	sp, #8
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
 8008332:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800833a:	b2db      	uxtb	r3, r3
 800833c:	3b01      	subs	r3, #1
 800833e:	2b02      	cmp	r3, #2
 8008340:	d80b      	bhi.n	800835a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	885b      	ldrh	r3, [r3, #2]
 8008346:	2b01      	cmp	r3, #1
 8008348:	d10c      	bne.n	8008364 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2200      	movs	r2, #0
 800834e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 f910 	bl	8008578 <USBD_CtlSendStatus>
      }
      break;
 8008358:	e004      	b.n	8008364 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800835a:	6839      	ldr	r1, [r7, #0]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f000 f840 	bl	80083e2 <USBD_CtlError>
      break;
 8008362:	e000      	b.n	8008366 <USBD_ClrFeature+0x3c>
      break;
 8008364:	bf00      	nop
  }
}
 8008366:	bf00      	nop
 8008368:	3708      	adds	r7, #8
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}

0800836e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b084      	sub	sp, #16
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
 8008376:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	781a      	ldrb	r2, [r3, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	3301      	adds	r3, #1
 8008388:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	781a      	ldrb	r2, [r3, #0]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	3301      	adds	r3, #1
 8008396:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008398:	68f8      	ldr	r0, [r7, #12]
 800839a:	f7ff fa40 	bl	800781e <SWAPBYTE>
 800839e:	4603      	mov	r3, r0
 80083a0:	461a      	mov	r2, r3
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	3301      	adds	r3, #1
 80083aa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	3301      	adds	r3, #1
 80083b0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f7ff fa33 	bl	800781e <SWAPBYTE>
 80083b8:	4603      	mov	r3, r0
 80083ba:	461a      	mov	r2, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	3301      	adds	r3, #1
 80083c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	3301      	adds	r3, #1
 80083ca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f7ff fa26 	bl	800781e <SWAPBYTE>
 80083d2:	4603      	mov	r3, r0
 80083d4:	461a      	mov	r2, r3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	80da      	strh	r2, [r3, #6]
}
 80083da:	bf00      	nop
 80083dc:	3710      	adds	r7, #16
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b082      	sub	sp, #8
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
 80083ea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80083ec:	2180      	movs	r1, #128	@ 0x80
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 fcee 	bl	8008dd0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80083f4:	2100      	movs	r1, #0
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 fcea 	bl	8008dd0 <USBD_LL_StallEP>
}
 80083fc:	bf00      	nop
 80083fe:	3708      	adds	r7, #8
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b086      	sub	sp, #24
 8008408:	af00      	add	r7, sp, #0
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	60b9      	str	r1, [r7, #8]
 800840e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008410:	2300      	movs	r3, #0
 8008412:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d036      	beq.n	8008488 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800841e:	6938      	ldr	r0, [r7, #16]
 8008420:	f000 f836 	bl	8008490 <USBD_GetLen>
 8008424:	4603      	mov	r3, r0
 8008426:	3301      	adds	r3, #1
 8008428:	b29b      	uxth	r3, r3
 800842a:	005b      	lsls	r3, r3, #1
 800842c:	b29a      	uxth	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008432:	7dfb      	ldrb	r3, [r7, #23]
 8008434:	68ba      	ldr	r2, [r7, #8]
 8008436:	4413      	add	r3, r2
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	7812      	ldrb	r2, [r2, #0]
 800843c:	701a      	strb	r2, [r3, #0]
  idx++;
 800843e:	7dfb      	ldrb	r3, [r7, #23]
 8008440:	3301      	adds	r3, #1
 8008442:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008444:	7dfb      	ldrb	r3, [r7, #23]
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	4413      	add	r3, r2
 800844a:	2203      	movs	r2, #3
 800844c:	701a      	strb	r2, [r3, #0]
  idx++;
 800844e:	7dfb      	ldrb	r3, [r7, #23]
 8008450:	3301      	adds	r3, #1
 8008452:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008454:	e013      	b.n	800847e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008456:	7dfb      	ldrb	r3, [r7, #23]
 8008458:	68ba      	ldr	r2, [r7, #8]
 800845a:	4413      	add	r3, r2
 800845c:	693a      	ldr	r2, [r7, #16]
 800845e:	7812      	ldrb	r2, [r2, #0]
 8008460:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	3301      	adds	r3, #1
 8008466:	613b      	str	r3, [r7, #16]
    idx++;
 8008468:	7dfb      	ldrb	r3, [r7, #23]
 800846a:	3301      	adds	r3, #1
 800846c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800846e:	7dfb      	ldrb	r3, [r7, #23]
 8008470:	68ba      	ldr	r2, [r7, #8]
 8008472:	4413      	add	r3, r2
 8008474:	2200      	movs	r2, #0
 8008476:	701a      	strb	r2, [r3, #0]
    idx++;
 8008478:	7dfb      	ldrb	r3, [r7, #23]
 800847a:	3301      	adds	r3, #1
 800847c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1e7      	bne.n	8008456 <USBD_GetString+0x52>
 8008486:	e000      	b.n	800848a <USBD_GetString+0x86>
    return;
 8008488:	bf00      	nop
  }
}
 800848a:	3718      	adds	r7, #24
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}

08008490 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008490:	b480      	push	{r7}
 8008492:	b085      	sub	sp, #20
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008498:	2300      	movs	r3, #0
 800849a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80084a0:	e005      	b.n	80084ae <USBD_GetLen+0x1e>
  {
    len++;
 80084a2:	7bfb      	ldrb	r3, [r7, #15]
 80084a4:	3301      	adds	r3, #1
 80084a6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	3301      	adds	r3, #1
 80084ac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1f5      	bne.n	80084a2 <USBD_GetLen+0x12>
  }

  return len;
 80084b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3714      	adds	r7, #20
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2202      	movs	r2, #2
 80084d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	68ba      	ldr	r2, [r7, #8]
 80084e8:	2100      	movs	r1, #0
 80084ea:	68f8      	ldr	r0, [r7, #12]
 80084ec:	f000 fcf9 	bl	8008ee2 <USBD_LL_Transmit>

  return USBD_OK;
 80084f0:	2300      	movs	r3, #0
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	60f8      	str	r0, [r7, #12]
 8008502:	60b9      	str	r1, [r7, #8]
 8008504:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	68ba      	ldr	r2, [r7, #8]
 800850a:	2100      	movs	r1, #0
 800850c:	68f8      	ldr	r0, [r7, #12]
 800850e:	f000 fce8 	bl	8008ee2 <USBD_LL_Transmit>

  return USBD_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3710      	adds	r7, #16
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2203      	movs	r2, #3
 800852c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	68ba      	ldr	r2, [r7, #8]
 8008544:	2100      	movs	r1, #0
 8008546:	68f8      	ldr	r0, [r7, #12]
 8008548:	f000 fcec 	bl	8008f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b084      	sub	sp, #16
 800855a:	af00      	add	r7, sp, #0
 800855c:	60f8      	str	r0, [r7, #12]
 800855e:	60b9      	str	r1, [r7, #8]
 8008560:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	2100      	movs	r1, #0
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	f000 fcdb 	bl	8008f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2204      	movs	r2, #4
 8008584:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008588:	2300      	movs	r3, #0
 800858a:	2200      	movs	r2, #0
 800858c:	2100      	movs	r1, #0
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 fca7 	bl	8008ee2 <USBD_LL_Transmit>

  return USBD_OK;
 8008594:	2300      	movs	r3, #0
}
 8008596:	4618      	mov	r0, r3
 8008598:	3708      	adds	r7, #8
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}

0800859e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800859e:	b580      	push	{r7, lr}
 80085a0:	b082      	sub	sp, #8
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2205      	movs	r2, #5
 80085aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085ae:	2300      	movs	r3, #0
 80085b0:	2200      	movs	r2, #0
 80085b2:	2100      	movs	r1, #0
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 fcb5 	bl	8008f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085ba:	2300      	movs	r3, #0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3708      	adds	r7, #8
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80085c8:	2200      	movs	r2, #0
 80085ca:	4912      	ldr	r1, [pc, #72]	@ (8008614 <MX_USB_DEVICE_Init+0x50>)
 80085cc:	4812      	ldr	r0, [pc, #72]	@ (8008618 <MX_USB_DEVICE_Init+0x54>)
 80085ce:	f7fe fd09 	bl	8006fe4 <USBD_Init>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d001      	beq.n	80085dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80085d8:	f7f9 f928 	bl	800182c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80085dc:	490f      	ldr	r1, [pc, #60]	@ (800861c <MX_USB_DEVICE_Init+0x58>)
 80085de:	480e      	ldr	r0, [pc, #56]	@ (8008618 <MX_USB_DEVICE_Init+0x54>)
 80085e0:	f7fe fd30 	bl	8007044 <USBD_RegisterClass>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80085ea:	f7f9 f91f 	bl	800182c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80085ee:	490c      	ldr	r1, [pc, #48]	@ (8008620 <MX_USB_DEVICE_Init+0x5c>)
 80085f0:	4809      	ldr	r0, [pc, #36]	@ (8008618 <MX_USB_DEVICE_Init+0x54>)
 80085f2:	f7fe fc21 	bl	8006e38 <USBD_CDC_RegisterInterface>
 80085f6:	4603      	mov	r3, r0
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d001      	beq.n	8008600 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80085fc:	f7f9 f916 	bl	800182c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008600:	4805      	ldr	r0, [pc, #20]	@ (8008618 <MX_USB_DEVICE_Init+0x54>)
 8008602:	f7fe fd55 	bl	80070b0 <USBD_Start>
 8008606:	4603      	mov	r3, r0
 8008608:	2b00      	cmp	r3, #0
 800860a:	d001      	beq.n	8008610 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800860c:	f7f9 f90e 	bl	800182c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008610:	bf00      	nop
 8008612:	bd80      	pop	{r7, pc}
 8008614:	200000ac 	.word	0x200000ac
 8008618:	200002f0 	.word	0x200002f0
 800861c:	20000018 	.word	0x20000018
 8008620:	20000098 	.word	0x20000098

08008624 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008628:	2200      	movs	r2, #0
 800862a:	4905      	ldr	r1, [pc, #20]	@ (8008640 <CDC_Init_FS+0x1c>)
 800862c:	4805      	ldr	r0, [pc, #20]	@ (8008644 <CDC_Init_FS+0x20>)
 800862e:	f7fe fc1d 	bl	8006e6c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008632:	4905      	ldr	r1, [pc, #20]	@ (8008648 <CDC_Init_FS+0x24>)
 8008634:	4803      	ldr	r0, [pc, #12]	@ (8008644 <CDC_Init_FS+0x20>)
 8008636:	f7fe fc3b 	bl	8006eb0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800863a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800863c:	4618      	mov	r0, r3
 800863e:	bd80      	pop	{r7, pc}
 8008640:	20000dcc 	.word	0x20000dcc
 8008644:	200002f0 	.word	0x200002f0
 8008648:	200005cc 	.word	0x200005cc

0800864c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800864c:	b480      	push	{r7}
 800864e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008650:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008652:	4618      	mov	r0, r3
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	4603      	mov	r3, r0
 8008664:	6039      	str	r1, [r7, #0]
 8008666:	71fb      	strb	r3, [r7, #7]
 8008668:	4613      	mov	r3, r2
 800866a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800866c:	79fb      	ldrb	r3, [r7, #7]
 800866e:	2b23      	cmp	r3, #35	@ 0x23
 8008670:	d84a      	bhi.n	8008708 <CDC_Control_FS+0xac>
 8008672:	a201      	add	r2, pc, #4	@ (adr r2, 8008678 <CDC_Control_FS+0x1c>)
 8008674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008678:	08008709 	.word	0x08008709
 800867c:	08008709 	.word	0x08008709
 8008680:	08008709 	.word	0x08008709
 8008684:	08008709 	.word	0x08008709
 8008688:	08008709 	.word	0x08008709
 800868c:	08008709 	.word	0x08008709
 8008690:	08008709 	.word	0x08008709
 8008694:	08008709 	.word	0x08008709
 8008698:	08008709 	.word	0x08008709
 800869c:	08008709 	.word	0x08008709
 80086a0:	08008709 	.word	0x08008709
 80086a4:	08008709 	.word	0x08008709
 80086a8:	08008709 	.word	0x08008709
 80086ac:	08008709 	.word	0x08008709
 80086b0:	08008709 	.word	0x08008709
 80086b4:	08008709 	.word	0x08008709
 80086b8:	08008709 	.word	0x08008709
 80086bc:	08008709 	.word	0x08008709
 80086c0:	08008709 	.word	0x08008709
 80086c4:	08008709 	.word	0x08008709
 80086c8:	08008709 	.word	0x08008709
 80086cc:	08008709 	.word	0x08008709
 80086d0:	08008709 	.word	0x08008709
 80086d4:	08008709 	.word	0x08008709
 80086d8:	08008709 	.word	0x08008709
 80086dc:	08008709 	.word	0x08008709
 80086e0:	08008709 	.word	0x08008709
 80086e4:	08008709 	.word	0x08008709
 80086e8:	08008709 	.word	0x08008709
 80086ec:	08008709 	.word	0x08008709
 80086f0:	08008709 	.word	0x08008709
 80086f4:	08008709 	.word	0x08008709
 80086f8:	08008709 	.word	0x08008709
 80086fc:	08008709 	.word	0x08008709
 8008700:	08008709 	.word	0x08008709
 8008704:	08008709 	.word	0x08008709
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008708:	bf00      	nop
  }

  return (USBD_OK);
 800870a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800870c:	4618      	mov	r0, r3
 800870e:	370c      	adds	r7, #12
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b082      	sub	sp, #8
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008722:	6879      	ldr	r1, [r7, #4]
 8008724:	4805      	ldr	r0, [pc, #20]	@ (800873c <CDC_Receive_FS+0x24>)
 8008726:	f7fe fbc3 	bl	8006eb0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800872a:	4804      	ldr	r0, [pc, #16]	@ (800873c <CDC_Receive_FS+0x24>)
 800872c:	f7fe fc24 	bl	8006f78 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008730:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008732:	4618      	mov	r0, r3
 8008734:	3708      	adds	r7, #8
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	200002f0 	.word	0x200002f0

08008740 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	460b      	mov	r3, r1
 800874a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800874c:	2300      	movs	r3, #0
 800874e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008750:	4b0d      	ldr	r3, [pc, #52]	@ (8008788 <CDC_Transmit_FS+0x48>)
 8008752:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008756:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800875e:	2b00      	cmp	r3, #0
 8008760:	d001      	beq.n	8008766 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008762:	2301      	movs	r3, #1
 8008764:	e00b      	b.n	800877e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008766:	887b      	ldrh	r3, [r7, #2]
 8008768:	461a      	mov	r2, r3
 800876a:	6879      	ldr	r1, [r7, #4]
 800876c:	4806      	ldr	r0, [pc, #24]	@ (8008788 <CDC_Transmit_FS+0x48>)
 800876e:	f7fe fb7d 	bl	8006e6c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008772:	4805      	ldr	r0, [pc, #20]	@ (8008788 <CDC_Transmit_FS+0x48>)
 8008774:	f7fe fbba 	bl	8006eec <USBD_CDC_TransmitPacket>
 8008778:	4603      	mov	r3, r0
 800877a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800877c:	7bfb      	ldrb	r3, [r7, #15]
}
 800877e:	4618      	mov	r0, r3
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	200002f0 	.word	0x200002f0

0800878c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800878c:	b480      	push	{r7}
 800878e:	b087      	sub	sp, #28
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	60b9      	str	r1, [r7, #8]
 8008796:	4613      	mov	r3, r2
 8008798:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800879a:	2300      	movs	r3, #0
 800879c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800879e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	371c      	adds	r7, #28
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr
	...

080087b0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	4603      	mov	r3, r0
 80087b8:	6039      	str	r1, [r7, #0]
 80087ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	2212      	movs	r2, #18
 80087c0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80087c2:	4b03      	ldr	r3, [pc, #12]	@ (80087d0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	370c      	adds	r7, #12
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr
 80087d0:	200000c8 	.word	0x200000c8

080087d4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
 80087da:	4603      	mov	r3, r0
 80087dc:	6039      	str	r1, [r7, #0]
 80087de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	2204      	movs	r2, #4
 80087e4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80087e6:	4b03      	ldr	r3, [pc, #12]	@ (80087f4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr
 80087f4:	200000dc 	.word	0x200000dc

080087f8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b082      	sub	sp, #8
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	4603      	mov	r3, r0
 8008800:	6039      	str	r1, [r7, #0]
 8008802:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008804:	79fb      	ldrb	r3, [r7, #7]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d105      	bne.n	8008816 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800880a:	683a      	ldr	r2, [r7, #0]
 800880c:	4907      	ldr	r1, [pc, #28]	@ (800882c <USBD_FS_ProductStrDescriptor+0x34>)
 800880e:	4808      	ldr	r0, [pc, #32]	@ (8008830 <USBD_FS_ProductStrDescriptor+0x38>)
 8008810:	f7ff fdf8 	bl	8008404 <USBD_GetString>
 8008814:	e004      	b.n	8008820 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008816:	683a      	ldr	r2, [r7, #0]
 8008818:	4904      	ldr	r1, [pc, #16]	@ (800882c <USBD_FS_ProductStrDescriptor+0x34>)
 800881a:	4805      	ldr	r0, [pc, #20]	@ (8008830 <USBD_FS_ProductStrDescriptor+0x38>)
 800881c:	f7ff fdf2 	bl	8008404 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008820:	4b02      	ldr	r3, [pc, #8]	@ (800882c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008822:	4618      	mov	r0, r3
 8008824:	3708      	adds	r7, #8
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop
 800882c:	200015cc 	.word	0x200015cc
 8008830:	08009a10 	.word	0x08009a10

08008834 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	4603      	mov	r3, r0
 800883c:	6039      	str	r1, [r7, #0]
 800883e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008840:	683a      	ldr	r2, [r7, #0]
 8008842:	4904      	ldr	r1, [pc, #16]	@ (8008854 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008844:	4804      	ldr	r0, [pc, #16]	@ (8008858 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008846:	f7ff fddd 	bl	8008404 <USBD_GetString>
  return USBD_StrDesc;
 800884a:	4b02      	ldr	r3, [pc, #8]	@ (8008854 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800884c:	4618      	mov	r0, r3
 800884e:	3708      	adds	r7, #8
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}
 8008854:	200015cc 	.word	0x200015cc
 8008858:	08009a28 	.word	0x08009a28

0800885c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	4603      	mov	r3, r0
 8008864:	6039      	str	r1, [r7, #0]
 8008866:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	221a      	movs	r2, #26
 800886c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800886e:	f000 f843 	bl	80088f8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008872:	4b02      	ldr	r3, [pc, #8]	@ (800887c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008874:	4618      	mov	r0, r3
 8008876:	3708      	adds	r7, #8
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}
 800887c:	200000e0 	.word	0x200000e0

08008880 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b082      	sub	sp, #8
 8008884:	af00      	add	r7, sp, #0
 8008886:	4603      	mov	r3, r0
 8008888:	6039      	str	r1, [r7, #0]
 800888a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800888c:	79fb      	ldrb	r3, [r7, #7]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d105      	bne.n	800889e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008892:	683a      	ldr	r2, [r7, #0]
 8008894:	4907      	ldr	r1, [pc, #28]	@ (80088b4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008896:	4808      	ldr	r0, [pc, #32]	@ (80088b8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008898:	f7ff fdb4 	bl	8008404 <USBD_GetString>
 800889c:	e004      	b.n	80088a8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800889e:	683a      	ldr	r2, [r7, #0]
 80088a0:	4904      	ldr	r1, [pc, #16]	@ (80088b4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80088a2:	4805      	ldr	r0, [pc, #20]	@ (80088b8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80088a4:	f7ff fdae 	bl	8008404 <USBD_GetString>
  }
  return USBD_StrDesc;
 80088a8:	4b02      	ldr	r3, [pc, #8]	@ (80088b4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3708      	adds	r7, #8
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	200015cc 	.word	0x200015cc
 80088b8:	08009a3c 	.word	0x08009a3c

080088bc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b082      	sub	sp, #8
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	4603      	mov	r3, r0
 80088c4:	6039      	str	r1, [r7, #0]
 80088c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80088c8:	79fb      	ldrb	r3, [r7, #7]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d105      	bne.n	80088da <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088ce:	683a      	ldr	r2, [r7, #0]
 80088d0:	4907      	ldr	r1, [pc, #28]	@ (80088f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088d2:	4808      	ldr	r0, [pc, #32]	@ (80088f4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088d4:	f7ff fd96 	bl	8008404 <USBD_GetString>
 80088d8:	e004      	b.n	80088e4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	4904      	ldr	r1, [pc, #16]	@ (80088f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088de:	4805      	ldr	r0, [pc, #20]	@ (80088f4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088e0:	f7ff fd90 	bl	8008404 <USBD_GetString>
  }
  return USBD_StrDesc;
 80088e4:	4b02      	ldr	r3, [pc, #8]	@ (80088f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3708      	adds	r7, #8
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	200015cc 	.word	0x200015cc
 80088f4:	08009a48 	.word	0x08009a48

080088f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b084      	sub	sp, #16
 80088fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80088fe:	4b0f      	ldr	r3, [pc, #60]	@ (800893c <Get_SerialNum+0x44>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008904:	4b0e      	ldr	r3, [pc, #56]	@ (8008940 <Get_SerialNum+0x48>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800890a:	4b0e      	ldr	r3, [pc, #56]	@ (8008944 <Get_SerialNum+0x4c>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008910:	68fa      	ldr	r2, [r7, #12]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4413      	add	r3, r2
 8008916:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d009      	beq.n	8008932 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800891e:	2208      	movs	r2, #8
 8008920:	4909      	ldr	r1, [pc, #36]	@ (8008948 <Get_SerialNum+0x50>)
 8008922:	68f8      	ldr	r0, [r7, #12]
 8008924:	f000 f814 	bl	8008950 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008928:	2204      	movs	r2, #4
 800892a:	4908      	ldr	r1, [pc, #32]	@ (800894c <Get_SerialNum+0x54>)
 800892c:	68b8      	ldr	r0, [r7, #8]
 800892e:	f000 f80f 	bl	8008950 <IntToUnicode>
  }
}
 8008932:	bf00      	nop
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
 800893a:	bf00      	nop
 800893c:	1fff7a10 	.word	0x1fff7a10
 8008940:	1fff7a14 	.word	0x1fff7a14
 8008944:	1fff7a18 	.word	0x1fff7a18
 8008948:	200000e2 	.word	0x200000e2
 800894c:	200000f2 	.word	0x200000f2

08008950 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008950:	b480      	push	{r7}
 8008952:	b087      	sub	sp, #28
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	4613      	mov	r3, r2
 800895c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800895e:	2300      	movs	r3, #0
 8008960:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008962:	2300      	movs	r3, #0
 8008964:	75fb      	strb	r3, [r7, #23]
 8008966:	e027      	b.n	80089b8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	0f1b      	lsrs	r3, r3, #28
 800896c:	2b09      	cmp	r3, #9
 800896e:	d80b      	bhi.n	8008988 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	0f1b      	lsrs	r3, r3, #28
 8008974:	b2da      	uxtb	r2, r3
 8008976:	7dfb      	ldrb	r3, [r7, #23]
 8008978:	005b      	lsls	r3, r3, #1
 800897a:	4619      	mov	r1, r3
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	440b      	add	r3, r1
 8008980:	3230      	adds	r2, #48	@ 0x30
 8008982:	b2d2      	uxtb	r2, r2
 8008984:	701a      	strb	r2, [r3, #0]
 8008986:	e00a      	b.n	800899e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	0f1b      	lsrs	r3, r3, #28
 800898c:	b2da      	uxtb	r2, r3
 800898e:	7dfb      	ldrb	r3, [r7, #23]
 8008990:	005b      	lsls	r3, r3, #1
 8008992:	4619      	mov	r1, r3
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	440b      	add	r3, r1
 8008998:	3237      	adds	r2, #55	@ 0x37
 800899a:	b2d2      	uxtb	r2, r2
 800899c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	011b      	lsls	r3, r3, #4
 80089a2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80089a4:	7dfb      	ldrb	r3, [r7, #23]
 80089a6:	005b      	lsls	r3, r3, #1
 80089a8:	3301      	adds	r3, #1
 80089aa:	68ba      	ldr	r2, [r7, #8]
 80089ac:	4413      	add	r3, r2
 80089ae:	2200      	movs	r2, #0
 80089b0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80089b2:	7dfb      	ldrb	r3, [r7, #23]
 80089b4:	3301      	adds	r3, #1
 80089b6:	75fb      	strb	r3, [r7, #23]
 80089b8:	7dfa      	ldrb	r2, [r7, #23]
 80089ba:	79fb      	ldrb	r3, [r7, #7]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d3d3      	bcc.n	8008968 <IntToUnicode+0x18>
  }
}
 80089c0:	bf00      	nop
 80089c2:	bf00      	nop
 80089c4:	371c      	adds	r7, #28
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
	...

080089d0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b08a      	sub	sp, #40	@ 0x28
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80089d8:	f107 0314 	add.w	r3, r7, #20
 80089dc:	2200      	movs	r2, #0
 80089de:	601a      	str	r2, [r3, #0]
 80089e0:	605a      	str	r2, [r3, #4]
 80089e2:	609a      	str	r2, [r3, #8]
 80089e4:	60da      	str	r2, [r3, #12]
 80089e6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80089f0:	d147      	bne.n	8008a82 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80089f2:	2300      	movs	r3, #0
 80089f4:	613b      	str	r3, [r7, #16]
 80089f6:	4b25      	ldr	r3, [pc, #148]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 80089f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089fa:	4a24      	ldr	r2, [pc, #144]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 80089fc:	f043 0301 	orr.w	r3, r3, #1
 8008a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8008a02:	4b22      	ldr	r3, [pc, #136]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 8008a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a06:	f003 0301 	and.w	r3, r3, #1
 8008a0a:	613b      	str	r3, [r7, #16]
 8008a0c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008a0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008a14:	2300      	movs	r3, #0
 8008a16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008a1c:	f107 0314 	add.w	r3, r7, #20
 8008a20:	4619      	mov	r1, r3
 8008a22:	481b      	ldr	r0, [pc, #108]	@ (8008a90 <HAL_PCD_MspInit+0xc0>)
 8008a24:	f7fa f900 	bl	8002c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008a28:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8008a2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a2e:	2302      	movs	r3, #2
 8008a30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a32:	2300      	movs	r3, #0
 8008a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a36:	2300      	movs	r3, #0
 8008a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008a3a:	230a      	movs	r3, #10
 8008a3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a3e:	f107 0314 	add.w	r3, r7, #20
 8008a42:	4619      	mov	r1, r3
 8008a44:	4812      	ldr	r0, [pc, #72]	@ (8008a90 <HAL_PCD_MspInit+0xc0>)
 8008a46:	f7fa f8ef 	bl	8002c28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008a4a:	4b10      	ldr	r3, [pc, #64]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 8008a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a4e:	4a0f      	ldr	r2, [pc, #60]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 8008a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a54:	6353      	str	r3, [r2, #52]	@ 0x34
 8008a56:	2300      	movs	r3, #0
 8008a58:	60fb      	str	r3, [r7, #12]
 8008a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 8008a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a5e:	4a0b      	ldr	r2, [pc, #44]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 8008a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8008a66:	4b09      	ldr	r3, [pc, #36]	@ (8008a8c <HAL_PCD_MspInit+0xbc>)
 8008a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a6e:	60fb      	str	r3, [r7, #12]
 8008a70:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008a72:	2200      	movs	r2, #0
 8008a74:	2100      	movs	r1, #0
 8008a76:	2043      	movs	r0, #67	@ 0x43
 8008a78:	f7f9 ffb7 	bl	80029ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008a7c:	2043      	movs	r0, #67	@ 0x43
 8008a7e:	f7f9 ffd0 	bl	8002a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008a82:	bf00      	nop
 8008a84:	3728      	adds	r7, #40	@ 0x28
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop
 8008a8c:	40023800 	.word	0x40023800
 8008a90:	40020000 	.word	0x40020000

08008a94 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	4610      	mov	r0, r2
 8008aac:	f7fe fb4d 	bl	800714a <USBD_LL_SetupStage>
}
 8008ab0:	bf00      	nop
 8008ab2:	3708      	adds	r7, #8
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 8008aca:	78fa      	ldrb	r2, [r7, #3]
 8008acc:	6879      	ldr	r1, [r7, #4]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	00db      	lsls	r3, r3, #3
 8008ad2:	4413      	add	r3, r2
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	440b      	add	r3, r1
 8008ad8:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	78fb      	ldrb	r3, [r7, #3]
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	f7fe fb87 	bl	80071f4 <USBD_LL_DataOutStage>
}
 8008ae6:	bf00      	nop
 8008ae8:	3708      	adds	r7, #8
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b082      	sub	sp, #8
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
 8008af6:	460b      	mov	r3, r1
 8008af8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 8008b00:	78fa      	ldrb	r2, [r7, #3]
 8008b02:	6879      	ldr	r1, [r7, #4]
 8008b04:	4613      	mov	r3, r2
 8008b06:	00db      	lsls	r3, r3, #3
 8008b08:	4413      	add	r3, r2
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	440b      	add	r3, r1
 8008b0e:	334c      	adds	r3, #76	@ 0x4c
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	78fb      	ldrb	r3, [r7, #3]
 8008b14:	4619      	mov	r1, r3
 8008b16:	f7fe fc20 	bl	800735a <USBD_LL_DataInStage>
}
 8008b1a:	bf00      	nop
 8008b1c:	3708      	adds	r7, #8
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b082      	sub	sp, #8
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008b30:	4618      	mov	r0, r3
 8008b32:	f7fe fd54 	bl	80075de <USBD_LL_SOF>
}
 8008b36:	bf00      	nop
 8008b38:	3708      	adds	r7, #8
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}

08008b3e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b084      	sub	sp, #16
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008b46:	2301      	movs	r3, #1
 8008b48:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d102      	bne.n	8008b58 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008b52:	2300      	movs	r3, #0
 8008b54:	73fb      	strb	r3, [r7, #15]
 8008b56:	e008      	b.n	8008b6a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	2b02      	cmp	r3, #2
 8008b5e:	d102      	bne.n	8008b66 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008b60:	2301      	movs	r3, #1
 8008b62:	73fb      	strb	r3, [r7, #15]
 8008b64:	e001      	b.n	8008b6a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008b66:	f7f8 fe61 	bl	800182c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008b70:	7bfa      	ldrb	r2, [r7, #15]
 8008b72:	4611      	mov	r1, r2
 8008b74:	4618      	mov	r0, r3
 8008b76:	f7fe fcf4 	bl	8007562 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7fe fc9c 	bl	80074be <USBD_LL_Reset>
}
 8008b86:	bf00      	nop
 8008b88:	3710      	adds	r7, #16
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
	...

08008b90 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f7fe fcef 	bl	8007582 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	687a      	ldr	r2, [r7, #4]
 8008bb0:	6812      	ldr	r2, [r2, #0]
 8008bb2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008bb6:	f043 0301 	orr.w	r3, r3, #1
 8008bba:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6a1b      	ldr	r3, [r3, #32]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d005      	beq.n	8008bd0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008bc4:	4b04      	ldr	r3, [pc, #16]	@ (8008bd8 <HAL_PCD_SuspendCallback+0x48>)
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	4a03      	ldr	r2, [pc, #12]	@ (8008bd8 <HAL_PCD_SuspendCallback+0x48>)
 8008bca:	f043 0306 	orr.w	r3, r3, #6
 8008bce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008bd0:	bf00      	nop
 8008bd2:	3708      	adds	r7, #8
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}
 8008bd8:	e000ed00 	.word	0xe000ed00

08008bdc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b082      	sub	sp, #8
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7fe fcdf 	bl	80075ae <USBD_LL_Resume>
}
 8008bf0:	bf00      	nop
 8008bf2:	3708      	adds	r7, #8
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	460b      	mov	r3, r1
 8008c02:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008c0a:	78fa      	ldrb	r2, [r7, #3]
 8008c0c:	4611      	mov	r1, r2
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f7fe fd37 	bl	8007682 <USBD_LL_IsoOUTIncomplete>
}
 8008c14:	bf00      	nop
 8008c16:	3708      	adds	r7, #8
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b082      	sub	sp, #8
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	460b      	mov	r3, r1
 8008c26:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008c2e:	78fa      	ldrb	r2, [r7, #3]
 8008c30:	4611      	mov	r1, r2
 8008c32:	4618      	mov	r0, r3
 8008c34:	f7fe fcf3 	bl	800761e <USBD_LL_IsoINIncomplete>
}
 8008c38:	bf00      	nop
 8008c3a:	3708      	adds	r7, #8
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7fe fd49 	bl	80076e6 <USBD_LL_DevConnected>
}
 8008c54:	bf00      	nop
 8008c56:	3708      	adds	r7, #8
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b082      	sub	sp, #8
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7fe fd46 	bl	80076fc <USBD_LL_DevDisconnected>
}
 8008c70:	bf00      	nop
 8008c72:	3708      	adds	r7, #8
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b082      	sub	sp, #8
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d13c      	bne.n	8008d02 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008c88:	4a20      	ldr	r2, [pc, #128]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	4a1e      	ldr	r2, [pc, #120]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008c94:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008c98:	4b1c      	ldr	r3, [pc, #112]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008c9a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008c9e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008ca2:	2204      	movs	r2, #4
 8008ca4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008ca6:	4b19      	ldr	r3, [pc, #100]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008ca8:	2202      	movs	r2, #2
 8008caa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008cac:	4b17      	ldr	r3, [pc, #92]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cae:	2200      	movs	r2, #0
 8008cb0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008cb2:	4b16      	ldr	r3, [pc, #88]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cb4:	2202      	movs	r2, #2
 8008cb6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008cb8:	4b14      	ldr	r3, [pc, #80]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cba:	2200      	movs	r2, #0
 8008cbc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008cbe:	4b13      	ldr	r3, [pc, #76]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008cc4:	4b11      	ldr	r3, [pc, #68]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8008cca:	4b10      	ldr	r3, [pc, #64]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008ccc:	2201      	movs	r2, #1
 8008cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008cd6:	480d      	ldr	r0, [pc, #52]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cd8:	f7fa f973 	bl	8002fc2 <HAL_PCD_Init>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d001      	beq.n	8008ce6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008ce2:	f7f8 fda3 	bl	800182c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008ce6:	2180      	movs	r1, #128	@ 0x80
 8008ce8:	4808      	ldr	r0, [pc, #32]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cea:	f7fb fbca 	bl	8004482 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008cee:	2240      	movs	r2, #64	@ 0x40
 8008cf0:	2100      	movs	r1, #0
 8008cf2:	4806      	ldr	r0, [pc, #24]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cf4:	f7fb fb7e 	bl	80043f4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008cf8:	2280      	movs	r2, #128	@ 0x80
 8008cfa:	2101      	movs	r1, #1
 8008cfc:	4803      	ldr	r0, [pc, #12]	@ (8008d0c <USBD_LL_Init+0x94>)
 8008cfe:	f7fb fb79 	bl	80043f4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008d02:	2300      	movs	r3, #0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3708      	adds	r7, #8
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	200017cc 	.word	0x200017cc

08008d10 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7fa fa68 	bl	80031fc <HAL_PCD_Start>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d30:	7bfb      	ldrb	r3, [r7, #15]
 8008d32:	4618      	mov	r0, r3
 8008d34:	f000 f942 	bl	8008fbc <USBD_Get_USB_Status>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3710      	adds	r7, #16
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}

08008d46 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b084      	sub	sp, #16
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
 8008d4e:	4608      	mov	r0, r1
 8008d50:	4611      	mov	r1, r2
 8008d52:	461a      	mov	r2, r3
 8008d54:	4603      	mov	r3, r0
 8008d56:	70fb      	strb	r3, [r7, #3]
 8008d58:	460b      	mov	r3, r1
 8008d5a:	70bb      	strb	r3, [r7, #2]
 8008d5c:	4613      	mov	r3, r2
 8008d5e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d60:	2300      	movs	r3, #0
 8008d62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d64:	2300      	movs	r3, #0
 8008d66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008d6e:	78bb      	ldrb	r3, [r7, #2]
 8008d70:	883a      	ldrh	r2, [r7, #0]
 8008d72:	78f9      	ldrb	r1, [r7, #3]
 8008d74:	f7fa ff39 	bl	8003bea <HAL_PCD_EP_Open>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d7c:	7bfb      	ldrb	r3, [r7, #15]
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f000 f91c 	bl	8008fbc <USBD_Get_USB_Status>
 8008d84:	4603      	mov	r3, r0
 8008d86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d88:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	460b      	mov	r3, r1
 8008d9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008da2:	2300      	movs	r3, #0
 8008da4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008dac:	78fa      	ldrb	r2, [r7, #3]
 8008dae:	4611      	mov	r1, r2
 8008db0:	4618      	mov	r0, r3
 8008db2:	f7fa ff82 	bl	8003cba <HAL_PCD_EP_Close>
 8008db6:	4603      	mov	r3, r0
 8008db8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dba:	7bfb      	ldrb	r3, [r7, #15]
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f000 f8fd 	bl	8008fbc <USBD_Get_USB_Status>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dc6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	460b      	mov	r3, r1
 8008dda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008de0:	2300      	movs	r3, #0
 8008de2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008dea:	78fa      	ldrb	r2, [r7, #3]
 8008dec:	4611      	mov	r1, r2
 8008dee:	4618      	mov	r0, r3
 8008df0:	f7fb f85a 	bl	8003ea8 <HAL_PCD_EP_SetStall>
 8008df4:	4603      	mov	r3, r0
 8008df6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008df8:	7bfb      	ldrb	r3, [r7, #15]
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f000 f8de 	bl	8008fbc <USBD_Get_USB_Status>
 8008e00:	4603      	mov	r3, r0
 8008e02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e04:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3710      	adds	r7, #16
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b084      	sub	sp, #16
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
 8008e16:	460b      	mov	r3, r1
 8008e18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e28:	78fa      	ldrb	r2, [r7, #3]
 8008e2a:	4611      	mov	r1, r2
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7fb f89f 	bl	8003f70 <HAL_PCD_EP_ClrStall>
 8008e32:	4603      	mov	r3, r0
 8008e34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e36:	7bfb      	ldrb	r3, [r7, #15]
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f000 f8bf 	bl	8008fbc <USBD_Get_USB_Status>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e42:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3710      	adds	r7, #16
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b085      	sub	sp, #20
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	460b      	mov	r3, r1
 8008e56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008e60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	da0b      	bge.n	8008e80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008e68:	78fb      	ldrb	r3, [r7, #3]
 8008e6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e6e:	68f9      	ldr	r1, [r7, #12]
 8008e70:	4613      	mov	r3, r2
 8008e72:	00db      	lsls	r3, r3, #3
 8008e74:	4413      	add	r3, r2
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	440b      	add	r3, r1
 8008e7a:	333e      	adds	r3, #62	@ 0x3e
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	e00b      	b.n	8008e98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008e80:	78fb      	ldrb	r3, [r7, #3]
 8008e82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e86:	68f9      	ldr	r1, [r7, #12]
 8008e88:	4613      	mov	r3, r2
 8008e8a:	00db      	lsls	r3, r3, #3
 8008e8c:	4413      	add	r3, r2
 8008e8e:	009b      	lsls	r3, r3, #2
 8008e90:	440b      	add	r3, r1
 8008e92:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 8008e96:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	460b      	mov	r3, r1
 8008eae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ebe:	78fa      	ldrb	r2, [r7, #3]
 8008ec0:	4611      	mov	r1, r2
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7fa fe6c 	bl	8003ba0 <HAL_PCD_SetAddress>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ecc:	7bfb      	ldrb	r3, [r7, #15]
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f000 f874 	bl	8008fbc <USBD_Get_USB_Status>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ed8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b086      	sub	sp, #24
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	60f8      	str	r0, [r7, #12]
 8008eea:	607a      	str	r2, [r7, #4]
 8008eec:	603b      	str	r3, [r7, #0]
 8008eee:	460b      	mov	r3, r1
 8008ef0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008f00:	7af9      	ldrb	r1, [r7, #11]
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	f7fa ff85 	bl	8003e14 <HAL_PCD_EP_Transmit>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f0e:	7dfb      	ldrb	r3, [r7, #23]
 8008f10:	4618      	mov	r0, r3
 8008f12:	f000 f853 	bl	8008fbc <USBD_Get_USB_Status>
 8008f16:	4603      	mov	r3, r0
 8008f18:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f1a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3718      	adds	r7, #24
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b086      	sub	sp, #24
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	607a      	str	r2, [r7, #4]
 8008f2e:	603b      	str	r3, [r7, #0]
 8008f30:	460b      	mov	r3, r1
 8008f32:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f34:	2300      	movs	r3, #0
 8008f36:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008f42:	7af9      	ldrb	r1, [r7, #11]
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	f7fa ff01 	bl	8003d4e <HAL_PCD_EP_Receive>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f50:	7dfb      	ldrb	r3, [r7, #23]
 8008f52:	4618      	mov	r0, r3
 8008f54:	f000 f832 	bl	8008fbc <USBD_Get_USB_Status>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f5c:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3718      	adds	r7, #24
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}

08008f66 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f66:	b580      	push	{r7, lr}
 8008f68:	b082      	sub	sp, #8
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	6078      	str	r0, [r7, #4]
 8008f6e:	460b      	mov	r3, r1
 8008f70:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f78:	78fa      	ldrb	r2, [r7, #3]
 8008f7a:	4611      	mov	r1, r2
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7fa ff31 	bl	8003de4 <HAL_PCD_EP_GetRxCount>
 8008f82:	4603      	mov	r3, r0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3708      	adds	r7, #8
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b083      	sub	sp, #12
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008f94:	4b03      	ldr	r3, [pc, #12]	@ (8008fa4 <USBD_static_malloc+0x18>)
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	370c      	adds	r7, #12
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	20001cd8 	.word	0x20001cd8

08008fa8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]

}
 8008fb0:	bf00      	nop
 8008fb2:	370c      	adds	r7, #12
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b085      	sub	sp, #20
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008fca:	79fb      	ldrb	r3, [r7, #7]
 8008fcc:	2b03      	cmp	r3, #3
 8008fce:	d817      	bhi.n	8009000 <USBD_Get_USB_Status+0x44>
 8008fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8008fd8 <USBD_Get_USB_Status+0x1c>)
 8008fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd6:	bf00      	nop
 8008fd8:	08008fe9 	.word	0x08008fe9
 8008fdc:	08008fef 	.word	0x08008fef
 8008fe0:	08008ff5 	.word	0x08008ff5
 8008fe4:	08008ffb 	.word	0x08008ffb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	73fb      	strb	r3, [r7, #15]
    break;
 8008fec:	e00b      	b.n	8009006 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff2:	e008      	b.n	8009006 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff8:	e005      	b.n	8009006 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008ffa:	2303      	movs	r3, #3
 8008ffc:	73fb      	strb	r3, [r7, #15]
    break;
 8008ffe:	e002      	b.n	8009006 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009000:	2303      	movs	r3, #3
 8009002:	73fb      	strb	r3, [r7, #15]
    break;
 8009004:	bf00      	nop
  }
  return usb_status;
 8009006:	7bfb      	ldrb	r3, [r7, #15]
}
 8009008:	4618      	mov	r0, r3
 800900a:	3714      	adds	r7, #20
 800900c:	46bd      	mov	sp, r7
 800900e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009012:	4770      	bx	lr

08009014 <siprintf>:
 8009014:	b40e      	push	{r1, r2, r3}
 8009016:	b500      	push	{lr}
 8009018:	b09c      	sub	sp, #112	@ 0x70
 800901a:	ab1d      	add	r3, sp, #116	@ 0x74
 800901c:	9002      	str	r0, [sp, #8]
 800901e:	9006      	str	r0, [sp, #24]
 8009020:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009024:	4809      	ldr	r0, [pc, #36]	@ (800904c <siprintf+0x38>)
 8009026:	9107      	str	r1, [sp, #28]
 8009028:	9104      	str	r1, [sp, #16]
 800902a:	4909      	ldr	r1, [pc, #36]	@ (8009050 <siprintf+0x3c>)
 800902c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009030:	9105      	str	r1, [sp, #20]
 8009032:	6800      	ldr	r0, [r0, #0]
 8009034:	9301      	str	r3, [sp, #4]
 8009036:	a902      	add	r1, sp, #8
 8009038:	f000 f994 	bl	8009364 <_svfiprintf_r>
 800903c:	9b02      	ldr	r3, [sp, #8]
 800903e:	2200      	movs	r2, #0
 8009040:	701a      	strb	r2, [r3, #0]
 8009042:	b01c      	add	sp, #112	@ 0x70
 8009044:	f85d eb04 	ldr.w	lr, [sp], #4
 8009048:	b003      	add	sp, #12
 800904a:	4770      	bx	lr
 800904c:	200000fc 	.word	0x200000fc
 8009050:	ffff0208 	.word	0xffff0208

08009054 <memset>:
 8009054:	4402      	add	r2, r0
 8009056:	4603      	mov	r3, r0
 8009058:	4293      	cmp	r3, r2
 800905a:	d100      	bne.n	800905e <memset+0xa>
 800905c:	4770      	bx	lr
 800905e:	f803 1b01 	strb.w	r1, [r3], #1
 8009062:	e7f9      	b.n	8009058 <memset+0x4>

08009064 <__errno>:
 8009064:	4b01      	ldr	r3, [pc, #4]	@ (800906c <__errno+0x8>)
 8009066:	6818      	ldr	r0, [r3, #0]
 8009068:	4770      	bx	lr
 800906a:	bf00      	nop
 800906c:	200000fc 	.word	0x200000fc

08009070 <__libc_init_array>:
 8009070:	b570      	push	{r4, r5, r6, lr}
 8009072:	4d0d      	ldr	r5, [pc, #52]	@ (80090a8 <__libc_init_array+0x38>)
 8009074:	4c0d      	ldr	r4, [pc, #52]	@ (80090ac <__libc_init_array+0x3c>)
 8009076:	1b64      	subs	r4, r4, r5
 8009078:	10a4      	asrs	r4, r4, #2
 800907a:	2600      	movs	r6, #0
 800907c:	42a6      	cmp	r6, r4
 800907e:	d109      	bne.n	8009094 <__libc_init_array+0x24>
 8009080:	4d0b      	ldr	r5, [pc, #44]	@ (80090b0 <__libc_init_array+0x40>)
 8009082:	4c0c      	ldr	r4, [pc, #48]	@ (80090b4 <__libc_init_array+0x44>)
 8009084:	f000 fc66 	bl	8009954 <_init>
 8009088:	1b64      	subs	r4, r4, r5
 800908a:	10a4      	asrs	r4, r4, #2
 800908c:	2600      	movs	r6, #0
 800908e:	42a6      	cmp	r6, r4
 8009090:	d105      	bne.n	800909e <__libc_init_array+0x2e>
 8009092:	bd70      	pop	{r4, r5, r6, pc}
 8009094:	f855 3b04 	ldr.w	r3, [r5], #4
 8009098:	4798      	blx	r3
 800909a:	3601      	adds	r6, #1
 800909c:	e7ee      	b.n	800907c <__libc_init_array+0xc>
 800909e:	f855 3b04 	ldr.w	r3, [r5], #4
 80090a2:	4798      	blx	r3
 80090a4:	3601      	adds	r6, #1
 80090a6:	e7f2      	b.n	800908e <__libc_init_array+0x1e>
 80090a8:	08009aa4 	.word	0x08009aa4
 80090ac:	08009aa4 	.word	0x08009aa4
 80090b0:	08009aa4 	.word	0x08009aa4
 80090b4:	08009aa8 	.word	0x08009aa8

080090b8 <__retarget_lock_acquire_recursive>:
 80090b8:	4770      	bx	lr

080090ba <__retarget_lock_release_recursive>:
 80090ba:	4770      	bx	lr

080090bc <_free_r>:
 80090bc:	b538      	push	{r3, r4, r5, lr}
 80090be:	4605      	mov	r5, r0
 80090c0:	2900      	cmp	r1, #0
 80090c2:	d041      	beq.n	8009148 <_free_r+0x8c>
 80090c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090c8:	1f0c      	subs	r4, r1, #4
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	bfb8      	it	lt
 80090ce:	18e4      	addlt	r4, r4, r3
 80090d0:	f000 f8e0 	bl	8009294 <__malloc_lock>
 80090d4:	4a1d      	ldr	r2, [pc, #116]	@ (800914c <_free_r+0x90>)
 80090d6:	6813      	ldr	r3, [r2, #0]
 80090d8:	b933      	cbnz	r3, 80090e8 <_free_r+0x2c>
 80090da:	6063      	str	r3, [r4, #4]
 80090dc:	6014      	str	r4, [r2, #0]
 80090de:	4628      	mov	r0, r5
 80090e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090e4:	f000 b8dc 	b.w	80092a0 <__malloc_unlock>
 80090e8:	42a3      	cmp	r3, r4
 80090ea:	d908      	bls.n	80090fe <_free_r+0x42>
 80090ec:	6820      	ldr	r0, [r4, #0]
 80090ee:	1821      	adds	r1, r4, r0
 80090f0:	428b      	cmp	r3, r1
 80090f2:	bf01      	itttt	eq
 80090f4:	6819      	ldreq	r1, [r3, #0]
 80090f6:	685b      	ldreq	r3, [r3, #4]
 80090f8:	1809      	addeq	r1, r1, r0
 80090fa:	6021      	streq	r1, [r4, #0]
 80090fc:	e7ed      	b.n	80090da <_free_r+0x1e>
 80090fe:	461a      	mov	r2, r3
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	b10b      	cbz	r3, 8009108 <_free_r+0x4c>
 8009104:	42a3      	cmp	r3, r4
 8009106:	d9fa      	bls.n	80090fe <_free_r+0x42>
 8009108:	6811      	ldr	r1, [r2, #0]
 800910a:	1850      	adds	r0, r2, r1
 800910c:	42a0      	cmp	r0, r4
 800910e:	d10b      	bne.n	8009128 <_free_r+0x6c>
 8009110:	6820      	ldr	r0, [r4, #0]
 8009112:	4401      	add	r1, r0
 8009114:	1850      	adds	r0, r2, r1
 8009116:	4283      	cmp	r3, r0
 8009118:	6011      	str	r1, [r2, #0]
 800911a:	d1e0      	bne.n	80090de <_free_r+0x22>
 800911c:	6818      	ldr	r0, [r3, #0]
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	6053      	str	r3, [r2, #4]
 8009122:	4408      	add	r0, r1
 8009124:	6010      	str	r0, [r2, #0]
 8009126:	e7da      	b.n	80090de <_free_r+0x22>
 8009128:	d902      	bls.n	8009130 <_free_r+0x74>
 800912a:	230c      	movs	r3, #12
 800912c:	602b      	str	r3, [r5, #0]
 800912e:	e7d6      	b.n	80090de <_free_r+0x22>
 8009130:	6820      	ldr	r0, [r4, #0]
 8009132:	1821      	adds	r1, r4, r0
 8009134:	428b      	cmp	r3, r1
 8009136:	bf04      	itt	eq
 8009138:	6819      	ldreq	r1, [r3, #0]
 800913a:	685b      	ldreq	r3, [r3, #4]
 800913c:	6063      	str	r3, [r4, #4]
 800913e:	bf04      	itt	eq
 8009140:	1809      	addeq	r1, r1, r0
 8009142:	6021      	streq	r1, [r4, #0]
 8009144:	6054      	str	r4, [r2, #4]
 8009146:	e7ca      	b.n	80090de <_free_r+0x22>
 8009148:	bd38      	pop	{r3, r4, r5, pc}
 800914a:	bf00      	nop
 800914c:	2000203c 	.word	0x2000203c

08009150 <sbrk_aligned>:
 8009150:	b570      	push	{r4, r5, r6, lr}
 8009152:	4e0f      	ldr	r6, [pc, #60]	@ (8009190 <sbrk_aligned+0x40>)
 8009154:	460c      	mov	r4, r1
 8009156:	6831      	ldr	r1, [r6, #0]
 8009158:	4605      	mov	r5, r0
 800915a:	b911      	cbnz	r1, 8009162 <sbrk_aligned+0x12>
 800915c:	f000 fba6 	bl	80098ac <_sbrk_r>
 8009160:	6030      	str	r0, [r6, #0]
 8009162:	4621      	mov	r1, r4
 8009164:	4628      	mov	r0, r5
 8009166:	f000 fba1 	bl	80098ac <_sbrk_r>
 800916a:	1c43      	adds	r3, r0, #1
 800916c:	d103      	bne.n	8009176 <sbrk_aligned+0x26>
 800916e:	f04f 34ff 	mov.w	r4, #4294967295
 8009172:	4620      	mov	r0, r4
 8009174:	bd70      	pop	{r4, r5, r6, pc}
 8009176:	1cc4      	adds	r4, r0, #3
 8009178:	f024 0403 	bic.w	r4, r4, #3
 800917c:	42a0      	cmp	r0, r4
 800917e:	d0f8      	beq.n	8009172 <sbrk_aligned+0x22>
 8009180:	1a21      	subs	r1, r4, r0
 8009182:	4628      	mov	r0, r5
 8009184:	f000 fb92 	bl	80098ac <_sbrk_r>
 8009188:	3001      	adds	r0, #1
 800918a:	d1f2      	bne.n	8009172 <sbrk_aligned+0x22>
 800918c:	e7ef      	b.n	800916e <sbrk_aligned+0x1e>
 800918e:	bf00      	nop
 8009190:	20002038 	.word	0x20002038

08009194 <_malloc_r>:
 8009194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009198:	1ccd      	adds	r5, r1, #3
 800919a:	f025 0503 	bic.w	r5, r5, #3
 800919e:	3508      	adds	r5, #8
 80091a0:	2d0c      	cmp	r5, #12
 80091a2:	bf38      	it	cc
 80091a4:	250c      	movcc	r5, #12
 80091a6:	2d00      	cmp	r5, #0
 80091a8:	4606      	mov	r6, r0
 80091aa:	db01      	blt.n	80091b0 <_malloc_r+0x1c>
 80091ac:	42a9      	cmp	r1, r5
 80091ae:	d904      	bls.n	80091ba <_malloc_r+0x26>
 80091b0:	230c      	movs	r3, #12
 80091b2:	6033      	str	r3, [r6, #0]
 80091b4:	2000      	movs	r0, #0
 80091b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009290 <_malloc_r+0xfc>
 80091be:	f000 f869 	bl	8009294 <__malloc_lock>
 80091c2:	f8d8 3000 	ldr.w	r3, [r8]
 80091c6:	461c      	mov	r4, r3
 80091c8:	bb44      	cbnz	r4, 800921c <_malloc_r+0x88>
 80091ca:	4629      	mov	r1, r5
 80091cc:	4630      	mov	r0, r6
 80091ce:	f7ff ffbf 	bl	8009150 <sbrk_aligned>
 80091d2:	1c43      	adds	r3, r0, #1
 80091d4:	4604      	mov	r4, r0
 80091d6:	d158      	bne.n	800928a <_malloc_r+0xf6>
 80091d8:	f8d8 4000 	ldr.w	r4, [r8]
 80091dc:	4627      	mov	r7, r4
 80091de:	2f00      	cmp	r7, #0
 80091e0:	d143      	bne.n	800926a <_malloc_r+0xd6>
 80091e2:	2c00      	cmp	r4, #0
 80091e4:	d04b      	beq.n	800927e <_malloc_r+0xea>
 80091e6:	6823      	ldr	r3, [r4, #0]
 80091e8:	4639      	mov	r1, r7
 80091ea:	4630      	mov	r0, r6
 80091ec:	eb04 0903 	add.w	r9, r4, r3
 80091f0:	f000 fb5c 	bl	80098ac <_sbrk_r>
 80091f4:	4581      	cmp	r9, r0
 80091f6:	d142      	bne.n	800927e <_malloc_r+0xea>
 80091f8:	6821      	ldr	r1, [r4, #0]
 80091fa:	1a6d      	subs	r5, r5, r1
 80091fc:	4629      	mov	r1, r5
 80091fe:	4630      	mov	r0, r6
 8009200:	f7ff ffa6 	bl	8009150 <sbrk_aligned>
 8009204:	3001      	adds	r0, #1
 8009206:	d03a      	beq.n	800927e <_malloc_r+0xea>
 8009208:	6823      	ldr	r3, [r4, #0]
 800920a:	442b      	add	r3, r5
 800920c:	6023      	str	r3, [r4, #0]
 800920e:	f8d8 3000 	ldr.w	r3, [r8]
 8009212:	685a      	ldr	r2, [r3, #4]
 8009214:	bb62      	cbnz	r2, 8009270 <_malloc_r+0xdc>
 8009216:	f8c8 7000 	str.w	r7, [r8]
 800921a:	e00f      	b.n	800923c <_malloc_r+0xa8>
 800921c:	6822      	ldr	r2, [r4, #0]
 800921e:	1b52      	subs	r2, r2, r5
 8009220:	d420      	bmi.n	8009264 <_malloc_r+0xd0>
 8009222:	2a0b      	cmp	r2, #11
 8009224:	d917      	bls.n	8009256 <_malloc_r+0xc2>
 8009226:	1961      	adds	r1, r4, r5
 8009228:	42a3      	cmp	r3, r4
 800922a:	6025      	str	r5, [r4, #0]
 800922c:	bf18      	it	ne
 800922e:	6059      	strne	r1, [r3, #4]
 8009230:	6863      	ldr	r3, [r4, #4]
 8009232:	bf08      	it	eq
 8009234:	f8c8 1000 	streq.w	r1, [r8]
 8009238:	5162      	str	r2, [r4, r5]
 800923a:	604b      	str	r3, [r1, #4]
 800923c:	4630      	mov	r0, r6
 800923e:	f000 f82f 	bl	80092a0 <__malloc_unlock>
 8009242:	f104 000b 	add.w	r0, r4, #11
 8009246:	1d23      	adds	r3, r4, #4
 8009248:	f020 0007 	bic.w	r0, r0, #7
 800924c:	1ac2      	subs	r2, r0, r3
 800924e:	bf1c      	itt	ne
 8009250:	1a1b      	subne	r3, r3, r0
 8009252:	50a3      	strne	r3, [r4, r2]
 8009254:	e7af      	b.n	80091b6 <_malloc_r+0x22>
 8009256:	6862      	ldr	r2, [r4, #4]
 8009258:	42a3      	cmp	r3, r4
 800925a:	bf0c      	ite	eq
 800925c:	f8c8 2000 	streq.w	r2, [r8]
 8009260:	605a      	strne	r2, [r3, #4]
 8009262:	e7eb      	b.n	800923c <_malloc_r+0xa8>
 8009264:	4623      	mov	r3, r4
 8009266:	6864      	ldr	r4, [r4, #4]
 8009268:	e7ae      	b.n	80091c8 <_malloc_r+0x34>
 800926a:	463c      	mov	r4, r7
 800926c:	687f      	ldr	r7, [r7, #4]
 800926e:	e7b6      	b.n	80091de <_malloc_r+0x4a>
 8009270:	461a      	mov	r2, r3
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	42a3      	cmp	r3, r4
 8009276:	d1fb      	bne.n	8009270 <_malloc_r+0xdc>
 8009278:	2300      	movs	r3, #0
 800927a:	6053      	str	r3, [r2, #4]
 800927c:	e7de      	b.n	800923c <_malloc_r+0xa8>
 800927e:	230c      	movs	r3, #12
 8009280:	6033      	str	r3, [r6, #0]
 8009282:	4630      	mov	r0, r6
 8009284:	f000 f80c 	bl	80092a0 <__malloc_unlock>
 8009288:	e794      	b.n	80091b4 <_malloc_r+0x20>
 800928a:	6005      	str	r5, [r0, #0]
 800928c:	e7d6      	b.n	800923c <_malloc_r+0xa8>
 800928e:	bf00      	nop
 8009290:	2000203c 	.word	0x2000203c

08009294 <__malloc_lock>:
 8009294:	4801      	ldr	r0, [pc, #4]	@ (800929c <__malloc_lock+0x8>)
 8009296:	f7ff bf0f 	b.w	80090b8 <__retarget_lock_acquire_recursive>
 800929a:	bf00      	nop
 800929c:	20002034 	.word	0x20002034

080092a0 <__malloc_unlock>:
 80092a0:	4801      	ldr	r0, [pc, #4]	@ (80092a8 <__malloc_unlock+0x8>)
 80092a2:	f7ff bf0a 	b.w	80090ba <__retarget_lock_release_recursive>
 80092a6:	bf00      	nop
 80092a8:	20002034 	.word	0x20002034

080092ac <__ssputs_r>:
 80092ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092b0:	688e      	ldr	r6, [r1, #8]
 80092b2:	461f      	mov	r7, r3
 80092b4:	42be      	cmp	r6, r7
 80092b6:	680b      	ldr	r3, [r1, #0]
 80092b8:	4682      	mov	sl, r0
 80092ba:	460c      	mov	r4, r1
 80092bc:	4690      	mov	r8, r2
 80092be:	d82d      	bhi.n	800931c <__ssputs_r+0x70>
 80092c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80092c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80092c8:	d026      	beq.n	8009318 <__ssputs_r+0x6c>
 80092ca:	6965      	ldr	r5, [r4, #20]
 80092cc:	6909      	ldr	r1, [r1, #16]
 80092ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092d2:	eba3 0901 	sub.w	r9, r3, r1
 80092d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092da:	1c7b      	adds	r3, r7, #1
 80092dc:	444b      	add	r3, r9
 80092de:	106d      	asrs	r5, r5, #1
 80092e0:	429d      	cmp	r5, r3
 80092e2:	bf38      	it	cc
 80092e4:	461d      	movcc	r5, r3
 80092e6:	0553      	lsls	r3, r2, #21
 80092e8:	d527      	bpl.n	800933a <__ssputs_r+0x8e>
 80092ea:	4629      	mov	r1, r5
 80092ec:	f7ff ff52 	bl	8009194 <_malloc_r>
 80092f0:	4606      	mov	r6, r0
 80092f2:	b360      	cbz	r0, 800934e <__ssputs_r+0xa2>
 80092f4:	6921      	ldr	r1, [r4, #16]
 80092f6:	464a      	mov	r2, r9
 80092f8:	f000 fae8 	bl	80098cc <memcpy>
 80092fc:	89a3      	ldrh	r3, [r4, #12]
 80092fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009306:	81a3      	strh	r3, [r4, #12]
 8009308:	6126      	str	r6, [r4, #16]
 800930a:	6165      	str	r5, [r4, #20]
 800930c:	444e      	add	r6, r9
 800930e:	eba5 0509 	sub.w	r5, r5, r9
 8009312:	6026      	str	r6, [r4, #0]
 8009314:	60a5      	str	r5, [r4, #8]
 8009316:	463e      	mov	r6, r7
 8009318:	42be      	cmp	r6, r7
 800931a:	d900      	bls.n	800931e <__ssputs_r+0x72>
 800931c:	463e      	mov	r6, r7
 800931e:	6820      	ldr	r0, [r4, #0]
 8009320:	4632      	mov	r2, r6
 8009322:	4641      	mov	r1, r8
 8009324:	f000 faa8 	bl	8009878 <memmove>
 8009328:	68a3      	ldr	r3, [r4, #8]
 800932a:	1b9b      	subs	r3, r3, r6
 800932c:	60a3      	str	r3, [r4, #8]
 800932e:	6823      	ldr	r3, [r4, #0]
 8009330:	4433      	add	r3, r6
 8009332:	6023      	str	r3, [r4, #0]
 8009334:	2000      	movs	r0, #0
 8009336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933a:	462a      	mov	r2, r5
 800933c:	f000 fad4 	bl	80098e8 <_realloc_r>
 8009340:	4606      	mov	r6, r0
 8009342:	2800      	cmp	r0, #0
 8009344:	d1e0      	bne.n	8009308 <__ssputs_r+0x5c>
 8009346:	6921      	ldr	r1, [r4, #16]
 8009348:	4650      	mov	r0, sl
 800934a:	f7ff feb7 	bl	80090bc <_free_r>
 800934e:	230c      	movs	r3, #12
 8009350:	f8ca 3000 	str.w	r3, [sl]
 8009354:	89a3      	ldrh	r3, [r4, #12]
 8009356:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800935a:	81a3      	strh	r3, [r4, #12]
 800935c:	f04f 30ff 	mov.w	r0, #4294967295
 8009360:	e7e9      	b.n	8009336 <__ssputs_r+0x8a>
	...

08009364 <_svfiprintf_r>:
 8009364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009368:	4698      	mov	r8, r3
 800936a:	898b      	ldrh	r3, [r1, #12]
 800936c:	061b      	lsls	r3, r3, #24
 800936e:	b09d      	sub	sp, #116	@ 0x74
 8009370:	4607      	mov	r7, r0
 8009372:	460d      	mov	r5, r1
 8009374:	4614      	mov	r4, r2
 8009376:	d510      	bpl.n	800939a <_svfiprintf_r+0x36>
 8009378:	690b      	ldr	r3, [r1, #16]
 800937a:	b973      	cbnz	r3, 800939a <_svfiprintf_r+0x36>
 800937c:	2140      	movs	r1, #64	@ 0x40
 800937e:	f7ff ff09 	bl	8009194 <_malloc_r>
 8009382:	6028      	str	r0, [r5, #0]
 8009384:	6128      	str	r0, [r5, #16]
 8009386:	b930      	cbnz	r0, 8009396 <_svfiprintf_r+0x32>
 8009388:	230c      	movs	r3, #12
 800938a:	603b      	str	r3, [r7, #0]
 800938c:	f04f 30ff 	mov.w	r0, #4294967295
 8009390:	b01d      	add	sp, #116	@ 0x74
 8009392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009396:	2340      	movs	r3, #64	@ 0x40
 8009398:	616b      	str	r3, [r5, #20]
 800939a:	2300      	movs	r3, #0
 800939c:	9309      	str	r3, [sp, #36]	@ 0x24
 800939e:	2320      	movs	r3, #32
 80093a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80093a8:	2330      	movs	r3, #48	@ 0x30
 80093aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009548 <_svfiprintf_r+0x1e4>
 80093ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093b2:	f04f 0901 	mov.w	r9, #1
 80093b6:	4623      	mov	r3, r4
 80093b8:	469a      	mov	sl, r3
 80093ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093be:	b10a      	cbz	r2, 80093c4 <_svfiprintf_r+0x60>
 80093c0:	2a25      	cmp	r2, #37	@ 0x25
 80093c2:	d1f9      	bne.n	80093b8 <_svfiprintf_r+0x54>
 80093c4:	ebba 0b04 	subs.w	fp, sl, r4
 80093c8:	d00b      	beq.n	80093e2 <_svfiprintf_r+0x7e>
 80093ca:	465b      	mov	r3, fp
 80093cc:	4622      	mov	r2, r4
 80093ce:	4629      	mov	r1, r5
 80093d0:	4638      	mov	r0, r7
 80093d2:	f7ff ff6b 	bl	80092ac <__ssputs_r>
 80093d6:	3001      	adds	r0, #1
 80093d8:	f000 80a7 	beq.w	800952a <_svfiprintf_r+0x1c6>
 80093dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093de:	445a      	add	r2, fp
 80093e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80093e2:	f89a 3000 	ldrb.w	r3, [sl]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	f000 809f 	beq.w	800952a <_svfiprintf_r+0x1c6>
 80093ec:	2300      	movs	r3, #0
 80093ee:	f04f 32ff 	mov.w	r2, #4294967295
 80093f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093f6:	f10a 0a01 	add.w	sl, sl, #1
 80093fa:	9304      	str	r3, [sp, #16]
 80093fc:	9307      	str	r3, [sp, #28]
 80093fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009402:	931a      	str	r3, [sp, #104]	@ 0x68
 8009404:	4654      	mov	r4, sl
 8009406:	2205      	movs	r2, #5
 8009408:	f814 1b01 	ldrb.w	r1, [r4], #1
 800940c:	484e      	ldr	r0, [pc, #312]	@ (8009548 <_svfiprintf_r+0x1e4>)
 800940e:	f7f6 fee7 	bl	80001e0 <memchr>
 8009412:	9a04      	ldr	r2, [sp, #16]
 8009414:	b9d8      	cbnz	r0, 800944e <_svfiprintf_r+0xea>
 8009416:	06d0      	lsls	r0, r2, #27
 8009418:	bf44      	itt	mi
 800941a:	2320      	movmi	r3, #32
 800941c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009420:	0711      	lsls	r1, r2, #28
 8009422:	bf44      	itt	mi
 8009424:	232b      	movmi	r3, #43	@ 0x2b
 8009426:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800942a:	f89a 3000 	ldrb.w	r3, [sl]
 800942e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009430:	d015      	beq.n	800945e <_svfiprintf_r+0xfa>
 8009432:	9a07      	ldr	r2, [sp, #28]
 8009434:	4654      	mov	r4, sl
 8009436:	2000      	movs	r0, #0
 8009438:	f04f 0c0a 	mov.w	ip, #10
 800943c:	4621      	mov	r1, r4
 800943e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009442:	3b30      	subs	r3, #48	@ 0x30
 8009444:	2b09      	cmp	r3, #9
 8009446:	d94b      	bls.n	80094e0 <_svfiprintf_r+0x17c>
 8009448:	b1b0      	cbz	r0, 8009478 <_svfiprintf_r+0x114>
 800944a:	9207      	str	r2, [sp, #28]
 800944c:	e014      	b.n	8009478 <_svfiprintf_r+0x114>
 800944e:	eba0 0308 	sub.w	r3, r0, r8
 8009452:	fa09 f303 	lsl.w	r3, r9, r3
 8009456:	4313      	orrs	r3, r2
 8009458:	9304      	str	r3, [sp, #16]
 800945a:	46a2      	mov	sl, r4
 800945c:	e7d2      	b.n	8009404 <_svfiprintf_r+0xa0>
 800945e:	9b03      	ldr	r3, [sp, #12]
 8009460:	1d19      	adds	r1, r3, #4
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	9103      	str	r1, [sp, #12]
 8009466:	2b00      	cmp	r3, #0
 8009468:	bfbb      	ittet	lt
 800946a:	425b      	neglt	r3, r3
 800946c:	f042 0202 	orrlt.w	r2, r2, #2
 8009470:	9307      	strge	r3, [sp, #28]
 8009472:	9307      	strlt	r3, [sp, #28]
 8009474:	bfb8      	it	lt
 8009476:	9204      	strlt	r2, [sp, #16]
 8009478:	7823      	ldrb	r3, [r4, #0]
 800947a:	2b2e      	cmp	r3, #46	@ 0x2e
 800947c:	d10a      	bne.n	8009494 <_svfiprintf_r+0x130>
 800947e:	7863      	ldrb	r3, [r4, #1]
 8009480:	2b2a      	cmp	r3, #42	@ 0x2a
 8009482:	d132      	bne.n	80094ea <_svfiprintf_r+0x186>
 8009484:	9b03      	ldr	r3, [sp, #12]
 8009486:	1d1a      	adds	r2, r3, #4
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	9203      	str	r2, [sp, #12]
 800948c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009490:	3402      	adds	r4, #2
 8009492:	9305      	str	r3, [sp, #20]
 8009494:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009558 <_svfiprintf_r+0x1f4>
 8009498:	7821      	ldrb	r1, [r4, #0]
 800949a:	2203      	movs	r2, #3
 800949c:	4650      	mov	r0, sl
 800949e:	f7f6 fe9f 	bl	80001e0 <memchr>
 80094a2:	b138      	cbz	r0, 80094b4 <_svfiprintf_r+0x150>
 80094a4:	9b04      	ldr	r3, [sp, #16]
 80094a6:	eba0 000a 	sub.w	r0, r0, sl
 80094aa:	2240      	movs	r2, #64	@ 0x40
 80094ac:	4082      	lsls	r2, r0
 80094ae:	4313      	orrs	r3, r2
 80094b0:	3401      	adds	r4, #1
 80094b2:	9304      	str	r3, [sp, #16]
 80094b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094b8:	4824      	ldr	r0, [pc, #144]	@ (800954c <_svfiprintf_r+0x1e8>)
 80094ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094be:	2206      	movs	r2, #6
 80094c0:	f7f6 fe8e 	bl	80001e0 <memchr>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d036      	beq.n	8009536 <_svfiprintf_r+0x1d2>
 80094c8:	4b21      	ldr	r3, [pc, #132]	@ (8009550 <_svfiprintf_r+0x1ec>)
 80094ca:	bb1b      	cbnz	r3, 8009514 <_svfiprintf_r+0x1b0>
 80094cc:	9b03      	ldr	r3, [sp, #12]
 80094ce:	3307      	adds	r3, #7
 80094d0:	f023 0307 	bic.w	r3, r3, #7
 80094d4:	3308      	adds	r3, #8
 80094d6:	9303      	str	r3, [sp, #12]
 80094d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094da:	4433      	add	r3, r6
 80094dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80094de:	e76a      	b.n	80093b6 <_svfiprintf_r+0x52>
 80094e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80094e4:	460c      	mov	r4, r1
 80094e6:	2001      	movs	r0, #1
 80094e8:	e7a8      	b.n	800943c <_svfiprintf_r+0xd8>
 80094ea:	2300      	movs	r3, #0
 80094ec:	3401      	adds	r4, #1
 80094ee:	9305      	str	r3, [sp, #20]
 80094f0:	4619      	mov	r1, r3
 80094f2:	f04f 0c0a 	mov.w	ip, #10
 80094f6:	4620      	mov	r0, r4
 80094f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094fc:	3a30      	subs	r2, #48	@ 0x30
 80094fe:	2a09      	cmp	r2, #9
 8009500:	d903      	bls.n	800950a <_svfiprintf_r+0x1a6>
 8009502:	2b00      	cmp	r3, #0
 8009504:	d0c6      	beq.n	8009494 <_svfiprintf_r+0x130>
 8009506:	9105      	str	r1, [sp, #20]
 8009508:	e7c4      	b.n	8009494 <_svfiprintf_r+0x130>
 800950a:	fb0c 2101 	mla	r1, ip, r1, r2
 800950e:	4604      	mov	r4, r0
 8009510:	2301      	movs	r3, #1
 8009512:	e7f0      	b.n	80094f6 <_svfiprintf_r+0x192>
 8009514:	ab03      	add	r3, sp, #12
 8009516:	9300      	str	r3, [sp, #0]
 8009518:	462a      	mov	r2, r5
 800951a:	4b0e      	ldr	r3, [pc, #56]	@ (8009554 <_svfiprintf_r+0x1f0>)
 800951c:	a904      	add	r1, sp, #16
 800951e:	4638      	mov	r0, r7
 8009520:	f3af 8000 	nop.w
 8009524:	1c42      	adds	r2, r0, #1
 8009526:	4606      	mov	r6, r0
 8009528:	d1d6      	bne.n	80094d8 <_svfiprintf_r+0x174>
 800952a:	89ab      	ldrh	r3, [r5, #12]
 800952c:	065b      	lsls	r3, r3, #25
 800952e:	f53f af2d 	bmi.w	800938c <_svfiprintf_r+0x28>
 8009532:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009534:	e72c      	b.n	8009390 <_svfiprintf_r+0x2c>
 8009536:	ab03      	add	r3, sp, #12
 8009538:	9300      	str	r3, [sp, #0]
 800953a:	462a      	mov	r2, r5
 800953c:	4b05      	ldr	r3, [pc, #20]	@ (8009554 <_svfiprintf_r+0x1f0>)
 800953e:	a904      	add	r1, sp, #16
 8009540:	4638      	mov	r0, r7
 8009542:	f000 f879 	bl	8009638 <_printf_i>
 8009546:	e7ed      	b.n	8009524 <_svfiprintf_r+0x1c0>
 8009548:	08009a68 	.word	0x08009a68
 800954c:	08009a72 	.word	0x08009a72
 8009550:	00000000 	.word	0x00000000
 8009554:	080092ad 	.word	0x080092ad
 8009558:	08009a6e 	.word	0x08009a6e

0800955c <_printf_common>:
 800955c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009560:	4616      	mov	r6, r2
 8009562:	4698      	mov	r8, r3
 8009564:	688a      	ldr	r2, [r1, #8]
 8009566:	690b      	ldr	r3, [r1, #16]
 8009568:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800956c:	4293      	cmp	r3, r2
 800956e:	bfb8      	it	lt
 8009570:	4613      	movlt	r3, r2
 8009572:	6033      	str	r3, [r6, #0]
 8009574:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009578:	4607      	mov	r7, r0
 800957a:	460c      	mov	r4, r1
 800957c:	b10a      	cbz	r2, 8009582 <_printf_common+0x26>
 800957e:	3301      	adds	r3, #1
 8009580:	6033      	str	r3, [r6, #0]
 8009582:	6823      	ldr	r3, [r4, #0]
 8009584:	0699      	lsls	r1, r3, #26
 8009586:	bf42      	ittt	mi
 8009588:	6833      	ldrmi	r3, [r6, #0]
 800958a:	3302      	addmi	r3, #2
 800958c:	6033      	strmi	r3, [r6, #0]
 800958e:	6825      	ldr	r5, [r4, #0]
 8009590:	f015 0506 	ands.w	r5, r5, #6
 8009594:	d106      	bne.n	80095a4 <_printf_common+0x48>
 8009596:	f104 0a19 	add.w	sl, r4, #25
 800959a:	68e3      	ldr	r3, [r4, #12]
 800959c:	6832      	ldr	r2, [r6, #0]
 800959e:	1a9b      	subs	r3, r3, r2
 80095a0:	42ab      	cmp	r3, r5
 80095a2:	dc26      	bgt.n	80095f2 <_printf_common+0x96>
 80095a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80095a8:	6822      	ldr	r2, [r4, #0]
 80095aa:	3b00      	subs	r3, #0
 80095ac:	bf18      	it	ne
 80095ae:	2301      	movne	r3, #1
 80095b0:	0692      	lsls	r2, r2, #26
 80095b2:	d42b      	bmi.n	800960c <_printf_common+0xb0>
 80095b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80095b8:	4641      	mov	r1, r8
 80095ba:	4638      	mov	r0, r7
 80095bc:	47c8      	blx	r9
 80095be:	3001      	adds	r0, #1
 80095c0:	d01e      	beq.n	8009600 <_printf_common+0xa4>
 80095c2:	6823      	ldr	r3, [r4, #0]
 80095c4:	6922      	ldr	r2, [r4, #16]
 80095c6:	f003 0306 	and.w	r3, r3, #6
 80095ca:	2b04      	cmp	r3, #4
 80095cc:	bf02      	ittt	eq
 80095ce:	68e5      	ldreq	r5, [r4, #12]
 80095d0:	6833      	ldreq	r3, [r6, #0]
 80095d2:	1aed      	subeq	r5, r5, r3
 80095d4:	68a3      	ldr	r3, [r4, #8]
 80095d6:	bf0c      	ite	eq
 80095d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095dc:	2500      	movne	r5, #0
 80095de:	4293      	cmp	r3, r2
 80095e0:	bfc4      	itt	gt
 80095e2:	1a9b      	subgt	r3, r3, r2
 80095e4:	18ed      	addgt	r5, r5, r3
 80095e6:	2600      	movs	r6, #0
 80095e8:	341a      	adds	r4, #26
 80095ea:	42b5      	cmp	r5, r6
 80095ec:	d11a      	bne.n	8009624 <_printf_common+0xc8>
 80095ee:	2000      	movs	r0, #0
 80095f0:	e008      	b.n	8009604 <_printf_common+0xa8>
 80095f2:	2301      	movs	r3, #1
 80095f4:	4652      	mov	r2, sl
 80095f6:	4641      	mov	r1, r8
 80095f8:	4638      	mov	r0, r7
 80095fa:	47c8      	blx	r9
 80095fc:	3001      	adds	r0, #1
 80095fe:	d103      	bne.n	8009608 <_printf_common+0xac>
 8009600:	f04f 30ff 	mov.w	r0, #4294967295
 8009604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009608:	3501      	adds	r5, #1
 800960a:	e7c6      	b.n	800959a <_printf_common+0x3e>
 800960c:	18e1      	adds	r1, r4, r3
 800960e:	1c5a      	adds	r2, r3, #1
 8009610:	2030      	movs	r0, #48	@ 0x30
 8009612:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009616:	4422      	add	r2, r4
 8009618:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800961c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009620:	3302      	adds	r3, #2
 8009622:	e7c7      	b.n	80095b4 <_printf_common+0x58>
 8009624:	2301      	movs	r3, #1
 8009626:	4622      	mov	r2, r4
 8009628:	4641      	mov	r1, r8
 800962a:	4638      	mov	r0, r7
 800962c:	47c8      	blx	r9
 800962e:	3001      	adds	r0, #1
 8009630:	d0e6      	beq.n	8009600 <_printf_common+0xa4>
 8009632:	3601      	adds	r6, #1
 8009634:	e7d9      	b.n	80095ea <_printf_common+0x8e>
	...

08009638 <_printf_i>:
 8009638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800963c:	7e0f      	ldrb	r7, [r1, #24]
 800963e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009640:	2f78      	cmp	r7, #120	@ 0x78
 8009642:	4691      	mov	r9, r2
 8009644:	4680      	mov	r8, r0
 8009646:	460c      	mov	r4, r1
 8009648:	469a      	mov	sl, r3
 800964a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800964e:	d807      	bhi.n	8009660 <_printf_i+0x28>
 8009650:	2f62      	cmp	r7, #98	@ 0x62
 8009652:	d80a      	bhi.n	800966a <_printf_i+0x32>
 8009654:	2f00      	cmp	r7, #0
 8009656:	f000 80d2 	beq.w	80097fe <_printf_i+0x1c6>
 800965a:	2f58      	cmp	r7, #88	@ 0x58
 800965c:	f000 80b9 	beq.w	80097d2 <_printf_i+0x19a>
 8009660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009664:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009668:	e03a      	b.n	80096e0 <_printf_i+0xa8>
 800966a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800966e:	2b15      	cmp	r3, #21
 8009670:	d8f6      	bhi.n	8009660 <_printf_i+0x28>
 8009672:	a101      	add	r1, pc, #4	@ (adr r1, 8009678 <_printf_i+0x40>)
 8009674:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009678:	080096d1 	.word	0x080096d1
 800967c:	080096e5 	.word	0x080096e5
 8009680:	08009661 	.word	0x08009661
 8009684:	08009661 	.word	0x08009661
 8009688:	08009661 	.word	0x08009661
 800968c:	08009661 	.word	0x08009661
 8009690:	080096e5 	.word	0x080096e5
 8009694:	08009661 	.word	0x08009661
 8009698:	08009661 	.word	0x08009661
 800969c:	08009661 	.word	0x08009661
 80096a0:	08009661 	.word	0x08009661
 80096a4:	080097e5 	.word	0x080097e5
 80096a8:	0800970f 	.word	0x0800970f
 80096ac:	0800979f 	.word	0x0800979f
 80096b0:	08009661 	.word	0x08009661
 80096b4:	08009661 	.word	0x08009661
 80096b8:	08009807 	.word	0x08009807
 80096bc:	08009661 	.word	0x08009661
 80096c0:	0800970f 	.word	0x0800970f
 80096c4:	08009661 	.word	0x08009661
 80096c8:	08009661 	.word	0x08009661
 80096cc:	080097a7 	.word	0x080097a7
 80096d0:	6833      	ldr	r3, [r6, #0]
 80096d2:	1d1a      	adds	r2, r3, #4
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	6032      	str	r2, [r6, #0]
 80096d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80096e0:	2301      	movs	r3, #1
 80096e2:	e09d      	b.n	8009820 <_printf_i+0x1e8>
 80096e4:	6833      	ldr	r3, [r6, #0]
 80096e6:	6820      	ldr	r0, [r4, #0]
 80096e8:	1d19      	adds	r1, r3, #4
 80096ea:	6031      	str	r1, [r6, #0]
 80096ec:	0606      	lsls	r6, r0, #24
 80096ee:	d501      	bpl.n	80096f4 <_printf_i+0xbc>
 80096f0:	681d      	ldr	r5, [r3, #0]
 80096f2:	e003      	b.n	80096fc <_printf_i+0xc4>
 80096f4:	0645      	lsls	r5, r0, #25
 80096f6:	d5fb      	bpl.n	80096f0 <_printf_i+0xb8>
 80096f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096fc:	2d00      	cmp	r5, #0
 80096fe:	da03      	bge.n	8009708 <_printf_i+0xd0>
 8009700:	232d      	movs	r3, #45	@ 0x2d
 8009702:	426d      	negs	r5, r5
 8009704:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009708:	4859      	ldr	r0, [pc, #356]	@ (8009870 <_printf_i+0x238>)
 800970a:	230a      	movs	r3, #10
 800970c:	e011      	b.n	8009732 <_printf_i+0xfa>
 800970e:	6821      	ldr	r1, [r4, #0]
 8009710:	6833      	ldr	r3, [r6, #0]
 8009712:	0608      	lsls	r0, r1, #24
 8009714:	f853 5b04 	ldr.w	r5, [r3], #4
 8009718:	d402      	bmi.n	8009720 <_printf_i+0xe8>
 800971a:	0649      	lsls	r1, r1, #25
 800971c:	bf48      	it	mi
 800971e:	b2ad      	uxthmi	r5, r5
 8009720:	2f6f      	cmp	r7, #111	@ 0x6f
 8009722:	4853      	ldr	r0, [pc, #332]	@ (8009870 <_printf_i+0x238>)
 8009724:	6033      	str	r3, [r6, #0]
 8009726:	bf14      	ite	ne
 8009728:	230a      	movne	r3, #10
 800972a:	2308      	moveq	r3, #8
 800972c:	2100      	movs	r1, #0
 800972e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009732:	6866      	ldr	r6, [r4, #4]
 8009734:	60a6      	str	r6, [r4, #8]
 8009736:	2e00      	cmp	r6, #0
 8009738:	bfa2      	ittt	ge
 800973a:	6821      	ldrge	r1, [r4, #0]
 800973c:	f021 0104 	bicge.w	r1, r1, #4
 8009740:	6021      	strge	r1, [r4, #0]
 8009742:	b90d      	cbnz	r5, 8009748 <_printf_i+0x110>
 8009744:	2e00      	cmp	r6, #0
 8009746:	d04b      	beq.n	80097e0 <_printf_i+0x1a8>
 8009748:	4616      	mov	r6, r2
 800974a:	fbb5 f1f3 	udiv	r1, r5, r3
 800974e:	fb03 5711 	mls	r7, r3, r1, r5
 8009752:	5dc7      	ldrb	r7, [r0, r7]
 8009754:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009758:	462f      	mov	r7, r5
 800975a:	42bb      	cmp	r3, r7
 800975c:	460d      	mov	r5, r1
 800975e:	d9f4      	bls.n	800974a <_printf_i+0x112>
 8009760:	2b08      	cmp	r3, #8
 8009762:	d10b      	bne.n	800977c <_printf_i+0x144>
 8009764:	6823      	ldr	r3, [r4, #0]
 8009766:	07df      	lsls	r7, r3, #31
 8009768:	d508      	bpl.n	800977c <_printf_i+0x144>
 800976a:	6923      	ldr	r3, [r4, #16]
 800976c:	6861      	ldr	r1, [r4, #4]
 800976e:	4299      	cmp	r1, r3
 8009770:	bfde      	ittt	le
 8009772:	2330      	movle	r3, #48	@ 0x30
 8009774:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009778:	f106 36ff 	addle.w	r6, r6, #4294967295
 800977c:	1b92      	subs	r2, r2, r6
 800977e:	6122      	str	r2, [r4, #16]
 8009780:	f8cd a000 	str.w	sl, [sp]
 8009784:	464b      	mov	r3, r9
 8009786:	aa03      	add	r2, sp, #12
 8009788:	4621      	mov	r1, r4
 800978a:	4640      	mov	r0, r8
 800978c:	f7ff fee6 	bl	800955c <_printf_common>
 8009790:	3001      	adds	r0, #1
 8009792:	d14a      	bne.n	800982a <_printf_i+0x1f2>
 8009794:	f04f 30ff 	mov.w	r0, #4294967295
 8009798:	b004      	add	sp, #16
 800979a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800979e:	6823      	ldr	r3, [r4, #0]
 80097a0:	f043 0320 	orr.w	r3, r3, #32
 80097a4:	6023      	str	r3, [r4, #0]
 80097a6:	4833      	ldr	r0, [pc, #204]	@ (8009874 <_printf_i+0x23c>)
 80097a8:	2778      	movs	r7, #120	@ 0x78
 80097aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80097ae:	6823      	ldr	r3, [r4, #0]
 80097b0:	6831      	ldr	r1, [r6, #0]
 80097b2:	061f      	lsls	r7, r3, #24
 80097b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80097b8:	d402      	bmi.n	80097c0 <_printf_i+0x188>
 80097ba:	065f      	lsls	r7, r3, #25
 80097bc:	bf48      	it	mi
 80097be:	b2ad      	uxthmi	r5, r5
 80097c0:	6031      	str	r1, [r6, #0]
 80097c2:	07d9      	lsls	r1, r3, #31
 80097c4:	bf44      	itt	mi
 80097c6:	f043 0320 	orrmi.w	r3, r3, #32
 80097ca:	6023      	strmi	r3, [r4, #0]
 80097cc:	b11d      	cbz	r5, 80097d6 <_printf_i+0x19e>
 80097ce:	2310      	movs	r3, #16
 80097d0:	e7ac      	b.n	800972c <_printf_i+0xf4>
 80097d2:	4827      	ldr	r0, [pc, #156]	@ (8009870 <_printf_i+0x238>)
 80097d4:	e7e9      	b.n	80097aa <_printf_i+0x172>
 80097d6:	6823      	ldr	r3, [r4, #0]
 80097d8:	f023 0320 	bic.w	r3, r3, #32
 80097dc:	6023      	str	r3, [r4, #0]
 80097de:	e7f6      	b.n	80097ce <_printf_i+0x196>
 80097e0:	4616      	mov	r6, r2
 80097e2:	e7bd      	b.n	8009760 <_printf_i+0x128>
 80097e4:	6833      	ldr	r3, [r6, #0]
 80097e6:	6825      	ldr	r5, [r4, #0]
 80097e8:	6961      	ldr	r1, [r4, #20]
 80097ea:	1d18      	adds	r0, r3, #4
 80097ec:	6030      	str	r0, [r6, #0]
 80097ee:	062e      	lsls	r6, r5, #24
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	d501      	bpl.n	80097f8 <_printf_i+0x1c0>
 80097f4:	6019      	str	r1, [r3, #0]
 80097f6:	e002      	b.n	80097fe <_printf_i+0x1c6>
 80097f8:	0668      	lsls	r0, r5, #25
 80097fa:	d5fb      	bpl.n	80097f4 <_printf_i+0x1bc>
 80097fc:	8019      	strh	r1, [r3, #0]
 80097fe:	2300      	movs	r3, #0
 8009800:	6123      	str	r3, [r4, #16]
 8009802:	4616      	mov	r6, r2
 8009804:	e7bc      	b.n	8009780 <_printf_i+0x148>
 8009806:	6833      	ldr	r3, [r6, #0]
 8009808:	1d1a      	adds	r2, r3, #4
 800980a:	6032      	str	r2, [r6, #0]
 800980c:	681e      	ldr	r6, [r3, #0]
 800980e:	6862      	ldr	r2, [r4, #4]
 8009810:	2100      	movs	r1, #0
 8009812:	4630      	mov	r0, r6
 8009814:	f7f6 fce4 	bl	80001e0 <memchr>
 8009818:	b108      	cbz	r0, 800981e <_printf_i+0x1e6>
 800981a:	1b80      	subs	r0, r0, r6
 800981c:	6060      	str	r0, [r4, #4]
 800981e:	6863      	ldr	r3, [r4, #4]
 8009820:	6123      	str	r3, [r4, #16]
 8009822:	2300      	movs	r3, #0
 8009824:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009828:	e7aa      	b.n	8009780 <_printf_i+0x148>
 800982a:	6923      	ldr	r3, [r4, #16]
 800982c:	4632      	mov	r2, r6
 800982e:	4649      	mov	r1, r9
 8009830:	4640      	mov	r0, r8
 8009832:	47d0      	blx	sl
 8009834:	3001      	adds	r0, #1
 8009836:	d0ad      	beq.n	8009794 <_printf_i+0x15c>
 8009838:	6823      	ldr	r3, [r4, #0]
 800983a:	079b      	lsls	r3, r3, #30
 800983c:	d413      	bmi.n	8009866 <_printf_i+0x22e>
 800983e:	68e0      	ldr	r0, [r4, #12]
 8009840:	9b03      	ldr	r3, [sp, #12]
 8009842:	4298      	cmp	r0, r3
 8009844:	bfb8      	it	lt
 8009846:	4618      	movlt	r0, r3
 8009848:	e7a6      	b.n	8009798 <_printf_i+0x160>
 800984a:	2301      	movs	r3, #1
 800984c:	4632      	mov	r2, r6
 800984e:	4649      	mov	r1, r9
 8009850:	4640      	mov	r0, r8
 8009852:	47d0      	blx	sl
 8009854:	3001      	adds	r0, #1
 8009856:	d09d      	beq.n	8009794 <_printf_i+0x15c>
 8009858:	3501      	adds	r5, #1
 800985a:	68e3      	ldr	r3, [r4, #12]
 800985c:	9903      	ldr	r1, [sp, #12]
 800985e:	1a5b      	subs	r3, r3, r1
 8009860:	42ab      	cmp	r3, r5
 8009862:	dcf2      	bgt.n	800984a <_printf_i+0x212>
 8009864:	e7eb      	b.n	800983e <_printf_i+0x206>
 8009866:	2500      	movs	r5, #0
 8009868:	f104 0619 	add.w	r6, r4, #25
 800986c:	e7f5      	b.n	800985a <_printf_i+0x222>
 800986e:	bf00      	nop
 8009870:	08009a79 	.word	0x08009a79
 8009874:	08009a8a 	.word	0x08009a8a

08009878 <memmove>:
 8009878:	4288      	cmp	r0, r1
 800987a:	b510      	push	{r4, lr}
 800987c:	eb01 0402 	add.w	r4, r1, r2
 8009880:	d902      	bls.n	8009888 <memmove+0x10>
 8009882:	4284      	cmp	r4, r0
 8009884:	4623      	mov	r3, r4
 8009886:	d807      	bhi.n	8009898 <memmove+0x20>
 8009888:	1e43      	subs	r3, r0, #1
 800988a:	42a1      	cmp	r1, r4
 800988c:	d008      	beq.n	80098a0 <memmove+0x28>
 800988e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009892:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009896:	e7f8      	b.n	800988a <memmove+0x12>
 8009898:	4402      	add	r2, r0
 800989a:	4601      	mov	r1, r0
 800989c:	428a      	cmp	r2, r1
 800989e:	d100      	bne.n	80098a2 <memmove+0x2a>
 80098a0:	bd10      	pop	{r4, pc}
 80098a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098aa:	e7f7      	b.n	800989c <memmove+0x24>

080098ac <_sbrk_r>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	4d06      	ldr	r5, [pc, #24]	@ (80098c8 <_sbrk_r+0x1c>)
 80098b0:	2300      	movs	r3, #0
 80098b2:	4604      	mov	r4, r0
 80098b4:	4608      	mov	r0, r1
 80098b6:	602b      	str	r3, [r5, #0]
 80098b8:	f7f8 f952 	bl	8001b60 <_sbrk>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d102      	bne.n	80098c6 <_sbrk_r+0x1a>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	b103      	cbz	r3, 80098c6 <_sbrk_r+0x1a>
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	20002030 	.word	0x20002030

080098cc <memcpy>:
 80098cc:	440a      	add	r2, r1
 80098ce:	4291      	cmp	r1, r2
 80098d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80098d4:	d100      	bne.n	80098d8 <memcpy+0xc>
 80098d6:	4770      	bx	lr
 80098d8:	b510      	push	{r4, lr}
 80098da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098e2:	4291      	cmp	r1, r2
 80098e4:	d1f9      	bne.n	80098da <memcpy+0xe>
 80098e6:	bd10      	pop	{r4, pc}

080098e8 <_realloc_r>:
 80098e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098ec:	4680      	mov	r8, r0
 80098ee:	4615      	mov	r5, r2
 80098f0:	460c      	mov	r4, r1
 80098f2:	b921      	cbnz	r1, 80098fe <_realloc_r+0x16>
 80098f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098f8:	4611      	mov	r1, r2
 80098fa:	f7ff bc4b 	b.w	8009194 <_malloc_r>
 80098fe:	b92a      	cbnz	r2, 800990c <_realloc_r+0x24>
 8009900:	f7ff fbdc 	bl	80090bc <_free_r>
 8009904:	2400      	movs	r4, #0
 8009906:	4620      	mov	r0, r4
 8009908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800990c:	f000 f81a 	bl	8009944 <_malloc_usable_size_r>
 8009910:	4285      	cmp	r5, r0
 8009912:	4606      	mov	r6, r0
 8009914:	d802      	bhi.n	800991c <_realloc_r+0x34>
 8009916:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800991a:	d8f4      	bhi.n	8009906 <_realloc_r+0x1e>
 800991c:	4629      	mov	r1, r5
 800991e:	4640      	mov	r0, r8
 8009920:	f7ff fc38 	bl	8009194 <_malloc_r>
 8009924:	4607      	mov	r7, r0
 8009926:	2800      	cmp	r0, #0
 8009928:	d0ec      	beq.n	8009904 <_realloc_r+0x1c>
 800992a:	42b5      	cmp	r5, r6
 800992c:	462a      	mov	r2, r5
 800992e:	4621      	mov	r1, r4
 8009930:	bf28      	it	cs
 8009932:	4632      	movcs	r2, r6
 8009934:	f7ff ffca 	bl	80098cc <memcpy>
 8009938:	4621      	mov	r1, r4
 800993a:	4640      	mov	r0, r8
 800993c:	f7ff fbbe 	bl	80090bc <_free_r>
 8009940:	463c      	mov	r4, r7
 8009942:	e7e0      	b.n	8009906 <_realloc_r+0x1e>

08009944 <_malloc_usable_size_r>:
 8009944:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009948:	1f18      	subs	r0, r3, #4
 800994a:	2b00      	cmp	r3, #0
 800994c:	bfbc      	itt	lt
 800994e:	580b      	ldrlt	r3, [r1, r0]
 8009950:	18c0      	addlt	r0, r0, r3
 8009952:	4770      	bx	lr

08009954 <_init>:
 8009954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009956:	bf00      	nop
 8009958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800995a:	bc08      	pop	{r3}
 800995c:	469e      	mov	lr, r3
 800995e:	4770      	bx	lr

08009960 <_fini>:
 8009960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009962:	bf00      	nop
 8009964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009966:	bc08      	pop	{r3}
 8009968:	469e      	mov	lr, r3
 800996a:	4770      	bx	lr
