
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000055                       # Number of seconds simulated
sim_ticks                                    55185000                       # Number of ticks simulated
final_tick                                   55185000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122523                       # Simulator instruction rate (inst/s)
host_op_rate                                   129952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67760402                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653076                       # Number of bytes of host memory used
host_seconds                                     0.81                       # Real time elapsed on the host
sim_insts                                       99780                       # Number of instructions simulated
sim_ops                                        105832                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33920                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 872                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         593784543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         391990577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          20875238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4638942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1011289300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    593784543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     20875238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        614659781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        593784543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        391990577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         20875238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4638942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1011289300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         872                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      55141500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   872                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.368421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.544346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.971389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           52     30.41%     30.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     25.15%     55.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     15.20%     70.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      5.85%     76.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.51%     80.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.68%     84.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.34%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.75%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19     11.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          171                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7297750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                23647750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8368.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27118.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1011.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1011.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      698                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63235.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1081080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   589875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5514600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             34063200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2978250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               47786925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            872.601401                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      4687250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      48270250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   115500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1224600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21587040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13930500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               40629240                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            741.714025                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     23022250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29948000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  12298                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             9980                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1099                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               10095                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   6609                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            65.468053                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    836                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  32                       # Number of system calls
system.cpu0.numCycles                          110371                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             25607                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         95807                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      12298                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              7445                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        41151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2285                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    12152                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  635                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             67904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.543620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.841256                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   49557     72.98%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1555      2.29%     75.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1614      2.38%     77.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1152      1.70%     79.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1616      2.38%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     995      1.47%     83.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1496      2.20%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    3188      4.69%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6731      9.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               67904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.111424                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.868045                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   17204                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                36076                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     8559                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 5226                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   839                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1048                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  315                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 92313                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1157                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   839                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   19214                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4749                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7609                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    11652                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                23841                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 89973                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 10610                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   108                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12503                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             106906                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               433440                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          130082                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                73657                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   33249                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               124                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           123                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    25456                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               17101                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8676                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              772                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             430                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     86507                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                261                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    66132                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2254                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          25387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       102093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            76                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        67904                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.973904                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.974890                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              33177     48.86%     48.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3322      4.89%     53.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              31405     46.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          67904                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                39040     59.03%     59.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6716     10.16%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               13372     20.22%     89.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7001     10.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 66132                       # Type of FU issued
system.cpu0.iq.rate                          0.599179                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            202366                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           112162                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        64818                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 66104                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              64                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         5300                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2028                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   839                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   3478                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  448                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              86775                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              101                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                17101                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8676                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               117                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  429                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            35                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           283                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          546                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 829                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                65544                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                13062                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              588                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       19938                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6904                       # Number of branches executed
system.cpu0.iew.exec_stores                      6876                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.593852                       # Inst execution rate
system.cpu0.iew.wb_sent                         65007                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        64846                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    47798                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    95614                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.587528                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.499906                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          25397                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              796                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        64197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.956135                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.761809                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        39307     61.23%     61.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         9512     14.82%     76.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         9492     14.79%     90.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1815      2.83%     93.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          456      0.71%     94.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          615      0.96%     95.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          675      1.05%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          109      0.17%     96.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2216      3.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        64197                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               55935                       # Number of instructions committed
system.cpu0.commit.committedOps                 61381                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         18449                       # Number of memory references committed
system.cpu0.commit.loads                        11801                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      6255                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    55617                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 284                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           36249     59.06%     59.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680     10.88%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11801     19.23%     89.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6648     10.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            61381                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2216                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      148550                       # The number of ROB reads
system.cpu0.rob.rob_writes                     177274                       # The number of ROB writes
system.cpu0.timesIdled                            399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      55935                       # Number of Instructions Simulated
system.cpu0.committedOps                        61381                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.973201                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.973201                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.506791                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506791                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   93557                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  48122                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   234146                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   29310                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  20986                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               63                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          199.442912                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              16121                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              380                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            42.423684                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   199.442912                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.389537                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.389537                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            39112                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           39112                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        12460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          12460                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3557                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3557                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        16017                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           16017                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        16020                       # number of overall hits
system.cpu0.dcache.overall_hits::total          16020                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2939                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3227                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3227                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3227                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3227                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16063726                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16063726                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    209469511                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    209469511                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    225533237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    225533237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    225533237                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    225533237                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        12748                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        12748                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        19244                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        19244                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        19247                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        19247                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022592                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.452432                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.452432                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.167689                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167689                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.167662                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167662                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 55776.826389                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55776.826389                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 71272.375298                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71272.375298                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 69889.444376                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69889.444376                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 69889.444376                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69889.444376                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          689                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.214286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           26                       # number of writebacks
system.cpu0.dcache.writebacks::total               26                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          120                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2819                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2819                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          168                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          240                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          240                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          408                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          408                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10364265                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10364265                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     17682240                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     17682240                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28046505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28046505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     28046505                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28046505                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.013179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036946                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036946                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.021201                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.021201                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.021198                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.021198                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 61692.053571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61692.053571                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data        73676                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        73676                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 68741.433824                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68741.433824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 68741.433824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68741.433824                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              220                       # number of replacements
system.cpu0.icache.tags.tagsinuse          258.161264                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              11366                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              600                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.943333                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   258.161264                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.504221                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.504221                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            24904                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           24904                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        11366                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          11366                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        11366                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           11366                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        11366                       # number of overall hits
system.cpu0.icache.overall_hits::total          11366                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          786                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          786                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          786                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           786                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          786                       # number of overall misses
system.cpu0.icache.overall_misses::total          786                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52455247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52455247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52455247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52455247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52455247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52455247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        12152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        12152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        12152                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        12152                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        12152                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        12152                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.064681                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.064681                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.064681                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.064681                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.064681                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.064681                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66736.955471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66736.955471                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66736.955471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66736.955471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66736.955471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66736.955471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          184                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          602                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41421753                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41421753                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41421753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41421753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41421753                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41421753                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.049539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.049539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.049539                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.049539                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.049539                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.049539                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68806.898671                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68806.898671                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68806.898671                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68806.898671                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68806.898671                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68806.898671                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   6697                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             6296                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              263                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                6418                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4691                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.091306                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    157                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           28681                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              7898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         61918                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       6697                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4848                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        18885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    571                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     6710                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             27076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.343515                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.330566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   16858     62.26%     62.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     812      3.00%     65.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     479      1.77%     67.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     439      1.62%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     670      2.47%     71.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     495      1.83%     72.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     593      2.19%     75.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2187      8.08%     83.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4543     16.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               27076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.233500                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.158851                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4122                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                15032                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     2608                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 5058                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   256                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 57398                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   256                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    5640                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1906                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1133                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     6004                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                12137                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 56445                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                 11734                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              78975                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               277045                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           88298                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                63486                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   15489                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    24195                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13398                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1083                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              440                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              79                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     55373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    45455                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              963                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          10987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        50916                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            24                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        27076                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.678793                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.710649                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3885     14.35%     14.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                927      3.42%     17.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              22264     82.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          27076                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                27651     60.83%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6148     13.53%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               10908     24.00%     98.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                748      1.65%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 45455                       # Type of FU issued
system.cpu1.iq.rate                          1.584847                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            118949                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            66435                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        45051                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 45455                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2987                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          345                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   256                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1269                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              55441                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13398                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1083                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           151                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 238                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                45288                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                10756                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              167                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       11500                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    5026                       # Number of branches executed
system.cpu1.iew.exec_stores                       744                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.579024                       # Inst execution rate
system.cpu1.iew.wb_sent                         45096                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        45051                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    38531                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    67598                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.570761                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.570002                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          10920                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              234                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        25550                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.739765                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.216498                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         8130     31.82%     31.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         8204     32.11%     63.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         3998     15.65%     79.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2007      7.86%     87.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           66      0.26%     87.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1009      3.95%     91.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           57      0.22%     91.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           53      0.21%     92.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2026      7.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        25550                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               43845                       # Number of instructions committed
system.cpu1.commit.committedOps                 44451                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         11149                       # Number of memory references committed
system.cpu1.commit.loads                        10411                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                      4986                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    39548                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  53                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           27155     61.09%     61.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     13.83%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          10411     23.42%     98.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           738      1.66%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            44451                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2026                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       78700                       # The number of ROB reads
system.cpu1.rob.rob_writes                     112338                       # The number of ROB writes
system.cpu1.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       81689                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      43845                       # Number of Instructions Simulated
system.cpu1.committedOps                        44451                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.654145                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.654145                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.528712                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.528712                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   70666                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  35366                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   167553                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   28977                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  11798                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           19.369391                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              11281                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           120.010638                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    19.369391                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.037831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.037831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           94                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.183594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            23058                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           23058                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        10596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          10596                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          679                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           679                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        11275                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           11275                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        11277                       # number of overall hits
system.cpu1.dcache.overall_hits::total          11277                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          140                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          140                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           53                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          193                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           193                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          194                       # number of overall misses
system.cpu1.dcache.overall_misses::total          194                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data       879749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       879749                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1195500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1195500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2075249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2075249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2075249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2075249                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        10736                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        10736                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        11468                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        11468                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        11471                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        11471                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013040                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013040                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.072404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.072404                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016829                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016829                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016912                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016912                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6283.921429                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6283.921429                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22556.603774                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22556.603774                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 10752.585492                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10752.585492                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 10697.159794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10697.159794                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           62                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           27                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           89                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           89                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           78                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          105                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          105                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       361251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       361251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       385000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       385000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data       746251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       746251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data       757751                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       757751                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007265                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007265                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009069                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009069                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009154                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009154                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  4631.423077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4631.423077                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14807.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14807.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7175.490385                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7175.490385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7216.676190                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7216.676190                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           11.148012                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               6643                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.339623                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    11.148012                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.021773                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.021773                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            13473                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           13473                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         6643                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           6643                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         6643                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            6643                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         6643                       # number of overall hits
system.cpu1.icache.overall_hits::total           6643                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2797492                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2797492                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2797492                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2797492                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2797492                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2797492                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         6710                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6710                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         6710                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6710                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         6710                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6710                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009985                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009985                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009985                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009985                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009985                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009985                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 41753.611940                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41753.611940                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 41753.611940                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41753.611940                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 41753.611940                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41753.611940                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2072005                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2072005                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2072005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2072005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2072005                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2072005                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.007899                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007899                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.007899                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007899                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.007899                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007899                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 39094.433962                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39094.433962                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 39094.433962                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39094.433962                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 39094.433962                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39094.433962                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   409.869951                       # Cycle average of tags in use
system.l2.tags.total_refs                         175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       650                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.269231                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.842403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       323.726922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.227381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         4.073245                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.039517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050033                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.079346                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     18602                       # Number of tag accesses
system.l2.tags.data_accesses                    18602                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  86                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     169                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               26                       # number of Writeback hits
system.l2.Writeback_hits::total                    26                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   86                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                      174                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  86                       # number of overall hits
system.l2.overall_hits::cpu0.data                  44                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data                  14                       # number of overall hits
system.l2.overall_hits::total                     174                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               516                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   666                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 232                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                516                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                    898                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               516                       # number of overall misses
system.l2.overall_misses::cpu0.data               354                       # number of overall misses
system.l2.overall_misses::cpu1.inst                23                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::total                   898                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39911250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9925250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1701500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data        57750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51595750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     17216250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17521250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39911250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     27141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       362750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         69117000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39911250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     27141500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1701500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       362750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        69117000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             602                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 835                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           26                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                26                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               237                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              602                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               19                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1072                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             602                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              19                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1072                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.857143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.754491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.433962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.797605                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.987013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978903                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.857143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.889447                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.433962                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.263158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.837687                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.857143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.889447                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.433962                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.263158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.837687                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77347.383721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 78771.825397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 73978.260870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        57750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77471.096096                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 75509.868421                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75522.629310                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77347.383721                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 76670.903955                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 73978.260870                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76967.706013                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77347.383721                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 76670.903955                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 73978.260870                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76967.706013                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 25                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  25                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 25                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              641                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               873                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              873                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33375500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7438500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1158500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41972500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        88505                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        88505                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     14371750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14626250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     21810250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1158500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56598750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     21810250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1158500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56598750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.852159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.658683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.767665                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.987013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978903                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.852159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.849246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.210526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.814366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.852159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.849246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.210526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.814366                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 65059.454191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67622.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 64361.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65479.719189                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17701                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 63033.991228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63044.181034                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 65059.454191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 64527.366864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 64361.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64832.474227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 65059.454191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 64527.366864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 64361.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64832.474227                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 640                       # Transaction distribution
system.membus.trans_dist::ReadResp                639                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq               232                       # Transaction distribution
system.membus.trans_dist::ReadExResp              232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples               883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 883                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1071500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4624744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                906                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               904                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             255                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  70144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              94                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1201                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1201    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1201                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             626999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997247                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            676491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             83995                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            159749                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
