 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 04:41:07 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: Reg_file_dut/reg_file_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file_dut/reg_file_reg[1][5]/CK (DFFRHQX1M)          0.00       0.00 r
  Reg_file_dut/reg_file_reg[1][5]/Q (DFFRHQX1M)           0.30       0.30 f
  Reg_file_dut/REG1[5] (Register_File_10_0_1)             0.00       0.30 f
  ALU_dut/B[5] (ALU_00000008_00000004)                    0.00       0.30 f
  ALU_dut/U95/Y (CLKINVX1M)                               0.24       0.54 r
  ALU_dut/U145/Y (NAND3XLM)                               0.21       0.75 f
  ALU_dut/U39/Y (NAND2BX1M)                               0.28       1.03 f
  ALU_dut/U150/Y (NOR2XLM)                                0.17       1.20 r
  ALU_dut/U153/Y (NAND2XLM)                               0.15       1.36 f
  ALU_dut/U38/Y (NOR2XLM)                                 0.20       1.55 r
  ALU_dut/U260/Y (OR2X1M)                                 0.17       1.73 r
  ALU_dut/U37/Y (NAND2XLM)                                0.08       1.80 f
  ALU_dut/U36/Y (NAND2XLM)                                0.13       1.93 r
  ALU_dut/U264/Y (AOI2BB1X2M)                             0.21       2.14 r
  ALU_dut/U55/Y (OAI2BB1X1M)                              0.17       2.32 r
  ALU_dut/U265/Y (OAI21X2M)                               0.07       2.39 f
  ALU_dut/U267/Y (OAI2BB1X2M)                             0.17       2.56 f
  ALU_dut/U34/Y (OAI21X1M)                                0.11       2.67 r
  ALU_dut/U113/Y (CLKINVX1M)                              0.09       2.76 f
  ALU_dut/U112/Y (OAI21XLM)                               0.23       2.99 r
  ALU_dut/U6/Y (OAI21XLM)                                 0.14       3.14 f
  ALU_dut/U8/Y (OAI21XLM)                                 0.15       3.28 r
  ALU_dut/U4/Y (OAI22X1M)                                 0.15       3.43 f
  ALU_dut/U270/Y (CLKINVX1M)                              0.08       3.51 r
  ALU_dut/U54/Y (NAND2X1M)                                0.07       3.58 f
  ALU_dut/U271/Y (AO21X2M)                                0.28       3.86 f
  ALU_dut/U53/Y (OAI21X1M)                                0.17       4.03 r
  ALU_dut/U273/Y (OAI21X2M)                               0.12       4.15 f
  ALU_dut/U31/Y (AO21X2M)                                 0.23       4.38 f
  ALU_dut/U274/Y (OAI21X2M)                               0.08       4.46 r
  ALU_dut/U276/Y (OAI2BB1X2M)                             0.17       4.63 r
  ALU_dut/U277/Y (OAI21X2M)                               0.08       4.72 f
  ALU_dut/U3/Y (OAI22X2M)                                 0.14       4.86 r
  ALU_dut/U278/Y (OAI2BB1X2M)                             0.18       5.03 r
  ALU_dut/U279/Y (OAI21X2M)                               0.10       5.14 f
  ALU_dut/U163/Y (CLKINVX1M)                              0.09       5.23 r
  ALU_dut/U101/Y (OAI21XLM)                               0.13       5.35 f
  ALU_dut/U61/Y (OAI21XLM)                                0.25       5.61 r
  ALU_dut/U282/Y (OAI21X2M)                               0.13       5.74 f
  ALU_dut/U285/Y (AO22X4M)                                0.23       5.97 f
  ALU_dut/U286/Y (OAI21X2M)                               0.07       6.03 r
  ALU_dut/U287/Y (OAI21X2M)                               0.11       6.14 f
  ALU_dut/U288/Y (OAI2BB2X4M)                             0.16       6.30 f
  ALU_dut/U30/Y (OAI21BX1M)                               0.17       6.48 r
  ALU_dut/U29/Y (OAI21X2M)                                0.14       6.62 f
  ALU_dut/U81/Y (OAI2BB1XLM)                              0.19       6.80 f
  ALU_dut/U80/Y (OAI2BB1XLM)                              0.14       6.94 r
  ALU_dut/U121/Y (CLKINVX1M)                              0.07       7.02 f
  ALU_dut/U231/Y (OAI21XLM)                               0.24       7.26 r
  ALU_dut/U23/Y (AOI21X1M)                                0.14       7.40 f
  ALU_dut/U9/Y (OAI21XLM)                                 0.19       7.59 r
  ALU_dut/U221/Y (AO21XLM)                                0.20       7.79 r
  ALU_dut/U98/Y (AND2X2M)                                 0.23       8.02 r
  ALU_dut/U68/Y (CLKINVX1M)                               0.09       8.11 f
  ALU_dut/U44/Y (OA21XLM)                                 0.34       8.45 f
  ALU_dut/U15/Y (OAI21XLM)                                0.18       8.63 r
  ALU_dut/U14/Y (AOI21XLM)                                0.13       8.77 f
  ALU_dut/U43/Y (OAI21X1M)                                0.14       8.91 r
  ALU_dut/U10/Y (AOI21XLM)                                0.12       9.03 f
  ALU_dut/U42/Y (OAI21X1M)                                0.14       9.17 r
  ALU_dut/U13/Y (NAND2XLM)                                0.09       9.26 f
  ALU_dut/U12/Y (AOI21XLM)                                0.17       9.43 r
  ALU_dut/U41/Y (AO21XLM)                                 0.15       9.58 r
  ALU_dut/ALU_OUT_reg[0]/D (DFFRHQX1M)                    0.00       9.58 r
  data arrival time                                                  9.58

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/ALU_OUT_reg[0]/CK (DFFRHQX1M)                   0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -9.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: Reg_file_dut/reg_file_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file_dut/reg_file_reg[1][5]/CK (DFFRHQX1M)          0.00       0.00 r
  Reg_file_dut/reg_file_reg[1][5]/Q (DFFRHQX1M)           0.30       0.30 f
  Reg_file_dut/REG1[5] (Register_File_10_0_1)             0.00       0.30 f
  ALU_dut/B[5] (ALU_00000008_00000004)                    0.00       0.30 f
  ALU_dut/U95/Y (CLKINVX1M)                               0.24       0.54 r
  ALU_dut/U145/Y (NAND3XLM)                               0.21       0.75 f
  ALU_dut/U39/Y (NAND2BX1M)                               0.28       1.03 f
  ALU_dut/U150/Y (NOR2XLM)                                0.17       1.20 r
  ALU_dut/U153/Y (NAND2XLM)                               0.15       1.36 f
  ALU_dut/U38/Y (NOR2XLM)                                 0.20       1.55 r
  ALU_dut/U260/Y (OR2X1M)                                 0.17       1.73 r
  ALU_dut/U37/Y (NAND2XLM)                                0.08       1.80 f
  ALU_dut/U36/Y (NAND2XLM)                                0.13       1.93 r
  ALU_dut/U264/Y (AOI2BB1X2M)                             0.21       2.14 r
  ALU_dut/U55/Y (OAI2BB1X1M)                              0.17       2.32 r
  ALU_dut/U265/Y (OAI21X2M)                               0.07       2.39 f
  ALU_dut/U267/Y (OAI2BB1X2M)                             0.17       2.56 f
  ALU_dut/U34/Y (OAI21X1M)                                0.11       2.67 r
  ALU_dut/U113/Y (CLKINVX1M)                              0.09       2.76 f
  ALU_dut/U112/Y (OAI21XLM)                               0.23       2.99 r
  ALU_dut/U6/Y (OAI21XLM)                                 0.14       3.14 f
  ALU_dut/U8/Y (OAI21XLM)                                 0.15       3.28 r
  ALU_dut/U4/Y (OAI22X1M)                                 0.15       3.43 f
  ALU_dut/U270/Y (CLKINVX1M)                              0.08       3.51 r
  ALU_dut/U54/Y (NAND2X1M)                                0.07       3.58 f
  ALU_dut/U271/Y (AO21X2M)                                0.28       3.86 f
  ALU_dut/U53/Y (OAI21X1M)                                0.17       4.03 r
  ALU_dut/U273/Y (OAI21X2M)                               0.12       4.15 f
  ALU_dut/U31/Y (AO21X2M)                                 0.23       4.38 f
  ALU_dut/U274/Y (OAI21X2M)                               0.08       4.46 r
  ALU_dut/U276/Y (OAI2BB1X2M)                             0.17       4.63 r
  ALU_dut/U277/Y (OAI21X2M)                               0.08       4.72 f
  ALU_dut/U3/Y (OAI22X2M)                                 0.14       4.86 r
  ALU_dut/U278/Y (OAI2BB1X2M)                             0.18       5.03 r
  ALU_dut/U279/Y (OAI21X2M)                               0.10       5.14 f
  ALU_dut/U163/Y (CLKINVX1M)                              0.09       5.23 r
  ALU_dut/U101/Y (OAI21XLM)                               0.13       5.35 f
  ALU_dut/U61/Y (OAI21XLM)                                0.25       5.61 r
  ALU_dut/U282/Y (OAI21X2M)                               0.13       5.74 f
  ALU_dut/U285/Y (AO22X4M)                                0.23       5.97 f
  ALU_dut/U286/Y (OAI21X2M)                               0.07       6.03 r
  ALU_dut/U287/Y (OAI21X2M)                               0.11       6.14 f
  ALU_dut/U288/Y (OAI2BB2X4M)                             0.16       6.30 f
  ALU_dut/U30/Y (OAI21BX1M)                               0.17       6.48 r
  ALU_dut/U29/Y (OAI21X2M)                                0.14       6.62 f
  ALU_dut/U81/Y (OAI2BB1XLM)                              0.19       6.80 f
  ALU_dut/U80/Y (OAI2BB1XLM)                              0.14       6.94 r
  ALU_dut/U121/Y (CLKINVX1M)                              0.07       7.02 f
  ALU_dut/U231/Y (OAI21XLM)                               0.24       7.26 r
  ALU_dut/U23/Y (AOI21X1M)                                0.14       7.40 f
  ALU_dut/U9/Y (OAI21XLM)                                 0.19       7.59 r
  ALU_dut/U221/Y (AO21XLM)                                0.20       7.79 r
  ALU_dut/U98/Y (AND2X2M)                                 0.23       8.02 r
  ALU_dut/U206/Y (NAND2XLM)                               0.10       8.12 f
  ALU_dut/U204/Y (AOI21XLM)                               0.17       8.28 r
  ALU_dut/U455/Y (AO21XLM)                                0.14       8.42 r
  ALU_dut/ALU_OUT_reg[1]/D (DFFRQX1M)                     0.00       8.42 r
  data arrival time                                                  8.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/ALU_OUT_reg[1]/CK (DFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -8.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: Reg_file_dut/reg_file_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file_dut/reg_file_reg[1][5]/CK (DFFRHQX1M)          0.00       0.00 r
  Reg_file_dut/reg_file_reg[1][5]/Q (DFFRHQX1M)           0.30       0.30 f
  Reg_file_dut/REG1[5] (Register_File_10_0_1)             0.00       0.30 f
  ALU_dut/B[5] (ALU_00000008_00000004)                    0.00       0.30 f
  ALU_dut/U95/Y (CLKINVX1M)                               0.24       0.54 r
  ALU_dut/U145/Y (NAND3XLM)                               0.21       0.75 f
  ALU_dut/U39/Y (NAND2BX1M)                               0.28       1.03 f
  ALU_dut/U150/Y (NOR2XLM)                                0.17       1.20 r
  ALU_dut/U153/Y (NAND2XLM)                               0.15       1.36 f
  ALU_dut/U38/Y (NOR2XLM)                                 0.20       1.55 r
  ALU_dut/U260/Y (OR2X1M)                                 0.17       1.73 r
  ALU_dut/U37/Y (NAND2XLM)                                0.08       1.80 f
  ALU_dut/U36/Y (NAND2XLM)                                0.13       1.93 r
  ALU_dut/U264/Y (AOI2BB1X2M)                             0.21       2.14 r
  ALU_dut/U55/Y (OAI2BB1X1M)                              0.17       2.32 r
  ALU_dut/U265/Y (OAI21X2M)                               0.07       2.39 f
  ALU_dut/U267/Y (OAI2BB1X2M)                             0.17       2.56 f
  ALU_dut/U34/Y (OAI21X1M)                                0.11       2.67 r
  ALU_dut/U113/Y (CLKINVX1M)                              0.09       2.76 f
  ALU_dut/U112/Y (OAI21XLM)                               0.23       2.99 r
  ALU_dut/U6/Y (OAI21XLM)                                 0.14       3.14 f
  ALU_dut/U8/Y (OAI21XLM)                                 0.15       3.28 r
  ALU_dut/U4/Y (OAI22X1M)                                 0.15       3.43 f
  ALU_dut/U270/Y (CLKINVX1M)                              0.08       3.51 r
  ALU_dut/U54/Y (NAND2X1M)                                0.07       3.58 f
  ALU_dut/U271/Y (AO21X2M)                                0.28       3.86 f
  ALU_dut/U53/Y (OAI21X1M)                                0.17       4.03 r
  ALU_dut/U273/Y (OAI21X2M)                               0.12       4.15 f
  ALU_dut/U31/Y (AO21X2M)                                 0.23       4.38 f
  ALU_dut/U274/Y (OAI21X2M)                               0.08       4.46 r
  ALU_dut/U276/Y (OAI2BB1X2M)                             0.17       4.63 r
  ALU_dut/U277/Y (OAI21X2M)                               0.08       4.72 f
  ALU_dut/U3/Y (OAI22X2M)                                 0.14       4.86 r
  ALU_dut/U278/Y (OAI2BB1X2M)                             0.18       5.03 r
  ALU_dut/U279/Y (OAI21X2M)                               0.10       5.14 f
  ALU_dut/U163/Y (CLKINVX1M)                              0.09       5.23 r
  ALU_dut/U101/Y (OAI21XLM)                               0.13       5.35 f
  ALU_dut/U61/Y (OAI21XLM)                                0.25       5.61 r
  ALU_dut/U282/Y (OAI21X2M)                               0.13       5.74 f
  ALU_dut/U285/Y (AO22X4M)                                0.23       5.97 f
  ALU_dut/U286/Y (OAI21X2M)                               0.07       6.03 r
  ALU_dut/U287/Y (OAI21X2M)                               0.11       6.14 f
  ALU_dut/U288/Y (OAI2BB2X4M)                             0.16       6.30 f
  ALU_dut/U30/Y (OAI21BX1M)                               0.17       6.48 r
  ALU_dut/U29/Y (OAI21X2M)                                0.14       6.62 f
  ALU_dut/U289/Y (CLKINVX1M)                              0.07       6.69 r
  ALU_dut/U210/Y (OAI211XLM)                              0.14       6.83 f
  ALU_dut/U208/Y (OAI32XLM)                               0.42       7.24 r
  ALU_dut/U207/Y (CLKINVX1M)                              0.10       7.34 f
  ALU_dut/ALU_OUT_reg[2]/D (DFFRQX1M)                     0.00       7.34 f
  data arrival time                                                  7.34

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/ALU_OUT_reg[2]/CK (DFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.14       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -7.34
  --------------------------------------------------------------------------
  slack (MET)                                                        2.32


  Startpoint: SYS_CTRL_dut/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_dut/current_state_reg[3]/CK (DFFRQX1M)         0.00       0.00 r
  SYS_CTRL_dut/current_state_reg[3]/Q (DFFRQX1M)          0.53       0.53 f
  SYS_CTRL_dut/U56/Y (NAND2XLM)                           0.12       0.65 r
  SYS_CTRL_dut/U42/Y (CLKINVX1M)                          0.12       0.77 f
  SYS_CTRL_dut/U13/Y (NAND3BXLM)                          0.13       0.89 r
  SYS_CTRL_dut/U6/Y (NOR2BX1M)                            0.26       1.15 r
  SYS_CTRL_dut/U7/Y (NOR2XLM)                             0.14       1.29 f
  SYS_CTRL_dut/FUN[1] (SYS_CTRL)                          0.00       1.29 f
  ALU_dut/ALU_FUN[1] (ALU_00000008_00000004)              0.00       1.29 f
  ALU_dut/U96/Y (OR2X1M)                                  0.28       1.57 f
  ALU_dut/U56/Y (NOR2X1M)                                 0.27       1.85 r
  ALU_dut/U172/Y (CLKINVX1M)                              0.12       1.96 f
  ALU_dut/U11/Y (NOR2XLM)                                 0.64       2.60 r
  ALU_dut/U353/Y (XOR2XLM)                                0.17       2.77 f
  ALU_dut/DP_OP_29J1_123_2578/U21/CO (ADDFX1M)            0.38       3.16 f
  ALU_dut/DP_OP_29J1_123_2578/U20/CO (ADDFX1M)            0.33       3.49 f
  ALU_dut/DP_OP_29J1_123_2578/U19/CO (ADDFX1M)            0.33       3.82 f
  ALU_dut/DP_OP_29J1_123_2578/U18/CO (ADDFX1M)            0.33       4.15 f
  ALU_dut/DP_OP_29J1_123_2578/U17/CO (ADDFX1M)            0.33       4.48 f
  ALU_dut/DP_OP_29J1_123_2578/U16/CO (ADDFX1M)            0.33       4.81 f
  ALU_dut/DP_OP_29J1_123_2578/U15/CO (ADDFX1M)            0.33       5.14 f
  ALU_dut/DP_OP_29J1_123_2578/U14/Y (XOR3XLM)             0.24       5.37 r
  ALU_dut/U100/Y (OAI2B11XLM)                             0.26       5.63 r
  ALU_dut/U391/Y (AOI211XLM)                              0.10       5.73 f
  ALU_dut/U251/Y (AOI32XLM)                               0.24       5.97 r
  ALU_dut/ALU_OUT_reg[7]/D (DFFRQX1M)                     0.00       5.97 r
  data arrival time                                                  5.97

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/ALU_OUT_reg[7]/CK (DFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.35       9.45
  data required time                                                 9.45
  --------------------------------------------------------------------------
  data required time                                                 9.45
  data arrival time                                                 -5.97
  --------------------------------------------------------------------------
  slack (MET)                                                        3.48


  Startpoint: Reg_file_dut/reg_file_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file_dut/reg_file_reg[1][5]/CK (DFFRHQX1M)          0.00       0.00 r
  Reg_file_dut/reg_file_reg[1][5]/Q (DFFRHQX1M)           0.30       0.30 f
  Reg_file_dut/REG1[5] (Register_File_10_0_1)             0.00       0.30 f
  ALU_dut/B[5] (ALU_00000008_00000004)                    0.00       0.30 f
  ALU_dut/U95/Y (CLKINVX1M)                               0.24       0.54 r
  ALU_dut/U145/Y (NAND3XLM)                               0.21       0.75 f
  ALU_dut/U39/Y (NAND2BX1M)                               0.28       1.03 f
  ALU_dut/U150/Y (NOR2XLM)                                0.17       1.20 r
  ALU_dut/U153/Y (NAND2XLM)                               0.15       1.36 f
  ALU_dut/U38/Y (NOR2XLM)                                 0.20       1.55 r
  ALU_dut/U260/Y (OR2X1M)                                 0.17       1.73 r
  ALU_dut/U37/Y (NAND2XLM)                                0.08       1.80 f
  ALU_dut/U36/Y (NAND2XLM)                                0.13       1.93 r
  ALU_dut/U264/Y (AOI2BB1X2M)                             0.21       2.14 r
  ALU_dut/U55/Y (OAI2BB1X1M)                              0.17       2.32 r
  ALU_dut/U265/Y (OAI21X2M)                               0.07       2.39 f
  ALU_dut/U267/Y (OAI2BB1X2M)                             0.17       2.56 f
  ALU_dut/U34/Y (OAI21X1M)                                0.11       2.67 r
  ALU_dut/U113/Y (CLKINVX1M)                              0.09       2.76 f
  ALU_dut/U112/Y (OAI21XLM)                               0.23       2.99 r
  ALU_dut/U6/Y (OAI21XLM)                                 0.14       3.14 f
  ALU_dut/U8/Y (OAI21XLM)                                 0.15       3.28 r
  ALU_dut/U4/Y (OAI22X1M)                                 0.15       3.43 f
  ALU_dut/U270/Y (CLKINVX1M)                              0.08       3.51 r
  ALU_dut/U54/Y (NAND2X1M)                                0.07       3.58 f
  ALU_dut/U271/Y (AO21X2M)                                0.28       3.86 f
  ALU_dut/U53/Y (OAI21X1M)                                0.17       4.03 r
  ALU_dut/U273/Y (OAI21X2M)                               0.12       4.15 f
  ALU_dut/U31/Y (AO21X2M)                                 0.23       4.38 f
  ALU_dut/U274/Y (OAI21X2M)                               0.08       4.46 r
  ALU_dut/U276/Y (OAI2BB1X2M)                             0.17       4.63 r
  ALU_dut/U277/Y (OAI21X2M)                               0.08       4.72 f
  ALU_dut/U3/Y (OAI22X2M)                                 0.14       4.86 r
  ALU_dut/U278/Y (OAI2BB1X2M)                             0.18       5.03 r
  ALU_dut/U279/Y (OAI21X2M)                               0.10       5.14 f
  ALU_dut/U163/Y (CLKINVX1M)                              0.09       5.23 r
  ALU_dut/U246/Y (OAI22XLM)                               0.09       5.31 f
  ALU_dut/U427/Y (AO21XLM)                                0.27       5.59 f
  ALU_dut/U212/Y (AOI211XLM)                              0.27       5.85 r
  ALU_dut/U211/Y (AOI32XLM)                               0.22       6.07 f
  ALU_dut/ALU_OUT_reg[3]/D (DFFRQX1M)                     0.00       6.07 f
  data arrival time                                                  6.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/ALU_OUT_reg[3]/CK (DFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -6.07
  --------------------------------------------------------------------------
  slack (MET)                                                        3.56


  Startpoint: SYS_CTRL_dut/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_dut/current_state_reg[3]/CK (DFFRQX1M)         0.00       0.00 r
  SYS_CTRL_dut/current_state_reg[3]/Q (DFFRQX1M)          0.53       0.53 f
  SYS_CTRL_dut/U56/Y (NAND2XLM)                           0.12       0.65 r
  SYS_CTRL_dut/U42/Y (CLKINVX1M)                          0.12       0.77 f
  SYS_CTRL_dut/U13/Y (NAND3BXLM)                          0.13       0.89 r
  SYS_CTRL_dut/U6/Y (NOR2BX1M)                            0.26       1.15 r
  SYS_CTRL_dut/U7/Y (NOR2XLM)                             0.14       1.29 f
  SYS_CTRL_dut/FUN[1] (SYS_CTRL)                          0.00       1.29 f
  ALU_dut/ALU_FUN[1] (ALU_00000008_00000004)              0.00       1.29 f
  ALU_dut/U96/Y (OR2X1M)                                  0.28       1.57 f
  ALU_dut/U56/Y (NOR2X1M)                                 0.27       1.85 r
  ALU_dut/U172/Y (CLKINVX1M)                              0.12       1.96 f
  ALU_dut/U11/Y (NOR2XLM)                                 0.64       2.60 r
  ALU_dut/U353/Y (XOR2XLM)                                0.17       2.77 f
  ALU_dut/DP_OP_29J1_123_2578/U21/CO (ADDFX1M)            0.38       3.16 f
  ALU_dut/DP_OP_29J1_123_2578/U20/CO (ADDFX1M)            0.33       3.49 f
  ALU_dut/DP_OP_29J1_123_2578/U19/CO (ADDFX1M)            0.33       3.82 f
  ALU_dut/DP_OP_29J1_123_2578/U18/CO (ADDFX1M)            0.33       4.15 f
  ALU_dut/DP_OP_29J1_123_2578/U17/CO (ADDFX1M)            0.33       4.48 f
  ALU_dut/DP_OP_29J1_123_2578/U16/CO (ADDFX1M)            0.33       4.81 f
  ALU_dut/DP_OP_29J1_123_2578/U15/S (ADDFX1M)             0.28       5.09 r
  ALU_dut/U199/Y (OAI2BB1XLM)                             0.15       5.23 r
  ALU_dut/U467/Y (AOI221XLM)                              0.07       5.31 f
  ALU_dut/U468/Y (AOI2BB2XLM)                             0.19       5.50 r
  ALU_dut/ALU_OUT_reg[6]/D (DFFRQX1M)                     0.00       5.50 r
  data arrival time                                                  5.50

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/ALU_OUT_reg[6]/CK (DFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.96


  Startpoint: SYS_CTRL_dut/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_dut/current_state_reg[3]/CK (DFFRQX1M)         0.00       0.00 r
  SYS_CTRL_dut/current_state_reg[3]/Q (DFFRQX1M)          0.53       0.53 f
  SYS_CTRL_dut/U56/Y (NAND2XLM)                           0.12       0.65 r
  SYS_CTRL_dut/U42/Y (CLKINVX1M)                          0.12       0.77 f
  SYS_CTRL_dut/U13/Y (NAND3BXLM)                          0.13       0.89 r
  SYS_CTRL_dut/U6/Y (NOR2BX1M)                            0.26       1.15 r
  SYS_CTRL_dut/U7/Y (NOR2XLM)                             0.14       1.29 f
  SYS_CTRL_dut/FUN[1] (SYS_CTRL)                          0.00       1.29 f
  ALU_dut/ALU_FUN[1] (ALU_00000008_00000004)              0.00       1.29 f
  ALU_dut/U96/Y (OR2X1M)                                  0.28       1.57 f
  ALU_dut/U56/Y (NOR2X1M)                                 0.27       1.85 r
  ALU_dut/U172/Y (CLKINVX1M)                              0.12       1.96 f
  ALU_dut/U11/Y (NOR2XLM)                                 0.64       2.60 r
  ALU_dut/U353/Y (XOR2XLM)                                0.17       2.77 f
  ALU_dut/DP_OP_29J1_123_2578/U21/CO (ADDFX1M)            0.38       3.16 f
  ALU_dut/DP_OP_29J1_123_2578/U20/CO (ADDFX1M)            0.33       3.49 f
  ALU_dut/DP_OP_29J1_123_2578/U19/CO (ADDFX1M)            0.33       3.82 f
  ALU_dut/DP_OP_29J1_123_2578/U18/CO (ADDFX1M)            0.33       4.15 f
  ALU_dut/DP_OP_29J1_123_2578/U17/CO (ADDFX1M)            0.33       4.48 f
  ALU_dut/DP_OP_29J1_123_2578/U16/S (ADDFX1M)             0.28       4.76 r
  ALU_dut/U217/Y (AOI21XLM)                               0.09       4.85 f
  ALU_dut/U216/Y (OAI21XLM)                               0.19       5.05 r
  ALU_dut/ALU_OUT_reg[5]/D (DFFRQX1M)                     0.00       5.05 r
  data arrival time                                                  5.05

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/ALU_OUT_reg[5]/CK (DFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.35       9.45
  data required time                                                 9.45
  --------------------------------------------------------------------------
  data required time                                                 9.45
  data arrival time                                                 -5.05
  --------------------------------------------------------------------------
  slack (MET)                                                        4.41


  Startpoint: SYS_CTRL_dut/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_dut/current_state_reg[3]/CK (DFFRQX1M)         0.00       0.00 r
  SYS_CTRL_dut/current_state_reg[3]/Q (DFFRQX1M)          0.53       0.53 f
  SYS_CTRL_dut/U56/Y (NAND2XLM)                           0.12       0.65 r
  SYS_CTRL_dut/U42/Y (CLKINVX1M)                          0.12       0.77 f
  SYS_CTRL_dut/U13/Y (NAND3BXLM)                          0.13       0.89 r
  SYS_CTRL_dut/U6/Y (NOR2BX1M)                            0.26       1.15 r
  SYS_CTRL_dut/U7/Y (NOR2XLM)                             0.14       1.29 f
  SYS_CTRL_dut/FUN[1] (SYS_CTRL)                          0.00       1.29 f
  ALU_dut/ALU_FUN[1] (ALU_00000008_00000004)              0.00       1.29 f
  ALU_dut/U96/Y (OR2X1M)                                  0.28       1.57 f
  ALU_dut/U56/Y (NOR2X1M)                                 0.27       1.85 r
  ALU_dut/U172/Y (CLKINVX1M)                              0.12       1.96 f
  ALU_dut/U11/Y (NOR2XLM)                                 0.64       2.60 r
  ALU_dut/U353/Y (XOR2XLM)                                0.17       2.77 f
  ALU_dut/DP_OP_29J1_123_2578/U21/CO (ADDFX1M)            0.38       3.16 f
  ALU_dut/DP_OP_29J1_123_2578/U20/CO (ADDFX1M)            0.33       3.49 f
  ALU_dut/DP_OP_29J1_123_2578/U19/CO (ADDFX1M)            0.33       3.82 f
  ALU_dut/DP_OP_29J1_123_2578/U18/CO (ADDFX1M)            0.33       4.15 f
  ALU_dut/DP_OP_29J1_123_2578/U17/S (ADDFX1M)             0.28       4.43 r
  ALU_dut/U214/Y (AOI211XLM)                              0.11       4.54 f
  ALU_dut/U213/Y (OAI21XLM)                               0.20       4.74 r
  ALU_dut/ALU_OUT_reg[4]/D (DFFRQX1M)                     0.00       4.74 r
  data arrival time                                                  4.74

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/ALU_OUT_reg[4]/CK (DFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.35       9.45
  data required time                                                 9.45
  --------------------------------------------------------------------------
  data required time                                                 9.45
  data arrival time                                                 -4.74
  --------------------------------------------------------------------------
  slack (MET)                                                        4.71


  Startpoint: SYS_CTRL_dut/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_dut/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_dut/current_state_reg[3]/CK (DFFRQX1M)         0.00       0.00 r
  SYS_CTRL_dut/current_state_reg[3]/Q (DFFRQX1M)          0.53       0.53 f
  SYS_CTRL_dut/U48/Y (NOR2XLM)                            0.25       0.78 r
  SYS_CTRL_dut/U33/Y (NAND2XLM)                           0.15       0.93 f
  SYS_CTRL_dut/U54/Y (AOI2BB1XLM)                         0.26       1.19 r
  SYS_CTRL_dut/U6/Y (NOR2BX1M)                            0.14       1.33 f
  SYS_CTRL_dut/U8/Y (NOR2XLM)                             0.34       1.68 r
  SYS_CTRL_dut/FUN[0] (SYS_CTRL)                          0.00       1.68 r
  ALU_dut/ALU_FUN[0] (ALU_00000008_00000004)              0.00       1.68 r
  ALU_dut/U157/Y (NAND2XLM)                               0.21       1.88 f
  ALU_dut/U187/Y (CLKINVX1M)                              0.11       2.00 r
  ALU_dut/U254/Y (AOI32XLM)                               0.18       2.17 f
  ALU_dut/U255/Y (CLKINVX1M)                              0.09       2.27 r
  ALU_dut/OUT_VALID_reg/D (DFFSQX2M)                      0.00       2.27 r
  data arrival time                                                  2.27

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_dut/OUT_VALID_reg/CK (DFFSQX2M)                     0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U62/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U355/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][7]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][7]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U62/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U354/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][7]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][7]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U56/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U338/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][6]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][6]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U56/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U337/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][6]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][6]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U53/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U321/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][5]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][5]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U53/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U320/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][5]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][5]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U51/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U304/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][4]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][4]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U51/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U303/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][4]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][4]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U45/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U288/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][3]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][3]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U45/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U287/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][3]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][3]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U45/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U286/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][3]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][3]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U40/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U271/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][2]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][2]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U40/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U270/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][2]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][2]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U40/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U269/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][2]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][2]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U34/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U254/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][1]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U34/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U253/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][1]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U34/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U252/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][1]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U30/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U237/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][0]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[2][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U30/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U236/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][0]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: Rst_Sync_D1_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rst_Sync_D1_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00       0.00 r
  Rst_Sync_D1_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.53       0.53 f
  Rst_Sync_D1_dut/U4/Y (CLKAND2X16M)                      1.23       1.76 f
  Rst_Sync_D1_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/W_RST (ASYNC_FIFO)                       0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/RST_n (Bit_Sync_00000002_00000005_1)
                                                          0.00       1.76 f
  ASYNC_FIFO_dut/sync_r2w/U5/Y (AND2X1M)                  0.55       2.31 f
  ASYNC_FIFO_dut/sync_r2w/SYNC[2] (Bit_Sync_00000002_00000005_1)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Rptr[2] (fifo_wrptr_full_00000008_00000010)
                                                          0.00       2.31 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U14/Y (XOR2XLM)      0.29       2.60 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U13/Y (XOR2XLM)      0.30       2.90 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12/Y (XOR2XLM)      0.29       3.19 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9/Y (AOI21XLM)      0.18       3.37 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U17/Y (OAI21XLM)     0.12       3.49 f
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/U3/Y (NOR4XLM)       0.61       4.10 r
  ASYNC_FIFO_dut/fifo_wrptr_full_dut/WFULL (fifo_wrptr_full_00000008_00000010)
                                                          0.00       4.10 r
  ASYNC_FIFO_dut/FULL (ASYNC_FIFO)                        0.00       4.10 r
  SYS_CTRL_dut/FIFO_FULL (SYS_CTRL)                       0.00       4.10 r
  SYS_CTRL_dut/U9/Y (NOR2BXLM)                            0.14       4.24 f
  SYS_CTRL_dut/WR_INC (SYS_CTRL)                          0.00       4.24 f
  ASYNC_FIFO_dut/W_INC (ASYNC_FIFO)                       0.00       4.24 f
  ASYNC_FIFO_dut/U4/Y (AND3XLM)                           0.37       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/wclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00       4.60 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U3/Y (INVX1M)            0.19       4.79 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U30/Y (AOI22XLM)         0.46       5.25 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U235/Y (AOI2BB2XLM)      0.28       5.54 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][0]/D (DFFRQX1M)
                                                          0.00       5.54 r
  data arrival time                                                  5.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/FIFO_MEM_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/out_next_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/parity_dut/sampled_bit (Parity_Check)       0.00      55.82 f
  UART_RX_dut/parity_dut/U5/Y (XOR3XLM)                   0.55      56.37 f
  UART_RX_dut/parity_dut/U6/Y (XOR3XLM)                   0.28      56.64 f
  UART_RX_dut/parity_dut/U7/Y (OAI21XLM)                  0.21      56.86 r
  UART_RX_dut/parity_dut/U8/Y (AOI21XLM)                  0.08      56.94 f
  UART_RX_dut/parity_dut/par_err (Parity_Check)           0.00      56.94 f
  UART_RX_dut/U69/Y (OR3X1M)                              0.32      57.26 f
  UART_RX_dut/U62/Y (CLKINVX1M)                           0.08      57.34 r
  UART_RX_dut/U47/Y (NOR2BXLM)                            0.45      57.79 r
  UART_RX_dut/U52/Y (AO22XLM)                             0.22      58.02 r
  UART_RX_dut/out_next_reg[6]/D (DFFRQX1M)                0.00      58.02 r
  data arrival time                                                 58.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/out_next_reg[6]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -58.02
  --------------------------------------------------------------------------
  slack (MET)                                                      212.75


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/out_next_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/parity_dut/sampled_bit (Parity_Check)       0.00      55.82 f
  UART_RX_dut/parity_dut/U5/Y (XOR3XLM)                   0.55      56.37 f
  UART_RX_dut/parity_dut/U6/Y (XOR3XLM)                   0.28      56.64 f
  UART_RX_dut/parity_dut/U7/Y (OAI21XLM)                  0.21      56.86 r
  UART_RX_dut/parity_dut/U8/Y (AOI21XLM)                  0.08      56.94 f
  UART_RX_dut/parity_dut/par_err (Parity_Check)           0.00      56.94 f
  UART_RX_dut/U69/Y (OR3X1M)                              0.32      57.26 f
  UART_RX_dut/U62/Y (CLKINVX1M)                           0.08      57.34 r
  UART_RX_dut/U47/Y (NOR2BXLM)                            0.45      57.79 r
  UART_RX_dut/U58/Y (AO22XLM)                             0.22      58.02 r
  UART_RX_dut/out_next_reg[0]/D (DFFRQX1M)                0.00      58.02 r
  data arrival time                                                 58.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/out_next_reg[0]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -58.02
  --------------------------------------------------------------------------
  slack (MET)                                                      212.75


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/out_next_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/parity_dut/sampled_bit (Parity_Check)       0.00      55.82 f
  UART_RX_dut/parity_dut/U5/Y (XOR3XLM)                   0.55      56.37 f
  UART_RX_dut/parity_dut/U6/Y (XOR3XLM)                   0.28      56.64 f
  UART_RX_dut/parity_dut/U7/Y (OAI21XLM)                  0.21      56.86 r
  UART_RX_dut/parity_dut/U8/Y (AOI21XLM)                  0.08      56.94 f
  UART_RX_dut/parity_dut/par_err (Parity_Check)           0.00      56.94 f
  UART_RX_dut/U69/Y (OR3X1M)                              0.32      57.26 f
  UART_RX_dut/U62/Y (CLKINVX1M)                           0.08      57.34 r
  UART_RX_dut/U47/Y (NOR2BXLM)                            0.45      57.79 r
  UART_RX_dut/U51/Y (AO22XLM)                             0.22      58.02 r
  UART_RX_dut/out_next_reg[7]/D (DFFRQX1M)                0.00      58.02 r
  data arrival time                                                 58.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/out_next_reg[7]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -58.02
  --------------------------------------------------------------------------
  slack (MET)                                                      212.75


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/out_next_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/parity_dut/sampled_bit (Parity_Check)       0.00      55.82 f
  UART_RX_dut/parity_dut/U5/Y (XOR3XLM)                   0.55      56.37 f
  UART_RX_dut/parity_dut/U6/Y (XOR3XLM)                   0.28      56.64 f
  UART_RX_dut/parity_dut/U7/Y (OAI21XLM)                  0.21      56.86 r
  UART_RX_dut/parity_dut/U8/Y (AOI21XLM)                  0.08      56.94 f
  UART_RX_dut/parity_dut/par_err (Parity_Check)           0.00      56.94 f
  UART_RX_dut/U69/Y (OR3X1M)                              0.32      57.26 f
  UART_RX_dut/U62/Y (CLKINVX1M)                           0.08      57.34 r
  UART_RX_dut/U47/Y (NOR2BXLM)                            0.45      57.79 r
  UART_RX_dut/U53/Y (AO22XLM)                             0.22      58.02 r
  UART_RX_dut/out_next_reg[5]/D (DFFRQX1M)                0.00      58.02 r
  data arrival time                                                 58.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/out_next_reg[5]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -58.02
  --------------------------------------------------------------------------
  slack (MET)                                                      212.75


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/out_next_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/parity_dut/sampled_bit (Parity_Check)       0.00      55.82 f
  UART_RX_dut/parity_dut/U5/Y (XOR3XLM)                   0.55      56.37 f
  UART_RX_dut/parity_dut/U6/Y (XOR3XLM)                   0.28      56.64 f
  UART_RX_dut/parity_dut/U7/Y (OAI21XLM)                  0.21      56.86 r
  UART_RX_dut/parity_dut/U8/Y (AOI21XLM)                  0.08      56.94 f
  UART_RX_dut/parity_dut/par_err (Parity_Check)           0.00      56.94 f
  UART_RX_dut/U69/Y (OR3X1M)                              0.32      57.26 f
  UART_RX_dut/U62/Y (CLKINVX1M)                           0.08      57.34 r
  UART_RX_dut/U47/Y (NOR2BXLM)                            0.45      57.79 r
  UART_RX_dut/U54/Y (AO22XLM)                             0.22      58.02 r
  UART_RX_dut/out_next_reg[4]/D (DFFRQX1M)                0.00      58.02 r
  data arrival time                                                 58.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/out_next_reg[4]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -58.02
  --------------------------------------------------------------------------
  slack (MET)                                                      212.75


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/out_next_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/parity_dut/sampled_bit (Parity_Check)       0.00      55.82 f
  UART_RX_dut/parity_dut/U5/Y (XOR3XLM)                   0.55      56.37 f
  UART_RX_dut/parity_dut/U6/Y (XOR3XLM)                   0.28      56.64 f
  UART_RX_dut/parity_dut/U7/Y (OAI21XLM)                  0.21      56.86 r
  UART_RX_dut/parity_dut/U8/Y (AOI21XLM)                  0.08      56.94 f
  UART_RX_dut/parity_dut/par_err (Parity_Check)           0.00      56.94 f
  UART_RX_dut/U69/Y (OR3X1M)                              0.32      57.26 f
  UART_RX_dut/U62/Y (CLKINVX1M)                           0.08      57.34 r
  UART_RX_dut/U47/Y (NOR2BXLM)                            0.45      57.79 r
  UART_RX_dut/U55/Y (AO22XLM)                             0.22      58.02 r
  UART_RX_dut/out_next_reg[3]/D (DFFRQX1M)                0.00      58.02 r
  data arrival time                                                 58.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/out_next_reg[3]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -58.02
  --------------------------------------------------------------------------
  slack (MET)                                                      212.75


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/out_next_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/parity_dut/sampled_bit (Parity_Check)       0.00      55.82 f
  UART_RX_dut/parity_dut/U5/Y (XOR3XLM)                   0.55      56.37 f
  UART_RX_dut/parity_dut/U6/Y (XOR3XLM)                   0.28      56.64 f
  UART_RX_dut/parity_dut/U7/Y (OAI21XLM)                  0.21      56.86 r
  UART_RX_dut/parity_dut/U8/Y (AOI21XLM)                  0.08      56.94 f
  UART_RX_dut/parity_dut/par_err (Parity_Check)           0.00      56.94 f
  UART_RX_dut/U69/Y (OR3X1M)                              0.32      57.26 f
  UART_RX_dut/U62/Y (CLKINVX1M)                           0.08      57.34 r
  UART_RX_dut/U47/Y (NOR2BXLM)                            0.45      57.79 r
  UART_RX_dut/U56/Y (AO22XLM)                             0.22      58.02 r
  UART_RX_dut/out_next_reg[2]/D (DFFRQX1M)                0.00      58.02 r
  data arrival time                                                 58.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/out_next_reg[2]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -58.02
  --------------------------------------------------------------------------
  slack (MET)                                                      212.75


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/out_next_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/parity_dut/sampled_bit (Parity_Check)       0.00      55.82 f
  UART_RX_dut/parity_dut/U5/Y (XOR3XLM)                   0.55      56.37 f
  UART_RX_dut/parity_dut/U6/Y (XOR3XLM)                   0.28      56.64 f
  UART_RX_dut/parity_dut/U7/Y (OAI21XLM)                  0.21      56.86 r
  UART_RX_dut/parity_dut/U8/Y (AOI21XLM)                  0.08      56.94 f
  UART_RX_dut/parity_dut/par_err (Parity_Check)           0.00      56.94 f
  UART_RX_dut/U69/Y (OR3X1M)                              0.32      57.26 f
  UART_RX_dut/U62/Y (CLKINVX1M)                           0.08      57.34 r
  UART_RX_dut/U47/Y (NOR2BXLM)                            0.45      57.79 r
  UART_RX_dut/U57/Y (AO22XLM)                             0.22      58.02 r
  UART_RX_dut/out_next_reg[1]/D (DFFRQX1M)                0.00      58.02 r
  data arrival time                                                 58.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/out_next_reg[1]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -58.02
  --------------------------------------------------------------------------
  slack (MET)                                                      212.75


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/deser_dut/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U3/Y (NAND2XLM)                  0.16      55.10 f
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.27      55.36 r
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.15      55.51 f
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.17      55.68 r
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.68 r
  UART_RX_dut/deser_dut/sampled_bit (deserializer)        0.00      55.68 r
  UART_RX_dut/deser_dut/U10/Y (CLKINVX1M)                 0.17      55.85 f
  UART_RX_dut/deser_dut/U35/Y (OAI21XLM)                  0.21      56.06 r
  UART_RX_dut/deser_dut/P_DATA_reg[6]/D (DFFRQX1M)        0.00      56.06 r
  data arrival time                                                 56.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/deser_dut/P_DATA_reg[6]/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -56.06
  --------------------------------------------------------------------------
  slack (MET)                                                      214.68


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/deser_dut/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U3/Y (NAND2XLM)                  0.16      55.10 f
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.27      55.36 r
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.15      55.51 f
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.17      55.68 r
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.68 r
  UART_RX_dut/deser_dut/sampled_bit (deserializer)        0.00      55.68 r
  UART_RX_dut/deser_dut/U10/Y (CLKINVX1M)                 0.17      55.85 f
  UART_RX_dut/deser_dut/U22/Y (OAI21XLM)                  0.21      56.06 r
  UART_RX_dut/deser_dut/P_DATA_reg[2]/D (DFFRQX1M)        0.00      56.06 r
  data arrival time                                                 56.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/deser_dut/P_DATA_reg[2]/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -56.06
  --------------------------------------------------------------------------
  slack (MET)                                                      214.68


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/deser_dut/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U3/Y (NAND2XLM)                  0.16      55.10 f
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.27      55.36 r
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.15      55.51 f
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.17      55.68 r
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.68 r
  UART_RX_dut/deser_dut/sampled_bit (deserializer)        0.00      55.68 r
  UART_RX_dut/deser_dut/U10/Y (CLKINVX1M)                 0.17      55.85 f
  UART_RX_dut/deser_dut/U28/Y (OAI21XLM)                  0.21      56.06 r
  UART_RX_dut/deser_dut/P_DATA_reg[4]/D (DFFRQX1M)        0.00      56.06 r
  data arrival time                                                 56.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/deser_dut/P_DATA_reg[4]/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -56.06
  --------------------------------------------------------------------------
  slack (MET)                                                      214.69


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/deser_dut/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U3/Y (NAND2XLM)                  0.16      55.10 f
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.27      55.36 r
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.15      55.51 f
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.17      55.68 r
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.68 r
  UART_RX_dut/deser_dut/sampled_bit (deserializer)        0.00      55.68 r
  UART_RX_dut/deser_dut/U10/Y (CLKINVX1M)                 0.17      55.85 f
  UART_RX_dut/deser_dut/U12/Y (OAI21XLM)                  0.21      56.06 r
  UART_RX_dut/deser_dut/P_DATA_reg[0]/D (DFFRQX1M)        0.00      56.06 r
  data arrival time                                                 56.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/deser_dut/P_DATA_reg[0]/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -56.06
  --------------------------------------------------------------------------
  slack (MET)                                                      214.69


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/deser_dut/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U3/Y (NAND2XLM)                  0.16      55.10 f
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.27      55.36 r
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.15      55.51 f
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.17      55.68 r
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.68 r
  UART_RX_dut/deser_dut/sampled_bit (deserializer)        0.00      55.68 r
  UART_RX_dut/deser_dut/U10/Y (CLKINVX1M)                 0.17      55.85 f
  UART_RX_dut/deser_dut/U38/Y (OAI21XLM)                  0.21      56.06 r
  UART_RX_dut/deser_dut/P_DATA_reg[7]/D (DFFRQX1M)        0.00      56.06 r
  data arrival time                                                 56.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/deser_dut/P_DATA_reg[7]/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -56.06
  --------------------------------------------------------------------------
  slack (MET)                                                      214.69


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/deser_dut/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U3/Y (NAND2XLM)                  0.16      55.10 f
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.27      55.36 r
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.15      55.51 f
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.17      55.68 r
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.68 r
  UART_RX_dut/deser_dut/sampled_bit (deserializer)        0.00      55.68 r
  UART_RX_dut/deser_dut/U10/Y (CLKINVX1M)                 0.17      55.85 f
  UART_RX_dut/deser_dut/U32/Y (OAI21XLM)                  0.21      56.06 r
  UART_RX_dut/deser_dut/P_DATA_reg[5]/D (DFFRQX1M)        0.00      56.06 r
  data arrival time                                                 56.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/deser_dut/P_DATA_reg[5]/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -56.06
  --------------------------------------------------------------------------
  slack (MET)                                                      214.69


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/deser_dut/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U3/Y (NAND2XLM)                  0.16      55.10 f
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.27      55.36 r
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.15      55.51 f
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.17      55.68 r
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.68 r
  UART_RX_dut/deser_dut/sampled_bit (deserializer)        0.00      55.68 r
  UART_RX_dut/deser_dut/U10/Y (CLKINVX1M)                 0.17      55.85 f
  UART_RX_dut/deser_dut/U25/Y (OAI21XLM)                  0.21      56.06 r
  UART_RX_dut/deser_dut/P_DATA_reg[3]/D (DFFRQX1M)        0.00      56.06 r
  data arrival time                                                 56.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/deser_dut/P_DATA_reg[3]/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -56.06
  --------------------------------------------------------------------------
  slack (MET)                                                      214.69


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/deser_dut/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U3/Y (NAND2XLM)                  0.16      55.10 f
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.27      55.36 r
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.15      55.51 f
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.17      55.68 r
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.68 r
  UART_RX_dut/deser_dut/sampled_bit (deserializer)        0.00      55.68 r
  UART_RX_dut/deser_dut/U10/Y (CLKINVX1M)                 0.17      55.85 f
  UART_RX_dut/deser_dut/U19/Y (OAI21XLM)                  0.21      56.06 r
  UART_RX_dut/deser_dut/P_DATA_reg[1]/D (DFFRQX1M)        0.00      56.06 r
  data arrival time                                                 56.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/deser_dut/P_DATA_reg[1]/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -56.06
  --------------------------------------------------------------------------
  slack (MET)                                                      214.69


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/srt_dut/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/srt_dut/sampled_bit (Start_Check)           0.00      55.82 f
  UART_RX_dut/srt_dut/U2/Y (AO2B2XLM)                     0.41      56.23 f
  UART_RX_dut/srt_dut/strt_glitch_reg/D (DFFRQX1M)        0.00      56.23 f
  data arrival time                                                 56.23

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/srt_dut/strt_glitch_reg/CK (DFFRQX1M)       0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -56.23
  --------------------------------------------------------------------------
  slack (MET)                                                      214.73


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/stp_dut/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/dut_sample/data_samp_en (data_sampling_10)
                                                          0.00      54.93 r
  UART_RX_dut/dut_sample/U9/Y (NAND2XLM)                  0.14      55.07 f
  UART_RX_dut/dut_sample/U10/Y (OAI21XLM)                 0.20      55.27 r
  UART_RX_dut/dut_sample/U11/Y (OAI21XLM)                 0.16      55.43 f
  UART_RX_dut/dut_sample/U15/Y (OAI21XLM)                 0.21      55.64 r
  UART_RX_dut/dut_sample/U16/Y (OAI2BB1XLM)               0.18      55.82 f
  UART_RX_dut/dut_sample/sampled_bit (data_sampling_10)
                                                          0.00      55.82 f
  UART_RX_dut/stp_dut/sampled_bit (Stop_Check)            0.00      55.82 f
  UART_RX_dut/stp_dut/U3/Y (NOR2BXLM)                     0.16      55.97 r
  UART_RX_dut/stp_dut/stp_err_reg/D (DFFRQX1M)            0.00      55.97 r
  data arrival time                                                 55.97

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/stp_dut/stp_err_reg/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.33     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.97
  --------------------------------------------------------------------------
  slack (MET)                                                      214.79


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/edge_bit_dut/Bit_Counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/edge_bit_dut/enable (edge_bit_counter_10)
                                                          0.00      54.93 r
  UART_RX_dut/edge_bit_dut/U3/Y (NOR2BXLM)                0.34      55.27 r
  UART_RX_dut/edge_bit_dut/U16/Y (CLKINVX1M)              0.19      55.46 f
  UART_RX_dut/edge_bit_dut/U29/Y (OAI22XLM)               0.24      55.70 r
  UART_RX_dut/edge_bit_dut/Bit_Counter_reg[1]/D (DFFRQX1M)
                                                          0.00      55.70 r
  data arrival time                                                 55.70

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/edge_bit_dut/Bit_Counter_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                      215.03


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_dut/edge_bit_dut/Edge_Counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.02      54.27 f
  UART_RX_dut/RX_IN (UART_RX_10)                          0.00      54.27 f
  UART_RX_dut/U12/Y (OR4X1M)                              0.47      54.75 f
  UART_RX_dut/U44/Y (NAND2XLM)                            0.19      54.93 r
  UART_RX_dut/edge_bit_dut/enable (edge_bit_counter_10)
                                                          0.00      54.93 r
  UART_RX_dut/edge_bit_dut/U3/Y (NOR2BXLM)                0.34      55.27 r
  UART_RX_dut/edge_bit_dut/U16/Y (CLKINVX1M)              0.19      55.46 f
  UART_RX_dut/edge_bit_dut/U18/Y (AOI22XLM)               0.24      55.70 r
  UART_RX_dut/edge_bit_dut/Edge_Counter_reg[0]/D (DFFRQX1M)
                                                          0.00      55.70 r
  data arrival time                                                 55.70

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_dut/edge_bit_dut/Edge_Counter_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                      215.05


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/REMPTY (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8414.22 r
  ASYNC_FIFO_dut/U3/Y (CLKINVX1M)                         0.08    8414.30 f
  ASYNC_FIFO_dut/U5/Y (AND3XLM)                           0.21    8414.51 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/rclk_en (FIFO_MEMORY_00000008_00000010)
                                                          0.00    8414.51 f
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U67/Y (NOR2BXLM)         0.41    8414.92 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/U184/Y (OAI2BB2XLM)      0.27    8415.19 r
  ASYNC_FIFO_dut/FIFO_MEMORY_dut/rdata[3] (FIFO_MEMORY_00000008_00000010)
                                                          0.00    8415.19 r
  ASYNC_FIFO_dut/RD_DATA[3] (ASYNC_FIFO)                  0.00    8415.19 r
  UART_TX_dut/P_DATA[3] (UART_TX)                         0.00    8415.19 r
  UART_TX_dut/U41/Y (XOR2XLM)                             0.33    8415.52 r
  UART_TX_dut/U31/Y (XOR3XLM)                             0.28    8415.80 f
  UART_TX_dut/U32/Y (XOR3XLM)                             0.28    8416.08 f
  UART_TX_dut/U35/Y (OAI21XLM)                            0.20    8416.28 r
  UART_TX_dut/U9/Y (AOI21XLM)                             0.20    8416.48 f
  UART_TX_dut/U44/Y (OAI211X8M)                           1.69    8418.17 r
  UART_TX_dut/TX_OUT (UART_TX)                            0.00    8418.17 r
  TX_OUT (out)                                            0.00    8418.17 r
  data arrival time                                               8418.17

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  output external delay                                 -54.26    8627.01
  data required time                                              8627.01
  --------------------------------------------------------------------------
  data required time                                              8627.01
  data arrival time                                              -8418.17
  --------------------------------------------------------------------------
  slack (MET)                                                      208.84


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U27/Y (NOR2BXLM)
                                                          0.23    8414.45 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U30/Y (OAI2BB2XLM)
                                                          0.22    8414.66 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[1]/D (DFFRQX1M)
                                                          0.00    8414.66 r
  data arrival time                                               8414.66

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.34    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                              -8414.66
  --------------------------------------------------------------------------
  slack (MET)                                                      266.26


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U27/Y (NOR2BXLM)
                                                          0.23    8414.45 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U29/Y (OAI2BB2XLM)
                                                          0.22    8414.66 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]/D (DFFRQX1M)
                                                          0.00    8414.66 r
  data arrival time                                               8414.66

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.34    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                              -8414.66
  --------------------------------------------------------------------------
  slack (MET)                                                      266.26


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U27/Y (NOR2BXLM)
                                                          0.23    8414.45 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U28/Y (OAI2BB2XLM)
                                                          0.22    8414.66 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[3]/D (DFFRQX1M)
                                                          0.00    8414.66 r
  data arrival time                                               8414.66

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.34    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                              -8414.66
  --------------------------------------------------------------------------
  slack (MET)                                                      266.26


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_dut/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/REMPTY (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8414.22 r
  ASYNC_FIFO_dut/EMPTY (ASYNC_FIFO)                       0.00    8414.22 r
  UART_TX_dut/DATA_VALID (UART_TX)                        0.00    8414.22 r
  UART_TX_dut/U6/Y (NOR2XLM)                              0.18    8414.40 f
  UART_TX_dut/U18/Y (AOI221XLM)                           0.29    8414.69 r
  UART_TX_dut/U19/Y (OAI32XLM)                            0.16    8414.84 f
  UART_TX_dut/Counter_reg[2]/D (DFFRQX1M)                 0.00    8414.84 f
  data arrival time                                               8414.84

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX_dut/Counter_reg[2]/CK (DFFRQX1M)                0.00    8681.27 r
  library setup time                                     -0.15    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8414.84
  --------------------------------------------------------------------------
  slack (MET)                                                      266.28


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U27/Y (NOR2BXLM)
                                                          0.23    8414.45 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U32/Y (AOI2BB2XLM)
                                                          0.21    8414.65 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[0]/D (DFFRQX1M)
                                                          0.00    8414.65 r
  data arrival time                                               8414.65

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.34    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                              -8414.65
  --------------------------------------------------------------------------
  slack (MET)                                                      266.28


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_dut/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/REMPTY (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8414.22 r
  ASYNC_FIFO_dut/EMPTY (ASYNC_FIFO)                       0.00    8414.22 r
  UART_TX_dut/DATA_VALID (UART_TX)                        0.00    8414.22 r
  UART_TX_dut/U6/Y (NOR2XLM)                              0.18    8414.40 f
  UART_TX_dut/U24/Y (OAI211XLM)                           0.25    8414.65 r
  UART_TX_dut/U26/Y (OAI2B11XLM)                          0.17    8414.82 f
  UART_TX_dut/current_state_reg[1]/D (DFFRQX1M)           0.00    8414.82 f
  data arrival time                                               8414.82

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX_dut/current_state_reg[1]/CK (DFFRQX1M)          0.00    8681.27 r
  library setup time                                     -0.15    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                              -8414.82
  --------------------------------------------------------------------------
  slack (MET)                                                      266.30


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.25    8412.64 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.33    8412.97 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.32    8413.29 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.15    8413.44 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.10    8413.54 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.10    8413.64 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.11    8413.76 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.12    8413.88 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U27/Y (NOR2BXLM)
                                                          0.50    8414.38 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U31/Y (OAI2BB2XLM)
                                                          0.23    8414.61 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[4]/D (DFFRQX1M)
                                                          0.00    8414.61 r
  data arrival time                                               8414.61

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[4]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.34    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                              -8414.61
  --------------------------------------------------------------------------
  slack (MET)                                                      266.32


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_dut/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/REMPTY (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8414.22 r
  ASYNC_FIFO_dut/EMPTY (ASYNC_FIFO)                       0.00    8414.22 r
  UART_TX_dut/DATA_VALID (UART_TX)                        0.00    8414.22 r
  UART_TX_dut/U6/Y (NOR2XLM)                              0.18    8414.40 f
  UART_TX_dut/U20/Y (AO21XLM)                             0.31    8414.71 f
  UART_TX_dut/Counter_reg[0]/D (DFFRQX1M)                 0.00    8414.71 f
  data arrival time                                               8414.71

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX_dut/Counter_reg[0]/CK (DFFRQX1M)                0.00    8681.27 r
  library setup time                                     -0.14    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8414.71
  --------------------------------------------------------------------------
  slack (MET)                                                      266.43


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_dut/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.25    8412.64 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.33    8412.97 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.32    8413.29 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.15    8413.44 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.10    8413.54 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.10    8413.64 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.11    8413.76 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.12    8413.88 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/REMPTY (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8413.88 f
  ASYNC_FIFO_dut/EMPTY (ASYNC_FIFO)                       0.00    8413.88 f
  UART_TX_dut/DATA_VALID (UART_TX)                        0.00    8413.88 f
  UART_TX_dut/U6/Y (NOR2XLM)                              0.35    8414.23 r
  UART_TX_dut/U8/Y (NOR2XLM)                              0.09    8414.32 f
  UART_TX_dut/U17/Y (AOI22XLM)                            0.16    8414.49 r
  UART_TX_dut/Counter_reg[1]/D (DFFRQX1M)                 0.00    8414.49 r
  data arrival time                                               8414.49

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX_dut/Counter_reg[1]/CK (DFFRQX1M)                0.00    8681.27 r
  library setup time                                     -0.34    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                              -8414.49
  --------------------------------------------------------------------------
  slack (MET)                                                      266.44


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_dut/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/REMPTY (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8414.22 r
  ASYNC_FIFO_dut/EMPTY (ASYNC_FIFO)                       0.00    8414.22 r
  UART_TX_dut/DATA_VALID (UART_TX)                        0.00    8414.22 r
  UART_TX_dut/U6/Y (NOR2XLM)                              0.18    8414.40 f
  UART_TX_dut/U23/Y (AO21XLM)                             0.29    8414.69 f
  UART_TX_dut/current_state_reg[2]/D (DFFRQX1M)           0.00    8414.69 f
  data arrival time                                               8414.69

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX_dut/current_state_reg[2]/CK (DFFRQX1M)          0.00    8681.27 r
  library setup time                                     -0.14    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8414.69
  --------------------------------------------------------------------------
  slack (MET)                                                      266.44


  Startpoint: Rst_Sync_D2_dut/FF_Stage_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_dut/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.17    8410.17
  clock network delay (ideal)                             0.00    8410.17
  Rst_Sync_D2_dut/FF_Stage_reg[1]/CK (DFFRQX1M)           0.00    8410.17 r
  Rst_Sync_D2_dut/FF_Stage_reg[1]/Q (DFFRQX1M)            0.49    8410.67 f
  Rst_Sync_D2_dut/U4/Y (CLKAND2X6M)                       1.18    8411.85 f
  Rst_Sync_D2_dut/SYNC_RST (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/R_RST (ASYNC_FIFO)                       0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/RST_n (Bit_Sync_00000002_00000005_0)
                                                          0.00    8411.85 f
  ASYNC_FIFO_dut/sync_w2r/U5/Y (AND2X1M)                  0.54    8412.39 f
  ASYNC_FIFO_dut/sync_w2r/SYNC[2] (Bit_Sync_00000002_00000005_0)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Wptr[2] (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8412.39 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U15/Y (XNOR2XLM)
                                                          0.29    8412.68 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U16/Y (XOR2XLM)     0.29    8412.97 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U20/Y (XNOR2XLM)
                                                          0.29    8413.26 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U22/Y (AOI21XLM)
                                                          0.18    8413.44 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U43/Y (OAI21XLM)
                                                          0.12    8413.55 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U24/Y (AOI211XLM)
                                                          0.28    8413.83 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U25/Y (OAI21XLM)
                                                          0.15    8413.98 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U26/Y (AOI21XLM)
                                                          0.24    8414.22 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/REMPTY (fifo_rdptr_empty_00000008_00000010)
                                                          0.00    8414.22 r
  ASYNC_FIFO_dut/EMPTY (ASYNC_FIFO)                       0.00    8414.22 r
  UART_TX_dut/DATA_VALID (UART_TX)                        0.00    8414.22 r
  UART_TX_dut/U6/Y (NOR2XLM)                              0.18    8414.40 f
  UART_TX_dut/U28/Y (AOI31XLM)                            0.19    8414.59 r
  UART_TX_dut/U40/Y (NAND2XLM)                            0.10    8414.68 f
  UART_TX_dut/current_state_reg[0]/D (DFFRQX1M)           0.00    8414.68 f
  data arrival time                                               8414.68

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX_dut/current_state_reg[0]/CK (DFFRQX1M)          0.00    8681.27 r
  library setup time                                     -0.14    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8414.68
  --------------------------------------------------------------------------
  slack (MET)                                                      266.45


  Startpoint: UART_TX_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen_dut/out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_dut/current_state_reg[2]/CK (DFFRQX1M)          0.00       0.00 r
  UART_TX_dut/current_state_reg[2]/Q (DFFRQX1M)           0.45       0.45 r
  UART_TX_dut/U25/Y (CLKINVX1M)                           0.19       0.64 f
  UART_TX_dut/U29/Y (NAND2XLM)                            0.34       0.98 r
  UART_TX_dut/Busy (UART_TX)                              0.00       0.98 r
  pulse_gen_dut/in (PULSE_GENERATOR)                      0.00       0.98 r
  pulse_gen_dut/U3/Y (NOR2BXLM)                           0.19       1.17 r
  pulse_gen_dut/out_reg/D (DFFRQX1M)                      0.00       1.17 r
  data arrival time                                                  1.17

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  pulse_gen_dut/out_reg/CK (DFFRQX1M)                     0.00    8681.27 r
  library setup time                                     -0.33    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.77


  Startpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11/Y (CLKINVX1M)
                                                          0.13       0.60 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U33/Y (AOI221XLM)
                                                          0.39       0.99 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U34/Y (AO21XLM)     0.16       1.16 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/D (DFFRQX1M)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.79


  Startpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[2]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U11/Y (CLKINVX1M)
                                                          0.13       0.60 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U39/Y (AOI221XLM)
                                                          0.39       0.99 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U40/Y (AO21XLM)     0.16       1.16 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/D (DFFRQX1M)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.79


  Startpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[1]/Q (DFFRQX1M)
                                                          0.46       0.46 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U12/Y (CLKINVX1M)
                                                          0.14       0.60 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U18/Y (AOI22XLM)
                                                          0.27       0.87 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U41/Y (AO22XLM)     0.21       1.08 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/D (DFFRQX1M)
                                                          0.00       1.08 r
  data arrival time                                                  1.08

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.87


  Startpoint: UART_TX_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen_dut/Q_in_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_dut/current_state_reg[2]/CK (DFFRQX1M)          0.00       0.00 r
  UART_TX_dut/current_state_reg[2]/Q (DFFRQX1M)           0.45       0.45 r
  UART_TX_dut/U25/Y (CLKINVX1M)                           0.19       0.64 f
  UART_TX_dut/U29/Y (NAND2XLM)                            0.34       0.98 r
  UART_TX_dut/Busy (UART_TX)                              0.00       0.98 r
  pulse_gen_dut/in (PULSE_GENERATOR)                      0.00       0.98 r
  pulse_gen_dut/Q_in_reg/D (DFFRQX1M)                     0.00       0.98 r
  data arrival time                                                  0.98

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  pulse_gen_dut/Q_in_reg/CK (DFFRQX1M)                    0.00    8681.27 r
  library setup time                                     -0.38    8680.89
  data required time                                              8680.89
  --------------------------------------------------------------------------
  data required time                                              8680.89
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.92


  Startpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[3]/Q (DFFRQX1M)
                                                          0.42       0.42 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U5/Y (CLKINVX1M)
                                                          0.16       0.58 f
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U19/Y (NOR2XLM)     0.16       0.74 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/U23/Y (AO21XLM)     0.14       0.87 r
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/D (DFFRQX1M)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.07


  Startpoint: ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[0][1]/Q (DFFRQX1M)
                                                          0.40       0.40 r
  ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[1][1]/D (DFFRQX1M)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[1][1]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.55


  Startpoint: ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[1][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[0][0]/Q (DFFRQX1M)
                                                          0.40       0.40 r
  ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[1][0]/D (DFFRQX1M)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                             8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  ASYNC_FIFO_dut/sync_w2r/FF_Stage_reg[1][0]/CK (DFFRQX1M)
                                                          0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.55


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_3_reg[9]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U4/Y (AOI21XLM)                          0.22       2.61 r
  CLK_DIV_TX_dut/U156/Y (OAI21XLM)                        0.15       2.76 f
  CLK_DIV_TX_dut/U157/Y (AOI32XLM)                        0.19       2.95 r
  CLK_DIV_TX_dut/U158/Y (OAI31XLM)                        0.13       3.09 f
  CLK_DIV_TX_dut/Counter_3_reg[9]/D (DFFRQX1M)            0.00       3.09 f
  data arrival time                                                  3.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_3_reg[9]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.14     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                      267.87


  Startpoint: CLK_DIV_TX_dut/Counter_3_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_1_reg[9]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_3_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_3_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U16/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U17/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U21/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U22/Y (NAND3XLM)                         0.31       1.55 r
  CLK_DIV_TX_dut/U59/Y (CLKINVX1M)                        0.24       1.78 f
  CLK_DIV_TX_dut/U60/Y (NOR2XLM)                          0.33       2.11 r
  CLK_DIV_TX_dut/U106/Y (CLKINVX1M)                       0.24       2.35 f
  CLK_DIV_TX_dut/U139/Y (AOI21XLM)                        0.22       2.57 r
  CLK_DIV_TX_dut/U166/Y (OAI21XLM)                        0.15       2.73 f
  CLK_DIV_TX_dut/U167/Y (AOI32XLM)                        0.19       2.91 r
  CLK_DIV_TX_dut/U168/Y (OAI31XLM)                        0.13       3.05 f
  CLK_DIV_TX_dut/Counter_1_reg[9]/D (DFFRQX1M)            0.00       3.05 f
  data arrival time                                                  3.05

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_1_reg[9]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.14     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      267.90


  Startpoint: CLK_DIV_TX_dut/Counter_3_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_2_reg[9]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_3_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_3_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U16/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U17/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U21/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U22/Y (NAND3XLM)                         0.31       1.55 r
  CLK_DIV_TX_dut/U59/Y (CLKINVX1M)                        0.24       1.78 f
  CLK_DIV_TX_dut/U60/Y (NOR2XLM)                          0.33       2.11 r
  CLK_DIV_TX_dut/U106/Y (CLKINVX1M)                       0.24       2.35 f
  CLK_DIV_TX_dut/U134/Y (AOI21XLM)                        0.22       2.57 r
  CLK_DIV_TX_dut/U170/Y (OAI21XLM)                        0.15       2.73 f
  CLK_DIV_TX_dut/U171/Y (AOI32XLM)                        0.18       2.91 r
  CLK_DIV_TX_dut/U12/Y (OAI31XLM)                         0.13       3.05 f
  CLK_DIV_TX_dut/Counter_2_reg[9]/D (DFFRQX1M)            0.00       3.05 f
  data arrival time                                                  3.05

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_2_reg[9]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.14     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      267.90


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_4_reg[9]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U103/Y (AOI21XLM)                        0.22       2.61 r
  CLK_DIV_TX_dut/U160/Y (OAI21XLM)                        0.15       2.76 f
  CLK_DIV_TX_dut/U161/Y (AOI21XLM)                        0.16       2.92 r
  CLK_DIV_TX_dut/U163/Y (OAI32XLM)                        0.12       3.04 f
  CLK_DIV_TX_dut/Counter_4_reg[9]/D (DFFRQX1M)            0.00       3.04 f
  data arrival time                                                  3.04

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_4_reg[9]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      267.91


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_3_reg[8]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U4/Y (AOI21XLM)                          0.22       2.61 r
  CLK_DIV_TX_dut/U156/Y (OAI21XLM)                        0.15       2.76 f
  CLK_DIV_TX_dut/U181/Y (AOI2BB2XLM)                      0.24       3.01 f
  CLK_DIV_TX_dut/Counter_3_reg[8]/D (DFFRQX1M)            0.00       3.01 f
  data arrival time                                                  3.01

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_3_reg[8]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                      267.95


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_4_reg[8]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U103/Y (AOI21XLM)                        0.22       2.61 r
  CLK_DIV_TX_dut/U160/Y (OAI21XLM)                        0.15       2.76 f
  CLK_DIV_TX_dut/U175/Y (AOI2BB2XLM)                      0.24       3.01 f
  CLK_DIV_TX_dut/Counter_4_reg[8]/D (DFFRQX1M)            0.00       3.01 f
  data arrival time                                                  3.01

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_4_reg[8]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                      267.95


  Startpoint: CLK_DIV_TX_dut/Counter_3_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_1_reg[8]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_3_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_3_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U16/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U17/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U21/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U22/Y (NAND3XLM)                         0.31       1.55 r
  CLK_DIV_TX_dut/U59/Y (CLKINVX1M)                        0.24       1.78 f
  CLK_DIV_TX_dut/U60/Y (NOR2XLM)                          0.33       2.11 r
  CLK_DIV_TX_dut/U106/Y (CLKINVX1M)                       0.24       2.35 f
  CLK_DIV_TX_dut/U139/Y (AOI21XLM)                        0.22       2.57 r
  CLK_DIV_TX_dut/U166/Y (OAI21XLM)                        0.15       2.73 f
  CLK_DIV_TX_dut/U179/Y (AOI2BB2XLM)                      0.24       2.97 f
  CLK_DIV_TX_dut/Counter_1_reg[8]/D (DFFRQX1M)            0.00       2.97 f
  data arrival time                                                  2.97

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_1_reg[8]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.99


  Startpoint: CLK_DIV_TX_dut/Counter_3_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_2_reg[8]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_3_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_3_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U16/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U17/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U21/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U22/Y (NAND3XLM)                         0.31       1.55 r
  CLK_DIV_TX_dut/U59/Y (CLKINVX1M)                        0.24       1.78 f
  CLK_DIV_TX_dut/U60/Y (NOR2XLM)                          0.33       2.11 r
  CLK_DIV_TX_dut/U106/Y (CLKINVX1M)                       0.24       2.35 f
  CLK_DIV_TX_dut/U134/Y (AOI21XLM)                        0.22       2.57 r
  CLK_DIV_TX_dut/U170/Y (OAI21XLM)                        0.15       2.73 f
  CLK_DIV_TX_dut/U177/Y (AOI2BB2XLM)                      0.24       2.97 f
  CLK_DIV_TX_dut/Counter_2_reg[8]/D (DFFRQX1M)            0.00       2.97 f
  data arrival time                                                  2.97

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_2_reg[8]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.99


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_4_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U94/Y (AOI21XLM)                         0.22       2.61 r
  CLK_DIV_TX_dut/U118/Y (OA21XLM)                         0.17       2.78 r
  CLK_DIV_TX_dut/U119/Y (OAI32XLM)                        0.10       2.88 f
  CLK_DIV_TX_dut/Counter_4_reg[6]/D (DFFRQX1M)            0.00       2.88 f
  data arrival time                                                  2.88

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_4_reg[6]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.07


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_3_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U112/Y (AOI221XLM)                       0.29       2.68 r
  CLK_DIV_TX_dut/U114/Y (OAI32XLM)                        0.16       2.84 f
  CLK_DIV_TX_dut/Counter_3_reg[4]/D (DFFRQX1M)            0.00       2.84 f
  data arrival time                                                  2.84

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_3_reg[4]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.11


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_3_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U116/Y (AOI221XLM)                       0.29       2.68 r
  CLK_DIV_TX_dut/U117/Y (OAI32XLM)                        0.16       2.84 f
  CLK_DIV_TX_dut/Counter_3_reg[6]/D (DFFRQX1M)            0.00       2.84 f
  data arrival time                                                  2.84

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_3_reg[6]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.11


  Startpoint: CLK_DIV_TX_dut/Counter_3_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_2_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_3_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_3_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U16/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U17/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U21/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U22/Y (NAND3XLM)                         0.31       1.55 r
  CLK_DIV_TX_dut/U59/Y (CLKINVX1M)                        0.24       1.78 f
  CLK_DIV_TX_dut/U60/Y (NOR2XLM)                          0.33       2.11 r
  CLK_DIV_TX_dut/U106/Y (CLKINVX1M)                       0.24       2.35 f
  CLK_DIV_TX_dut/U124/Y (AOI21XLM)                        0.22       2.57 r
  CLK_DIV_TX_dut/U152/Y (OA21XLM)                         0.17       2.75 r
  CLK_DIV_TX_dut/U153/Y (OAI32XLM)                        0.10       2.84 f
  CLK_DIV_TX_dut/Counter_2_reg[6]/D (DFFRQX1M)            0.00       2.84 f
  data arrival time                                                  2.84

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_2_reg[6]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.11


  Startpoint: CLK_DIV_TX_dut/Counter_3_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_1_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_3_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_3_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U16/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U17/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U21/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U22/Y (NAND3XLM)                         0.31       1.55 r
  CLK_DIV_TX_dut/U59/Y (CLKINVX1M)                        0.24       1.78 f
  CLK_DIV_TX_dut/U60/Y (NOR2XLM)                          0.33       2.11 r
  CLK_DIV_TX_dut/U106/Y (CLKINVX1M)                       0.24       2.35 f
  CLK_DIV_TX_dut/U149/Y (AOI221XLM)                       0.29       2.65 r
  CLK_DIV_TX_dut/U151/Y (OAI32XLM)                        0.16       2.80 f
  CLK_DIV_TX_dut/Counter_1_reg[4]/D (DFFRQX1M)            0.00       2.80 f
  data arrival time                                                  2.80

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_1_reg[4]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_TX_dut/Counter_3_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_1_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_3_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_3_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U16/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U17/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U21/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U22/Y (NAND3XLM)                         0.31       1.55 r
  CLK_DIV_TX_dut/U59/Y (CLKINVX1M)                        0.24       1.78 f
  CLK_DIV_TX_dut/U60/Y (NOR2XLM)                          0.33       2.11 r
  CLK_DIV_TX_dut/U106/Y (CLKINVX1M)                       0.24       2.35 f
  CLK_DIV_TX_dut/U145/Y (AOI221XLM)                       0.29       2.65 r
  CLK_DIV_TX_dut/U146/Y (OAI32XLM)                        0.16       2.80 f
  CLK_DIV_TX_dut/Counter_1_reg[6]/D (DFFRQX1M)            0.00       2.80 f
  data arrival time                                                  2.80

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_1_reg[6]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: CLK_DIV_TX_dut/Counter_3_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_2_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_3_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_3_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U16/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U17/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U21/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U22/Y (NAND3XLM)                         0.31       1.55 r
  CLK_DIV_TX_dut/U59/Y (CLKINVX1M)                        0.24       1.78 f
  CLK_DIV_TX_dut/U60/Y (NOR2XLM)                          0.33       2.11 r
  CLK_DIV_TX_dut/U106/Y (CLKINVX1M)                       0.24       2.35 f
  CLK_DIV_TX_dut/U127/Y (AOI21XLM)                        0.23       2.58 r
  CLK_DIV_TX_dut/U143/Y (AOI32XLM)                        0.20       2.78 f
  CLK_DIV_TX_dut/Counter_2_reg[4]/D (DFFRQX1M)            0.00       2.78 f
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_2_reg[4]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.16     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_3_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U4/Y (AOI21XLM)                          0.22       2.61 r
  CLK_DIV_TX_dut/U99/Y (OAI32XLM)                         0.13       2.74 f
  CLK_DIV_TX_dut/Counter_3_reg[7]/D (DFFRQX1M)            0.00       2.74 f
  data arrival time                                                  2.74

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_3_reg[7]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      268.21


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_4_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U103/Y (AOI21XLM)                        0.22       2.61 r
  CLK_DIV_TX_dut/U104/Y (OAI32XLM)                        0.13       2.74 f
  CLK_DIV_TX_dut/Counter_4_reg[7]/D (DFFRQX1M)            0.00       2.74 f
  data arrival time                                                  2.74

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_4_reg[7]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      268.21


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_4_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U94/Y (AOI21XLM)                         0.22       2.61 r
  CLK_DIV_TX_dut/U95/Y (OAI32XLM)                         0.13       2.74 f
  CLK_DIV_TX_dut/Counter_4_reg[5]/D (DFFRQX1M)            0.00       2.74 f
  data arrival time                                                  2.74

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_4_reg[5]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      268.21


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_3_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U3/Y (CLKINVX1M)                         0.24       2.39 f
  CLK_DIV_TX_dut/U90/Y (AOI31XLM)                         0.20       2.59 r
  CLK_DIV_TX_dut/U91/Y (OAI32XLM)                         0.13       2.71 f
  CLK_DIV_TX_dut/Counter_3_reg[3]/D (DFFRQX1M)            0.00       2.71 f
  data arrival time                                                  2.71

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_3_reg[3]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: CLK_DIV_TX_dut/Counter_1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_dut/Counter_4_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_dut/Counter_1_reg[0]/CK (DFFRQX1M)           0.00       0.00 r
  CLK_DIV_TX_dut/Counter_1_reg[0]/Q (DFFRQX1M)            0.47       0.47 r
  CLK_DIV_TX_dut/U30/Y (NAND3XLM)                         0.22       0.69 f
  CLK_DIV_TX_dut/U32/Y (NOR2XLM)                          0.30       1.00 r
  CLK_DIV_TX_dut/U36/Y (NAND4XLM)                         0.24       1.23 f
  CLK_DIV_TX_dut/U37/Y (NAND3XLM)                         0.31       1.54 r
  CLK_DIV_TX_dut/U8/Y (CLKINVX1M)                         0.24       1.78 f
  CLK_DIV_TX_dut/U38/Y (NOR2XLM)                          0.37       2.15 r
  CLK_DIV_TX_dut/U57/Y (OAI21XLM)                         0.19       2.34 f
  CLK_DIV_TX_dut/U58/Y (AO22XLM)                          0.38       2.72 f
  CLK_DIV_TX_dut/Counter_4_reg[3]/D (DFFRQX1M)            0.00       2.72 f
  data arrival time                                                  2.72

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX_dut/Counter_4_reg[3]/CK (DFFRQX1M)           0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


1
