library ieee;
use ieee.std_logic_1164.all;

entity Test_Bench is
end entity;

architecture tb of Test_Bench is
signal clk,RST,Q,Q1: std_logic;
begin
uut: entity work.freq_div_4096 port map(clk,RST,Q,Q1);
RST<='0','1' after 1 ns;
clk<='0'
for i in 1 to 5000 loop
if i%2=0 then clk<='1' after 10*i ns;
else clk<='0' after 10*i ns; 
end if;
end architecture;
