// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "06/11/2024 19:48:13"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          csr_test
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module csr_test_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk_in;
reg [31:0] d;
reg en_wr;
reg nreset_in;
reg [1:0] wr_mode;
// wires                                               
wire carry_out;
wire [31:0] cycle_out;
wire [31:0] cycleH_out;
wire [31:0] qo;

// assign statements (if any)                          
csr_test i1 (
// port map - connection between master ports and signals/registers   
	.carry_out(carry_out),
	.clk_in(clk_in),
	.cycle_out(cycle_out),
	.cycleH_out(cycleH_out),
	.d(d),
	.en_wr(en_wr),
	.nreset_in(nreset_in),
	.qo(qo),
	.wr_mode(wr_mode)
);
initial 
begin 
#1000000 $finish;
end 

// clk_in
always
begin
	clk_in = 1'b0;
	clk_in = #5000 1'b1;
	#5000;
end 

// nreset_in
initial
begin
	nreset_in = 1'b0;
	nreset_in = #30000 1'b1;
end 

// en_wr
initial
begin
	en_wr = 1'b0;
	en_wr = #60000 1'b1;
	en_wr = #570000 1'b0;
	en_wr = #200000 1'b1;
end 
// wr_mode[ 1 ]
initial
begin
	wr_mode[1] = 1'b0;
	wr_mode[1] = #120000 1'b1;
end 
// wr_mode[ 0 ]
initial
begin
	wr_mode[0] = 1'b1;
	wr_mode[0] = #240000 1'b0;
	wr_mode[0] = #490000 1'b1;
end 
// d[ 31 ]
initial
begin
	d[31] = 1'b1;
	d[31] = #120000 1'b0;
end 
// d[ 30 ]
initial
begin
	d[30] = 1'b1;
	d[30] = #120000 1'b0;
end 
// d[ 29 ]
initial
begin
	d[29] = 1'b1;
	d[29] = #120000 1'b0;
end 
// d[ 28 ]
initial
begin
	d[28] = 1'b1;
	d[28] = #120000 1'b0;
	d[28] = #120000 1'b1;
end 
// d[ 27 ]
initial
begin
	d[27] = 1'b1;
	d[27] = #240000 1'b0;
end 
// d[ 26 ]
initial
begin
	d[26] = 1'b1;
	d[26] = #240000 1'b0;
end 
// d[ 25 ]
initial
begin
	d[25] = 1'b1;
end 
// d[ 24 ]
initial
begin
	d[24] = 1'b1;
	d[24] = #240000 1'b0;
end 
// d[ 23 ]
initial
begin
	d[23] = 1'b1;
	d[23] = #120000 1'b0;
end 
// d[ 22 ]
initial
begin
	d[22] = 1'b1;
	d[22] = #120000 1'b0;
end 
// d[ 21 ]
initial
begin
	d[21] = 1'b1;
	d[21] = #120000 1'b0;
	d[21] = #120000 1'b1;
end 
// d[ 20 ]
initial
begin
	d[20] = 1'b1;
	d[20] = #120000 1'b0;
	d[20] = #120000 1'b1;
end 
// d[ 19 ]
initial
begin
	d[19] = 1'b1;
	d[19] = #240000 1'b0;
end 
// d[ 18 ]
initial
begin
	d[18] = 1'b1;
end 
// d[ 17 ]
initial
begin
	d[17] = 1'b1;
	d[17] = #240000 1'b0;
end 
// d[ 16 ]
initial
begin
	d[16] = 1'b1;
	d[16] = #240000 1'b0;
end 
// d[ 15 ]
initial
begin
	d[15] = 1'b1;
	d[15] = #120000 1'b0;
end 
// d[ 14 ]
initial
begin
	d[14] = 1'b1;
	d[14] = #120000 1'b0;
	d[14] = #120000 1'b1;
end 
// d[ 13 ]
initial
begin
	d[13] = 1'b1;
	d[13] = #120000 1'b0;
end 
// d[ 12 ]
initial
begin
	d[12] = 1'b1;
	d[12] = #120000 1'b0;
	d[12] = #120000 1'b1;
end 
// d[ 11 ]
initial
begin
	d[11] = 1'b1;
	d[11] = #240000 1'b0;
end 
// d[ 10 ]
initial
begin
	d[10] = 1'b1;
end 
// d[ 9 ]
initial
begin
	d[9] = 1'b1;
end 
// d[ 8 ]
initial
begin
	d[8] = 1'b1;
	d[8] = #240000 1'b0;
end 
// d[ 7 ]
initial
begin
	d[7] = 1'b1;
	d[7] = #120000 1'b0;
end 
// d[ 6 ]
initial
begin
	d[6] = 1'b1;
	d[6] = #120000 1'b0;
	d[6] = #120000 1'b1;
end 
// d[ 5 ]
initial
begin
	d[5] = 1'b1;
	d[5] = #120000 1'b0;
	d[5] = #120000 1'b1;
end 
// d[ 4 ]
initial
begin
	d[4] = 1'b1;
	d[4] = #120000 1'b0;
	d[4] = #120000 1'b1;
end 
// d[ 3 ]
initial
begin
	d[3] = 1'b1;
end 
// d[ 2 ]
initial
begin
	d[2] = 1'b1;
	d[2] = #240000 1'b0;
end 
// d[ 1 ]
initial
begin
	d[1] = 1'b1;
	d[1] = #240000 1'b0;
end 
// d[ 0 ]
initial
begin
	d[0] = 1'b1;
	d[0] = #240000 1'b0;
end 
endmodule

