|pexaria
clk => pexaria_e:pexaria1.clk_200m_i
io1 <= pexaria_e:pexaria1.clk_10m_o
io2 => pexaria_e:pexaria1.clk_100k_i
io3 <= pexaria_e:pexaria1.fake_pps_o
TTLEN1 <= <GND>
TTLEN2 <= <VCC>
TTLEN3 <= <GND>
TTLTERM1 <= <GND>
TTLTERM2 <= <VCC>
TTLTERM3 <= <GND>
LED1 <= LED1.DB_MAX_OUTPUT_PORT_TYPE
LED2 <= pexaria_e:pexaria1.aligned_o
LED3 <= LED3.DB_MAX_OUTPUT_PORT_TYPE
LED4 <= LED4.DB_MAX_OUTPUT_PORT_TYPE
LED5 <= <GND>
LED6 <= LED6.DB_MAX_OUTPUT_PORT_TYPE
LED7 <= LED7.DB_MAX_OUTPUT_PORT_TYPE
button => pexaria_e:pexaria1.button_i
usb_rstn_o <= ez_usb:usb.rstn_o
usb_ebcyc_i => ez_usb:usb.ebcyc_i
usb_speed_i => ez_usb:usb.speed_i
usb_shift_i => ez_usb:usb.shift_i
usb_readyn_io <> usb_readyn_io
usb_fifoadr_o[0] <= ez_usb:usb.fifoadr_o[0]
usb_fifoadr_o[1] <= ez_usb:usb.fifoadr_o[1]
usb_sloen_o <= ez_usb:usb.sloen_o
usb_fulln_i => ez_usb:usb.fulln_i
usb_emptyn_i => ez_usb:usb.emptyn_i
usb_slrdn_o <= ez_usb:usb.slrdn_o
usb_slwrn_o <= ez_usb:usb.slwrn_o
usb_pktendn_o <= ez_usb:usb.pktendn_o
usb_fd_io[0] <> usb_fd_io[0]
usb_fd_io[1] <> usb_fd_io[1]
usb_fd_io[2] <> usb_fd_io[2]
usb_fd_io[3] <> usb_fd_io[3]
usb_fd_io[4] <> usb_fd_io[4]
usb_fd_io[5] <> usb_fd_io[5]
usb_fd_io[6] <> usb_fd_io[6]
usb_fd_io[7] <> usb_fd_io[7]
core_clk_125m_local_i => sys_pll5:sys_inst.refclk
core_clk_125m_local_i => altera_reset:reset.clk_free_i


|pexaria|pexaria_e:pexaria1
clk_200m_i => counterror[0].CLK
clk_200m_i => counterror[1].CLK
clk_200m_i => counterror[2].CLK
clk_200m_i => counterror[3].CLK
clk_200m_i => counterror[4].CLK
clk_200m_i => counterror[5].CLK
clk_200m_i => counterror[6].CLK
clk_200m_i => clr_i[0].CLK
clk_200m_i => clr_i[1].CLK
clk_200m_i => clr_i[2].CLK
clk_200m_i => r_button[0].CLK
clk_200m_i => r_button[1].CLK
clk_200m_i => r_button[2].CLK
clk_200m_i => r_pps.CLK
clk_200m_i => r_count_pps[0].CLK
clk_200m_i => r_count_pps[1].CLK
clk_200m_i => r_count_pps[2].CLK
clk_200m_i => r_count_pps[3].CLK
clk_200m_i => r_count_pps[4].CLK
clk_200m_i => r_count_pps[5].CLK
clk_200m_i => r_count_pps[6].CLK
clk_200m_i => r_count_pps[7].CLK
clk_200m_i => r_count_pps[8].CLK
clk_200m_i => r_count_pps[9].CLK
clk_200m_i => r_count_pps[10].CLK
clk_200m_i => r_count_pps[11].CLK
clk_200m_i => r_count_pps[12].CLK
clk_200m_i => r_count_pps[13].CLK
clk_200m_i => r_count_pps[14].CLK
clk_200m_i => r_count_pps[15].CLK
clk_200m_i => r_count_pps[16].CLK
clk_200m_i => r_count_pps[17].CLK
clk_200m_i => r_count_pps[18].CLK
clk_200m_i => r_count_pps[19].CLK
clk_200m_i => r_count_pps[20].CLK
clk_200m_i => r_count_pps[21].CLK
clk_200m_i => r_count_pps[22].CLK
clk_200m_i => r_count_pps[23].CLK
clk_200m_i => r_last_100k.CLK
clk_200m_i => r_count_10m[0].CLK
clk_200m_i => r_count_10m[1].CLK
clk_200m_i => r_count_10m[2].CLK
clk_200m_i => r_count_10m[3].CLK
clk_200m_i => r_count_10m[4].CLK
clk_200m_i => r_count_10m[5].CLK
clk_200m_i => r_count_10m[6].CLK
clk_200m_i => r_10m.CLK
clk_sys_i => r_clr[0].CLK
clk_sys_i => r_dato[0].CLK
clk_sys_i => r_dato[1].CLK
clk_sys_i => r_dato[2].CLK
clk_sys_i => r_dato[3].CLK
clk_sys_i => r_dato[4].CLK
clk_sys_i => r_dato[5].CLK
clk_sys_i => r_dato[6].CLK
clk_sys_i => r_dato[7].CLK
clk_sys_i => r_dato[8].CLK
clk_sys_i => r_dato[9].CLK
clk_sys_i => r_dato[10].CLK
clk_sys_i => r_dato[11].CLK
clk_sys_i => r_dato[12].CLK
clk_sys_i => r_dato[13].CLK
clk_sys_i => r_dato[14].CLK
clk_sys_i => r_dato[15].CLK
clk_sys_i => r_dato[16].CLK
clk_sys_i => r_dato[17].CLK
clk_sys_i => r_dato[18].CLK
clk_sys_i => r_dato[19].CLK
clk_sys_i => r_dato[20].CLK
clk_sys_i => r_dato[21].CLK
clk_sys_i => r_dato[22].CLK
clk_sys_i => r_dato[23].CLK
clk_sys_i => r_dato[24].CLK
clk_sys_i => r_dato[25].CLK
clk_sys_i => r_dato[26].CLK
clk_sys_i => r_dato[27].CLK
clk_sys_i => r_dato[28].CLK
clk_sys_i => r_dato[29].CLK
clk_sys_i => r_dato[30].CLK
clk_sys_i => r_dato[31].CLK
clk_sys_i => r_err.CLK
clk_sys_i => r_ack.CLK
clk_sys_i => r_echo[0].CLK
clk_sys_i => r_echo[1].CLK
clk_sys_i => r_echo[2].CLK
clk_sys_i => r_echo[3].CLK
clk_sys_i => r_echo[4].CLK
clk_sys_i => r_echo[5].CLK
clk_sys_i => r_echo[6].CLK
clk_sys_i => r_echo[7].CLK
clk_sys_i => r_echo[8].CLK
clk_sys_i => r_echo[9].CLK
clk_sys_i => r_echo[10].CLK
clk_sys_i => r_echo[11].CLK
clk_sys_i => r_echo[12].CLK
clk_sys_i => r_echo[13].CLK
clk_sys_i => r_echo[14].CLK
clk_sys_i => r_echo[15].CLK
clk_sys_i => r_echo[16].CLK
clk_sys_i => r_echo[17].CLK
clk_sys_i => r_echo[18].CLK
clk_sys_i => r_echo[19].CLK
clk_sys_i => r_echo[20].CLK
clk_sys_i => r_echo[21].CLK
clk_sys_i => r_echo[22].CLK
clk_sys_i => r_echo[23].CLK
clk_sys_i => r_echo[24].CLK
clk_sys_i => r_echo[25].CLK
clk_sys_i => r_echo[26].CLK
clk_sys_i => r_echo[27].CLK
clk_sys_i => r_echo[28].CLK
clk_sys_i => r_echo[29].CLK
clk_sys_i => r_echo[30].CLK
clk_sys_i => r_echo[31].CLK
rstn_sys_i => r_err.ACLR
rstn_sys_i => r_ack.ACLR
rstn_sys_i => r_echo[0].PRESET
rstn_sys_i => r_echo[1].PRESET
rstn_sys_i => r_echo[2].PRESET
rstn_sys_i => r_echo[3].PRESET
rstn_sys_i => r_echo[4].ACLR
rstn_sys_i => r_echo[5].PRESET
rstn_sys_i => r_echo[6].PRESET
rstn_sys_i => r_echo[7].PRESET
rstn_sys_i => r_echo[8].ACLR
rstn_sys_i => r_echo[9].PRESET
rstn_sys_i => r_echo[10].PRESET
rstn_sys_i => r_echo[11].PRESET
rstn_sys_i => r_echo[12].PRESET
rstn_sys_i => r_echo[13].PRESET
rstn_sys_i => r_echo[14].ACLR
rstn_sys_i => r_echo[15].PRESET
rstn_sys_i => r_echo[16].PRESET
rstn_sys_i => r_echo[17].ACLR
rstn_sys_i => r_echo[18].PRESET
rstn_sys_i => r_echo[19].PRESET
rstn_sys_i => r_echo[20].ACLR
rstn_sys_i => r_echo[21].PRESET
rstn_sys_i => r_echo[22].ACLR
rstn_sys_i => r_echo[23].PRESET
rstn_sys_i => r_echo[24].ACLR
rstn_sys_i => r_echo[25].PRESET
rstn_sys_i => r_echo[26].PRESET
rstn_sys_i => r_echo[27].PRESET
rstn_sys_i => r_echo[28].PRESET
rstn_sys_i => r_echo[29].ACLR
rstn_sys_i => r_echo[30].PRESET
rstn_sys_i => r_echo[31].PRESET
rstn_sys_i => r_dato[31].ENA
rstn_sys_i => r_dato[30].ENA
rstn_sys_i => r_dato[29].ENA
rstn_sys_i => r_dato[28].ENA
rstn_sys_i => r_dato[27].ENA
rstn_sys_i => r_dato[26].ENA
rstn_sys_i => r_dato[25].ENA
rstn_sys_i => r_dato[24].ENA
rstn_sys_i => r_dato[23].ENA
rstn_sys_i => r_dato[22].ENA
rstn_sys_i => r_dato[21].ENA
rstn_sys_i => r_dato[20].ENA
rstn_sys_i => r_dato[19].ENA
rstn_sys_i => r_dato[18].ENA
rstn_sys_i => r_dato[17].ENA
rstn_sys_i => r_dato[16].ENA
rstn_sys_i => r_dato[15].ENA
rstn_sys_i => r_dato[14].ENA
rstn_sys_i => r_dato[13].ENA
rstn_sys_i => r_dato[12].ENA
rstn_sys_i => r_dato[11].ENA
rstn_sys_i => r_dato[10].ENA
rstn_sys_i => r_dato[9].ENA
rstn_sys_i => r_dato[8].ENA
rstn_sys_i => r_dato[7].ENA
rstn_sys_i => r_dato[6].ENA
rstn_sys_i => r_dato[5].ENA
rstn_sys_i => r_dato[4].ENA
rstn_sys_i => r_dato[3].ENA
rstn_sys_i => r_dato[2].ENA
rstn_sys_i => r_dato[1].ENA
rstn_sys_i => r_dato[0].ENA
rstn_sys_i => r_clr[0].ENA
clk_100k_i => s_100k_rising.IN1
clk_100k_i => r_last_100k.DATAIN
clk_10m_o <= r_10m.DB_MAX_OUTPUT_PORT_TYPE
fake_pps_o <= r_pps.DB_MAX_OUTPUT_PORT_TYPE
button_i => r_button[2].DATAIN
aligned_o <= aligned_o.DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[0] <= r_dato[0].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[1] <= r_dato[1].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[2] <= r_dato[2].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[3] <= r_dato[3].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[4] <= r_dato[4].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[5] <= r_dato[5].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[6] <= r_dato[6].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[7] <= r_dato[7].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[8] <= r_dato[8].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[9] <= r_dato[9].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[10] <= r_dato[10].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[11] <= r_dato[11].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[12] <= r_dato[12].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[13] <= r_dato[13].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[14] <= r_dato[14].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[15] <= r_dato[15].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[16] <= r_dato[16].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[17] <= r_dato[17].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[18] <= r_dato[18].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[19] <= r_dato[19].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[20] <= r_dato[20].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[21] <= r_dato[21].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[22] <= r_dato[22].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[23] <= r_dato[23].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[24] <= r_dato[24].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[25] <= r_dato[25].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[26] <= r_dato[26].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[27] <= r_dato[27].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[28] <= r_dato[28].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[29] <= r_dato[29].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[30] <= r_dato[30].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[31] <= r_dato[31].DB_MAX_OUTPUT_PORT_TYPE
slave_o.int <= <GND>
slave_o.stall <= <GND>
slave_o.rty <= <GND>
slave_o.err <= r_err.DB_MAX_OUTPUT_PORT_TYPE
slave_o.ack <= r_ack.DB_MAX_OUTPUT_PORT_TYPE
slave_i.dat[0] => result.IN0
slave_i.dat[1] => result.IN0
slave_i.dat[2] => result.IN0
slave_i.dat[3] => result.IN0
slave_i.dat[4] => result.IN0
slave_i.dat[5] => result.IN0
slave_i.dat[6] => result.IN0
slave_i.dat[7] => result.IN0
slave_i.dat[8] => result.IN0
slave_i.dat[9] => result.IN0
slave_i.dat[10] => result.IN0
slave_i.dat[11] => result.IN0
slave_i.dat[12] => result.IN0
slave_i.dat[13] => result.IN0
slave_i.dat[14] => result.IN0
slave_i.dat[15] => result.IN0
slave_i.dat[16] => result.IN0
slave_i.dat[17] => result.IN0
slave_i.dat[18] => result.IN0
slave_i.dat[19] => result.IN0
slave_i.dat[20] => result.IN0
slave_i.dat[21] => result.IN0
slave_i.dat[22] => result.IN0
slave_i.dat[23] => result.IN0
slave_i.dat[24] => result.IN0
slave_i.dat[25] => result.IN0
slave_i.dat[26] => result.IN0
slave_i.dat[27] => result.IN0
slave_i.dat[28] => result.IN0
slave_i.dat[29] => result.IN0
slave_i.dat[30] => result.IN0
slave_i.dat[31] => result.IN0
slave_i.we => r_clr.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_echo.OUTPUTSELECT
slave_i.we => r_ack.OUTPUTSELECT
slave_i.we => r_err.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.we => r_dato.OUTPUTSELECT
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[0] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[1] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[2] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.sel[3] => result.IN1
slave_i.adr[0] => ~NO_FANOUT~
slave_i.adr[1] => ~NO_FANOUT~
slave_i.adr[2] => Mux0.IN263
slave_i.adr[2] => Mux1.IN8
slave_i.adr[2] => Mux2.IN8
slave_i.adr[2] => Mux3.IN8
slave_i.adr[2] => Mux4.IN8
slave_i.adr[2] => Mux5.IN8
slave_i.adr[2] => Mux6.IN8
slave_i.adr[2] => Mux7.IN8
slave_i.adr[2] => Mux8.IN8
slave_i.adr[2] => Mux9.IN8
slave_i.adr[2] => Mux10.IN8
slave_i.adr[2] => Mux11.IN8
slave_i.adr[2] => Mux12.IN8
slave_i.adr[2] => Mux13.IN8
slave_i.adr[2] => Mux14.IN8
slave_i.adr[2] => Mux15.IN8
slave_i.adr[2] => Mux16.IN8
slave_i.adr[2] => Mux17.IN8
slave_i.adr[2] => Mux18.IN8
slave_i.adr[2] => Mux19.IN8
slave_i.adr[2] => Mux20.IN8
slave_i.adr[2] => Mux21.IN8
slave_i.adr[2] => Mux22.IN8
slave_i.adr[2] => Mux23.IN8
slave_i.adr[2] => Mux24.IN8
slave_i.adr[2] => Mux25.IN8
slave_i.adr[2] => Mux26.IN8
slave_i.adr[2] => Mux27.IN8
slave_i.adr[2] => Mux28.IN8
slave_i.adr[2] => Mux29.IN8
slave_i.adr[2] => Mux30.IN8
slave_i.adr[2] => Mux31.IN8
slave_i.adr[2] => Mux32.IN8
slave_i.adr[2] => Mux33.IN263
slave_i.adr[2] => Mux34.IN263
slave_i.adr[2] => Mux35.IN262
slave_i.adr[2] => Mux36.IN262
slave_i.adr[2] => Mux37.IN262
slave_i.adr[2] => Mux38.IN262
slave_i.adr[2] => Mux39.IN262
slave_i.adr[2] => Mux40.IN262
slave_i.adr[2] => Mux41.IN262
slave_i.adr[2] => Mux42.IN262
slave_i.adr[2] => Mux43.IN262
slave_i.adr[2] => Mux44.IN262
slave_i.adr[2] => Mux45.IN262
slave_i.adr[2] => Mux46.IN262
slave_i.adr[2] => Mux47.IN262
slave_i.adr[2] => Mux48.IN262
slave_i.adr[2] => Mux49.IN262
slave_i.adr[2] => Mux50.IN262
slave_i.adr[2] => Mux51.IN262
slave_i.adr[2] => Mux52.IN262
slave_i.adr[2] => Mux53.IN262
slave_i.adr[2] => Mux54.IN262
slave_i.adr[2] => Mux55.IN262
slave_i.adr[2] => Mux56.IN262
slave_i.adr[2] => Mux57.IN262
slave_i.adr[2] => Mux58.IN262
slave_i.adr[2] => Mux59.IN262
slave_i.adr[2] => Mux60.IN261
slave_i.adr[2] => Mux61.IN261
slave_i.adr[2] => Mux62.IN261
slave_i.adr[2] => Mux63.IN261
slave_i.adr[2] => Mux64.IN261
slave_i.adr[2] => Mux65.IN261
slave_i.adr[2] => Mux66.IN261
slave_i.adr[2] => Mux67.IN134
slave_i.adr[2] => Mux68.IN134
slave_i.adr[3] => Mux0.IN262
slave_i.adr[3] => Mux1.IN7
slave_i.adr[3] => Mux2.IN7
slave_i.adr[3] => Mux3.IN7
slave_i.adr[3] => Mux4.IN7
slave_i.adr[3] => Mux5.IN7
slave_i.adr[3] => Mux6.IN7
slave_i.adr[3] => Mux7.IN7
slave_i.adr[3] => Mux8.IN7
slave_i.adr[3] => Mux9.IN7
slave_i.adr[3] => Mux10.IN7
slave_i.adr[3] => Mux11.IN7
slave_i.adr[3] => Mux12.IN7
slave_i.adr[3] => Mux13.IN7
slave_i.adr[3] => Mux14.IN7
slave_i.adr[3] => Mux15.IN7
slave_i.adr[3] => Mux16.IN7
slave_i.adr[3] => Mux17.IN7
slave_i.adr[3] => Mux18.IN7
slave_i.adr[3] => Mux19.IN7
slave_i.adr[3] => Mux20.IN7
slave_i.adr[3] => Mux21.IN7
slave_i.adr[3] => Mux22.IN7
slave_i.adr[3] => Mux23.IN7
slave_i.adr[3] => Mux24.IN7
slave_i.adr[3] => Mux25.IN7
slave_i.adr[3] => Mux26.IN7
slave_i.adr[3] => Mux27.IN7
slave_i.adr[3] => Mux28.IN7
slave_i.adr[3] => Mux29.IN7
slave_i.adr[3] => Mux30.IN7
slave_i.adr[3] => Mux31.IN7
slave_i.adr[3] => Mux32.IN7
slave_i.adr[3] => Mux33.IN262
slave_i.adr[3] => Mux34.IN262
slave_i.adr[3] => Mux35.IN261
slave_i.adr[3] => Mux36.IN261
slave_i.adr[3] => Mux37.IN261
slave_i.adr[3] => Mux38.IN261
slave_i.adr[3] => Mux39.IN261
slave_i.adr[3] => Mux40.IN261
slave_i.adr[3] => Mux41.IN261
slave_i.adr[3] => Mux42.IN261
slave_i.adr[3] => Mux43.IN261
slave_i.adr[3] => Mux44.IN261
slave_i.adr[3] => Mux45.IN261
slave_i.adr[3] => Mux46.IN261
slave_i.adr[3] => Mux47.IN261
slave_i.adr[3] => Mux48.IN261
slave_i.adr[3] => Mux49.IN261
slave_i.adr[3] => Mux50.IN261
slave_i.adr[3] => Mux51.IN261
slave_i.adr[3] => Mux52.IN261
slave_i.adr[3] => Mux53.IN261
slave_i.adr[3] => Mux54.IN261
slave_i.adr[3] => Mux55.IN261
slave_i.adr[3] => Mux56.IN261
slave_i.adr[3] => Mux57.IN261
slave_i.adr[3] => Mux58.IN261
slave_i.adr[3] => Mux59.IN261
slave_i.adr[3] => Mux60.IN260
slave_i.adr[3] => Mux61.IN260
slave_i.adr[3] => Mux62.IN260
slave_i.adr[3] => Mux63.IN260
slave_i.adr[3] => Mux64.IN260
slave_i.adr[3] => Mux65.IN260
slave_i.adr[3] => Mux66.IN260
slave_i.adr[4] => Mux0.IN261
slave_i.adr[4] => Mux1.IN6
slave_i.adr[4] => Mux2.IN6
slave_i.adr[4] => Mux3.IN6
slave_i.adr[4] => Mux4.IN6
slave_i.adr[4] => Mux5.IN6
slave_i.adr[4] => Mux6.IN6
slave_i.adr[4] => Mux7.IN6
slave_i.adr[4] => Mux8.IN6
slave_i.adr[4] => Mux9.IN6
slave_i.adr[4] => Mux10.IN6
slave_i.adr[4] => Mux11.IN6
slave_i.adr[4] => Mux12.IN6
slave_i.adr[4] => Mux13.IN6
slave_i.adr[4] => Mux14.IN6
slave_i.adr[4] => Mux15.IN6
slave_i.adr[4] => Mux16.IN6
slave_i.adr[4] => Mux17.IN6
slave_i.adr[4] => Mux18.IN6
slave_i.adr[4] => Mux19.IN6
slave_i.adr[4] => Mux20.IN6
slave_i.adr[4] => Mux21.IN6
slave_i.adr[4] => Mux22.IN6
slave_i.adr[4] => Mux23.IN6
slave_i.adr[4] => Mux24.IN6
slave_i.adr[4] => Mux25.IN6
slave_i.adr[4] => Mux26.IN6
slave_i.adr[4] => Mux27.IN6
slave_i.adr[4] => Mux28.IN6
slave_i.adr[4] => Mux29.IN6
slave_i.adr[4] => Mux30.IN6
slave_i.adr[4] => Mux31.IN6
slave_i.adr[4] => Mux32.IN6
slave_i.adr[4] => Mux33.IN261
slave_i.adr[4] => Mux34.IN261
slave_i.adr[4] => Mux35.IN260
slave_i.adr[4] => Mux36.IN260
slave_i.adr[4] => Mux37.IN260
slave_i.adr[4] => Mux38.IN260
slave_i.adr[4] => Mux39.IN260
slave_i.adr[4] => Mux40.IN260
slave_i.adr[4] => Mux41.IN260
slave_i.adr[4] => Mux42.IN260
slave_i.adr[4] => Mux43.IN260
slave_i.adr[4] => Mux44.IN260
slave_i.adr[4] => Mux45.IN260
slave_i.adr[4] => Mux46.IN260
slave_i.adr[4] => Mux47.IN260
slave_i.adr[4] => Mux48.IN260
slave_i.adr[4] => Mux49.IN260
slave_i.adr[4] => Mux50.IN260
slave_i.adr[4] => Mux51.IN260
slave_i.adr[4] => Mux52.IN260
slave_i.adr[4] => Mux53.IN260
slave_i.adr[4] => Mux54.IN260
slave_i.adr[4] => Mux55.IN260
slave_i.adr[4] => Mux56.IN260
slave_i.adr[4] => Mux57.IN260
slave_i.adr[4] => Mux58.IN260
slave_i.adr[4] => Mux59.IN260
slave_i.adr[4] => Mux60.IN259
slave_i.adr[4] => Mux61.IN259
slave_i.adr[4] => Mux62.IN259
slave_i.adr[4] => Mux63.IN259
slave_i.adr[4] => Mux64.IN259
slave_i.adr[4] => Mux65.IN259
slave_i.adr[4] => Mux66.IN259
slave_i.adr[4] => Mux67.IN133
slave_i.adr[4] => Mux68.IN133
slave_i.adr[5] => Mux0.IN260
slave_i.adr[5] => Mux1.IN5
slave_i.adr[5] => Mux2.IN5
slave_i.adr[5] => Mux3.IN5
slave_i.adr[5] => Mux4.IN5
slave_i.adr[5] => Mux5.IN5
slave_i.adr[5] => Mux6.IN5
slave_i.adr[5] => Mux7.IN5
slave_i.adr[5] => Mux8.IN5
slave_i.adr[5] => Mux9.IN5
slave_i.adr[5] => Mux10.IN5
slave_i.adr[5] => Mux11.IN5
slave_i.adr[5] => Mux12.IN5
slave_i.adr[5] => Mux13.IN5
slave_i.adr[5] => Mux14.IN5
slave_i.adr[5] => Mux15.IN5
slave_i.adr[5] => Mux16.IN5
slave_i.adr[5] => Mux17.IN5
slave_i.adr[5] => Mux18.IN5
slave_i.adr[5] => Mux19.IN5
slave_i.adr[5] => Mux20.IN5
slave_i.adr[5] => Mux21.IN5
slave_i.adr[5] => Mux22.IN5
slave_i.adr[5] => Mux23.IN5
slave_i.adr[5] => Mux24.IN5
slave_i.adr[5] => Mux25.IN5
slave_i.adr[5] => Mux26.IN5
slave_i.adr[5] => Mux27.IN5
slave_i.adr[5] => Mux28.IN5
slave_i.adr[5] => Mux29.IN5
slave_i.adr[5] => Mux30.IN5
slave_i.adr[5] => Mux31.IN5
slave_i.adr[5] => Mux32.IN5
slave_i.adr[5] => Mux33.IN260
slave_i.adr[5] => Mux34.IN260
slave_i.adr[5] => Mux35.IN259
slave_i.adr[5] => Mux36.IN259
slave_i.adr[5] => Mux37.IN259
slave_i.adr[5] => Mux38.IN259
slave_i.adr[5] => Mux39.IN259
slave_i.adr[5] => Mux40.IN259
slave_i.adr[5] => Mux41.IN259
slave_i.adr[5] => Mux42.IN259
slave_i.adr[5] => Mux43.IN259
slave_i.adr[5] => Mux44.IN259
slave_i.adr[5] => Mux45.IN259
slave_i.adr[5] => Mux46.IN259
slave_i.adr[5] => Mux47.IN259
slave_i.adr[5] => Mux48.IN259
slave_i.adr[5] => Mux49.IN259
slave_i.adr[5] => Mux50.IN259
slave_i.adr[5] => Mux51.IN259
slave_i.adr[5] => Mux52.IN259
slave_i.adr[5] => Mux53.IN259
slave_i.adr[5] => Mux54.IN259
slave_i.adr[5] => Mux55.IN259
slave_i.adr[5] => Mux56.IN259
slave_i.adr[5] => Mux57.IN259
slave_i.adr[5] => Mux58.IN259
slave_i.adr[5] => Mux59.IN259
slave_i.adr[5] => Mux60.IN258
slave_i.adr[5] => Mux61.IN258
slave_i.adr[5] => Mux62.IN258
slave_i.adr[5] => Mux63.IN258
slave_i.adr[5] => Mux64.IN258
slave_i.adr[5] => Mux65.IN258
slave_i.adr[5] => Mux66.IN258
slave_i.adr[5] => Mux67.IN132
slave_i.adr[5] => Mux68.IN132
slave_i.adr[6] => Mux0.IN259
slave_i.adr[6] => Mux1.IN4
slave_i.adr[6] => Mux2.IN4
slave_i.adr[6] => Mux3.IN4
slave_i.adr[6] => Mux4.IN4
slave_i.adr[6] => Mux5.IN4
slave_i.adr[6] => Mux6.IN4
slave_i.adr[6] => Mux7.IN4
slave_i.adr[6] => Mux8.IN4
slave_i.adr[6] => Mux9.IN4
slave_i.adr[6] => Mux10.IN4
slave_i.adr[6] => Mux11.IN4
slave_i.adr[6] => Mux12.IN4
slave_i.adr[6] => Mux13.IN4
slave_i.adr[6] => Mux14.IN4
slave_i.adr[6] => Mux15.IN4
slave_i.adr[6] => Mux16.IN4
slave_i.adr[6] => Mux17.IN4
slave_i.adr[6] => Mux18.IN4
slave_i.adr[6] => Mux19.IN4
slave_i.adr[6] => Mux20.IN4
slave_i.adr[6] => Mux21.IN4
slave_i.adr[6] => Mux22.IN4
slave_i.adr[6] => Mux23.IN4
slave_i.adr[6] => Mux24.IN4
slave_i.adr[6] => Mux25.IN4
slave_i.adr[6] => Mux26.IN4
slave_i.adr[6] => Mux27.IN4
slave_i.adr[6] => Mux28.IN4
slave_i.adr[6] => Mux29.IN4
slave_i.adr[6] => Mux30.IN4
slave_i.adr[6] => Mux31.IN4
slave_i.adr[6] => Mux32.IN4
slave_i.adr[6] => Mux33.IN259
slave_i.adr[6] => Mux34.IN259
slave_i.adr[6] => Mux35.IN258
slave_i.adr[6] => Mux36.IN258
slave_i.adr[6] => Mux37.IN258
slave_i.adr[6] => Mux38.IN258
slave_i.adr[6] => Mux39.IN258
slave_i.adr[6] => Mux40.IN258
slave_i.adr[6] => Mux41.IN258
slave_i.adr[6] => Mux42.IN258
slave_i.adr[6] => Mux43.IN258
slave_i.adr[6] => Mux44.IN258
slave_i.adr[6] => Mux45.IN258
slave_i.adr[6] => Mux46.IN258
slave_i.adr[6] => Mux47.IN258
slave_i.adr[6] => Mux48.IN258
slave_i.adr[6] => Mux49.IN258
slave_i.adr[6] => Mux50.IN258
slave_i.adr[6] => Mux51.IN258
slave_i.adr[6] => Mux52.IN258
slave_i.adr[6] => Mux53.IN258
slave_i.adr[6] => Mux54.IN258
slave_i.adr[6] => Mux55.IN258
slave_i.adr[6] => Mux56.IN258
slave_i.adr[6] => Mux57.IN258
slave_i.adr[6] => Mux58.IN258
slave_i.adr[6] => Mux59.IN258
slave_i.adr[6] => Mux60.IN257
slave_i.adr[6] => Mux61.IN257
slave_i.adr[6] => Mux62.IN257
slave_i.adr[6] => Mux63.IN257
slave_i.adr[6] => Mux64.IN257
slave_i.adr[6] => Mux65.IN257
slave_i.adr[6] => Mux66.IN257
slave_i.adr[6] => Mux67.IN131
slave_i.adr[6] => Mux68.IN131
slave_i.adr[7] => Mux0.IN258
slave_i.adr[7] => Mux1.IN3
slave_i.adr[7] => Mux2.IN3
slave_i.adr[7] => Mux3.IN3
slave_i.adr[7] => Mux4.IN3
slave_i.adr[7] => Mux5.IN3
slave_i.adr[7] => Mux6.IN3
slave_i.adr[7] => Mux7.IN3
slave_i.adr[7] => Mux8.IN3
slave_i.adr[7] => Mux9.IN3
slave_i.adr[7] => Mux10.IN3
slave_i.adr[7] => Mux11.IN3
slave_i.adr[7] => Mux12.IN3
slave_i.adr[7] => Mux13.IN3
slave_i.adr[7] => Mux14.IN3
slave_i.adr[7] => Mux15.IN3
slave_i.adr[7] => Mux16.IN3
slave_i.adr[7] => Mux17.IN3
slave_i.adr[7] => Mux18.IN3
slave_i.adr[7] => Mux19.IN3
slave_i.adr[7] => Mux20.IN3
slave_i.adr[7] => Mux21.IN3
slave_i.adr[7] => Mux22.IN3
slave_i.adr[7] => Mux23.IN3
slave_i.adr[7] => Mux24.IN3
slave_i.adr[7] => Mux25.IN3
slave_i.adr[7] => Mux26.IN3
slave_i.adr[7] => Mux27.IN3
slave_i.adr[7] => Mux28.IN3
slave_i.adr[7] => Mux29.IN3
slave_i.adr[7] => Mux30.IN3
slave_i.adr[7] => Mux31.IN3
slave_i.adr[7] => Mux32.IN3
slave_i.adr[7] => Mux33.IN258
slave_i.adr[7] => Mux34.IN258
slave_i.adr[7] => Mux35.IN257
slave_i.adr[7] => Mux36.IN257
slave_i.adr[7] => Mux37.IN257
slave_i.adr[7] => Mux38.IN257
slave_i.adr[7] => Mux39.IN257
slave_i.adr[7] => Mux40.IN257
slave_i.adr[7] => Mux41.IN257
slave_i.adr[7] => Mux42.IN257
slave_i.adr[7] => Mux43.IN257
slave_i.adr[7] => Mux44.IN257
slave_i.adr[7] => Mux45.IN257
slave_i.adr[7] => Mux46.IN257
slave_i.adr[7] => Mux47.IN257
slave_i.adr[7] => Mux48.IN257
slave_i.adr[7] => Mux49.IN257
slave_i.adr[7] => Mux50.IN257
slave_i.adr[7] => Mux51.IN257
slave_i.adr[7] => Mux52.IN257
slave_i.adr[7] => Mux53.IN257
slave_i.adr[7] => Mux54.IN257
slave_i.adr[7] => Mux55.IN257
slave_i.adr[7] => Mux56.IN257
slave_i.adr[7] => Mux57.IN257
slave_i.adr[7] => Mux58.IN257
slave_i.adr[7] => Mux59.IN257
slave_i.adr[7] => Mux60.IN256
slave_i.adr[7] => Mux61.IN256
slave_i.adr[7] => Mux62.IN256
slave_i.adr[7] => Mux63.IN256
slave_i.adr[7] => Mux64.IN256
slave_i.adr[7] => Mux65.IN256
slave_i.adr[7] => Mux66.IN256
slave_i.adr[7] => Mux67.IN130
slave_i.adr[7] => Mux68.IN130
slave_i.adr[8] => ~NO_FANOUT~
slave_i.adr[9] => ~NO_FANOUT~
slave_i.adr[10] => ~NO_FANOUT~
slave_i.adr[11] => ~NO_FANOUT~
slave_i.adr[12] => ~NO_FANOUT~
slave_i.adr[13] => ~NO_FANOUT~
slave_i.adr[14] => ~NO_FANOUT~
slave_i.adr[15] => ~NO_FANOUT~
slave_i.adr[16] => ~NO_FANOUT~
slave_i.adr[17] => ~NO_FANOUT~
slave_i.adr[18] => ~NO_FANOUT~
slave_i.adr[19] => ~NO_FANOUT~
slave_i.adr[20] => ~NO_FANOUT~
slave_i.adr[21] => ~NO_FANOUT~
slave_i.adr[22] => ~NO_FANOUT~
slave_i.adr[23] => ~NO_FANOUT~
slave_i.adr[24] => ~NO_FANOUT~
slave_i.adr[25] => ~NO_FANOUT~
slave_i.adr[26] => ~NO_FANOUT~
slave_i.adr[27] => ~NO_FANOUT~
slave_i.adr[28] => ~NO_FANOUT~
slave_i.adr[29] => ~NO_FANOUT~
slave_i.adr[30] => ~NO_FANOUT~
slave_i.adr[31] => ~NO_FANOUT~
slave_i.stb => v_en.IN0
slave_i.cyc => v_en.IN1


|pexaria|ez_usb:usb
clk_sys_i => ez_usb_fifos:EZUSB.clk_sys_i
clk_sys_i => baudrate[0].CLK
clk_sys_i => baudrate[1].CLK
clk_sys_i => baudrate[2].CLK
clk_sys_i => baudrate[3].CLK
clk_sys_i => baudrate[4].CLK
clk_sys_i => baudrate[5].CLK
clk_sys_i => baudrate[6].CLK
clk_sys_i => baudrate[7].CLK
clk_sys_i => baudrate[8].CLK
clk_sys_i => baudrate[9].CLK
clk_sys_i => baudrate[10].CLK
clk_sys_i => baudrate[11].CLK
clk_sys_i => baudrate[12].CLK
clk_sys_i => baudrate[13].CLK
clk_sys_i => baudrate[14].CLK
clk_sys_i => baudrate[15].CLK
clk_sys_i => baudrate[16].CLK
clk_sys_i => speed[0].CLK
clk_sys_i => speed[1].CLK
clk_sys_i => speed[2].CLK
clk_sys_i => shift[0].CLK
clk_sys_i => shift[1].CLK
clk_sys_i => shift[2].CLK
clk_sys_i => shift[3].CLK
clk_sys_i => ebcyc[0].CLK
clk_sys_i => ebcyc[1].CLK
clk_sys_i => ebcyc[2].CLK
clk_sys_i => counter[0].CLK
clk_sys_i => counter[1].CLK
clk_sys_i => counter[2].CLK
clk_sys_i => counter[3].CLK
clk_sys_i => counter[4].CLK
clk_sys_i => counter[5].CLK
clk_sys_i => counter[6].CLK
clk_sys_i => counter[7].CLK
clk_sys_i => counter[8].CLK
clk_sys_i => counter[9].CLK
clk_sys_i => counter[10].CLK
clk_sys_i => counter[11].CLK
clk_sys_i => counter[12].CLK
clk_sys_i => counter[13].CLK
clk_sys_i => counter[14].CLK
clk_sys_i => counter[15].CLK
clk_sys_i => counter[16].CLK
clk_sys_i => counter[17].CLK
clk_sys_i => counter[18].CLK
clk_sys_i => nreset.CLK
clk_sys_i => xwb_streamer:UART2USB.clk_i
clk_sys_i => xwb_streamer:USB2UART.clk_i
clk_sys_i => uart_baud_gen:U_BAUD_GEN.clk_sys_i
clk_sys_i => uart_async_tx:U_TX.clk_sys_i
clk_sys_i => uart_async_rx:U_RX.clk_sys_i
clk_sys_i => xwb_streamer:USB2EB.clk_i
clk_sys_i => eb_raw_slave:EB.clk_i
rstn_i => counter[0].PRESET
rstn_i => counter[1].PRESET
rstn_i => counter[2].ACLR
rstn_i => counter[3].ACLR
rstn_i => counter[4].PRESET
rstn_i => counter[5].PRESET
rstn_i => counter[6].ACLR
rstn_i => counter[7].PRESET
rstn_i => counter[8].ACLR
rstn_i => counter[9].ACLR
rstn_i => counter[10].PRESET
rstn_i => counter[11].ACLR
rstn_i => counter[12].ACLR
rstn_i => counter[13].ACLR
rstn_i => counter[14].PRESET
rstn_i => counter[15].PRESET
rstn_i => counter[16].ACLR
rstn_i => counter[17].ACLR
rstn_i => counter[18].PRESET
rstn_i => nreset.ACLR
master_i.dat[0] => eb_raw_slave:EB.master_i.dat[0]
master_i.dat[1] => eb_raw_slave:EB.master_i.dat[1]
master_i.dat[2] => eb_raw_slave:EB.master_i.dat[2]
master_i.dat[3] => eb_raw_slave:EB.master_i.dat[3]
master_i.dat[4] => eb_raw_slave:EB.master_i.dat[4]
master_i.dat[5] => eb_raw_slave:EB.master_i.dat[5]
master_i.dat[6] => eb_raw_slave:EB.master_i.dat[6]
master_i.dat[7] => eb_raw_slave:EB.master_i.dat[7]
master_i.dat[8] => eb_raw_slave:EB.master_i.dat[8]
master_i.dat[9] => eb_raw_slave:EB.master_i.dat[9]
master_i.dat[10] => eb_raw_slave:EB.master_i.dat[10]
master_i.dat[11] => eb_raw_slave:EB.master_i.dat[11]
master_i.dat[12] => eb_raw_slave:EB.master_i.dat[12]
master_i.dat[13] => eb_raw_slave:EB.master_i.dat[13]
master_i.dat[14] => eb_raw_slave:EB.master_i.dat[14]
master_i.dat[15] => eb_raw_slave:EB.master_i.dat[15]
master_i.dat[16] => eb_raw_slave:EB.master_i.dat[16]
master_i.dat[17] => eb_raw_slave:EB.master_i.dat[17]
master_i.dat[18] => eb_raw_slave:EB.master_i.dat[18]
master_i.dat[19] => eb_raw_slave:EB.master_i.dat[19]
master_i.dat[20] => eb_raw_slave:EB.master_i.dat[20]
master_i.dat[21] => eb_raw_slave:EB.master_i.dat[21]
master_i.dat[22] => eb_raw_slave:EB.master_i.dat[22]
master_i.dat[23] => eb_raw_slave:EB.master_i.dat[23]
master_i.dat[24] => eb_raw_slave:EB.master_i.dat[24]
master_i.dat[25] => eb_raw_slave:EB.master_i.dat[25]
master_i.dat[26] => eb_raw_slave:EB.master_i.dat[26]
master_i.dat[27] => eb_raw_slave:EB.master_i.dat[27]
master_i.dat[28] => eb_raw_slave:EB.master_i.dat[28]
master_i.dat[29] => eb_raw_slave:EB.master_i.dat[29]
master_i.dat[30] => eb_raw_slave:EB.master_i.dat[30]
master_i.dat[31] => eb_raw_slave:EB.master_i.dat[31]
master_i.int => eb_raw_slave:EB.master_i.int
master_i.stall => eb_raw_slave:EB.master_i.stall
master_i.rty => eb_raw_slave:EB.master_i.rty
master_i.err => eb_raw_slave:EB.master_i.err
master_i.ack => eb_raw_slave:EB.master_i.ack
master_o.dat[0] <= eb_raw_slave:EB.master_o.dat[0]
master_o.dat[1] <= eb_raw_slave:EB.master_o.dat[1]
master_o.dat[2] <= eb_raw_slave:EB.master_o.dat[2]
master_o.dat[3] <= eb_raw_slave:EB.master_o.dat[3]
master_o.dat[4] <= eb_raw_slave:EB.master_o.dat[4]
master_o.dat[5] <= eb_raw_slave:EB.master_o.dat[5]
master_o.dat[6] <= eb_raw_slave:EB.master_o.dat[6]
master_o.dat[7] <= eb_raw_slave:EB.master_o.dat[7]
master_o.dat[8] <= eb_raw_slave:EB.master_o.dat[8]
master_o.dat[9] <= eb_raw_slave:EB.master_o.dat[9]
master_o.dat[10] <= eb_raw_slave:EB.master_o.dat[10]
master_o.dat[11] <= eb_raw_slave:EB.master_o.dat[11]
master_o.dat[12] <= eb_raw_slave:EB.master_o.dat[12]
master_o.dat[13] <= eb_raw_slave:EB.master_o.dat[13]
master_o.dat[14] <= eb_raw_slave:EB.master_o.dat[14]
master_o.dat[15] <= eb_raw_slave:EB.master_o.dat[15]
master_o.dat[16] <= eb_raw_slave:EB.master_o.dat[16]
master_o.dat[17] <= eb_raw_slave:EB.master_o.dat[17]
master_o.dat[18] <= eb_raw_slave:EB.master_o.dat[18]
master_o.dat[19] <= eb_raw_slave:EB.master_o.dat[19]
master_o.dat[20] <= eb_raw_slave:EB.master_o.dat[20]
master_o.dat[21] <= eb_raw_slave:EB.master_o.dat[21]
master_o.dat[22] <= eb_raw_slave:EB.master_o.dat[22]
master_o.dat[23] <= eb_raw_slave:EB.master_o.dat[23]
master_o.dat[24] <= eb_raw_slave:EB.master_o.dat[24]
master_o.dat[25] <= eb_raw_slave:EB.master_o.dat[25]
master_o.dat[26] <= eb_raw_slave:EB.master_o.dat[26]
master_o.dat[27] <= eb_raw_slave:EB.master_o.dat[27]
master_o.dat[28] <= eb_raw_slave:EB.master_o.dat[28]
master_o.dat[29] <= eb_raw_slave:EB.master_o.dat[29]
master_o.dat[30] <= eb_raw_slave:EB.master_o.dat[30]
master_o.dat[31] <= eb_raw_slave:EB.master_o.dat[31]
master_o.we <= eb_raw_slave:EB.master_o.we
master_o.sel[0] <= eb_raw_slave:EB.master_o.sel[0]
master_o.sel[1] <= eb_raw_slave:EB.master_o.sel[1]
master_o.sel[2] <= eb_raw_slave:EB.master_o.sel[2]
master_o.sel[3] <= eb_raw_slave:EB.master_o.sel[3]
master_o.adr[0] <= eb_raw_slave:EB.master_o.adr[0]
master_o.adr[1] <= eb_raw_slave:EB.master_o.adr[1]
master_o.adr[2] <= eb_raw_slave:EB.master_o.adr[2]
master_o.adr[3] <= eb_raw_slave:EB.master_o.adr[3]
master_o.adr[4] <= eb_raw_slave:EB.master_o.adr[4]
master_o.adr[5] <= eb_raw_slave:EB.master_o.adr[5]
master_o.adr[6] <= eb_raw_slave:EB.master_o.adr[6]
master_o.adr[7] <= eb_raw_slave:EB.master_o.adr[7]
master_o.adr[8] <= eb_raw_slave:EB.master_o.adr[8]
master_o.adr[9] <= eb_raw_slave:EB.master_o.adr[9]
master_o.adr[10] <= eb_raw_slave:EB.master_o.adr[10]
master_o.adr[11] <= eb_raw_slave:EB.master_o.adr[11]
master_o.adr[12] <= eb_raw_slave:EB.master_o.adr[12]
master_o.adr[13] <= eb_raw_slave:EB.master_o.adr[13]
master_o.adr[14] <= eb_raw_slave:EB.master_o.adr[14]
master_o.adr[15] <= eb_raw_slave:EB.master_o.adr[15]
master_o.adr[16] <= eb_raw_slave:EB.master_o.adr[16]
master_o.adr[17] <= eb_raw_slave:EB.master_o.adr[17]
master_o.adr[18] <= eb_raw_slave:EB.master_o.adr[18]
master_o.adr[19] <= eb_raw_slave:EB.master_o.adr[19]
master_o.adr[20] <= eb_raw_slave:EB.master_o.adr[20]
master_o.adr[21] <= eb_raw_slave:EB.master_o.adr[21]
master_o.adr[22] <= eb_raw_slave:EB.master_o.adr[22]
master_o.adr[23] <= eb_raw_slave:EB.master_o.adr[23]
master_o.adr[24] <= eb_raw_slave:EB.master_o.adr[24]
master_o.adr[25] <= eb_raw_slave:EB.master_o.adr[25]
master_o.adr[26] <= eb_raw_slave:EB.master_o.adr[26]
master_o.adr[27] <= eb_raw_slave:EB.master_o.adr[27]
master_o.adr[28] <= eb_raw_slave:EB.master_o.adr[28]
master_o.adr[29] <= eb_raw_slave:EB.master_o.adr[29]
master_o.adr[30] <= eb_raw_slave:EB.master_o.adr[30]
master_o.adr[31] <= eb_raw_slave:EB.master_o.adr[31]
master_o.stb <= eb_raw_slave:EB.master_o.stb
master_o.cyc <= eb_raw_slave:EB.master_o.cyc
uart_o <= uart_async_tx:U_TX.txd_o
uart_i => uart_async_rx:U_RX.rxd_i
rstn_o <= nreset.DB_MAX_OUTPUT_PORT_TYPE
ebcyc_i => ebcyc[2].DATAIN
speed_i => speed[2].DATAIN
shift_i => shift[3].DATAIN
fifoadr_o[0] <= ez_usb_fifos:EZUSB.fifoadr_o[0]
fifoadr_o[1] <= ez_usb_fifos:EZUSB.fifoadr_o[1]
readyn_i => ez_usb_fifos:EZUSB.readyn_i
fulln_i => ez_usb_fifos:EZUSB.fulln_i
emptyn_i => ez_usb_fifos:EZUSB.emptyn_i
sloen_o <= ez_usb_fifos:EZUSB.sloen_o
slrdn_o <= ez_usb_fifos:EZUSB.slrdn_o
slwrn_o <= ez_usb_fifos:EZUSB.slwrn_o
pktendn_o <= ez_usb_fifos:EZUSB.pktendn_o
fd_i[0] => ez_usb_fifos:EZUSB.fd_i[0]
fd_i[1] => ez_usb_fifos:EZUSB.fd_i[1]
fd_i[2] => ez_usb_fifos:EZUSB.fd_i[2]
fd_i[3] => ez_usb_fifos:EZUSB.fd_i[3]
fd_i[4] => ez_usb_fifos:EZUSB.fd_i[4]
fd_i[5] => ez_usb_fifos:EZUSB.fd_i[5]
fd_i[6] => ez_usb_fifos:EZUSB.fd_i[6]
fd_i[7] => ez_usb_fifos:EZUSB.fd_i[7]
fd_o[0] <= ez_usb_fifos:EZUSB.fd_o[0]
fd_o[1] <= ez_usb_fifos:EZUSB.fd_o[1]
fd_o[2] <= ez_usb_fifos:EZUSB.fd_o[2]
fd_o[3] <= ez_usb_fifos:EZUSB.fd_o[3]
fd_o[4] <= ez_usb_fifos:EZUSB.fd_o[4]
fd_o[5] <= ez_usb_fifos:EZUSB.fd_o[5]
fd_o[6] <= ez_usb_fifos:EZUSB.fd_o[6]
fd_o[7] <= ez_usb_fifos:EZUSB.fd_o[7]
fd_oen_o <= ez_usb_fifos:EZUSB.fd_oen_o


|pexaria|ez_usb:usb|ez_usb_fifos:EZUSB
clk_sys_i => fd_oen_o~reg0.CLK
clk_sys_i => fd_o[0]~reg0.CLK
clk_sys_i => fd_o[1]~reg0.CLK
clk_sys_i => fd_o[2]~reg0.CLK
clk_sys_i => fd_o[3]~reg0.CLK
clk_sys_i => fd_o[4]~reg0.CLK
clk_sys_i => fd_o[5]~reg0.CLK
clk_sys_i => fd_o[6]~reg0.CLK
clk_sys_i => fd_o[7]~reg0.CLK
clk_sys_i => pktendn_o~reg0.CLK
clk_sys_i => slwrn_o~reg0.CLK
clk_sys_i => slrdn_o~reg0.CLK
clk_sys_i => sloen_o~reg0.CLK
clk_sys_i => ack[0].CLK
clk_sys_i => ack[1].CLK
clk_sys_i => ack[2].CLK
clk_sys_i => ack[3].CLK
clk_sys_i => stall[0].CLK
clk_sys_i => stall[1].CLK
clk_sys_i => stall[2].CLK
clk_sys_i => stall[3].CLK
clk_sys_i => write[0].CLK
clk_sys_i => write[1].CLK
clk_sys_i => write[2].CLK
clk_sys_i => write[3].CLK
clk_sys_i => request[0].CLK
clk_sys_i => request[1].CLK
clk_sys_i => request[2].CLK
clk_sys_i => request[3].CLK
clk_sys_i => needend[0].CLK
clk_sys_i => needend[1].CLK
clk_sys_i => needend[2].CLK
clk_sys_i => needend[3].CLK
clk_sys_i => dat4wb[0][0].CLK
clk_sys_i => dat4wb[0][1].CLK
clk_sys_i => dat4wb[0][2].CLK
clk_sys_i => dat4wb[0][3].CLK
clk_sys_i => dat4wb[0][4].CLK
clk_sys_i => dat4wb[0][5].CLK
clk_sys_i => dat4wb[0][6].CLK
clk_sys_i => dat4wb[0][7].CLK
clk_sys_i => dat4wb[1][0].CLK
clk_sys_i => dat4wb[1][1].CLK
clk_sys_i => dat4wb[1][2].CLK
clk_sys_i => dat4wb[1][3].CLK
clk_sys_i => dat4wb[1][4].CLK
clk_sys_i => dat4wb[1][5].CLK
clk_sys_i => dat4wb[1][6].CLK
clk_sys_i => dat4wb[1][7].CLK
clk_sys_i => dat4wb[2][0].CLK
clk_sys_i => dat4wb[2][1].CLK
clk_sys_i => dat4wb[2][2].CLK
clk_sys_i => dat4wb[2][3].CLK
clk_sys_i => dat4wb[2][4].CLK
clk_sys_i => dat4wb[2][5].CLK
clk_sys_i => dat4wb[2][6].CLK
clk_sys_i => dat4wb[2][7].CLK
clk_sys_i => dat4wb[3][0].CLK
clk_sys_i => dat4wb[3][1].CLK
clk_sys_i => dat4wb[3][2].CLK
clk_sys_i => dat4wb[3][3].CLK
clk_sys_i => dat4wb[3][4].CLK
clk_sys_i => dat4wb[3][5].CLK
clk_sys_i => dat4wb[3][6].CLK
clk_sys_i => dat4wb[3][7].CLK
clk_sys_i => dat4usb[0][0].CLK
clk_sys_i => dat4usb[0][1].CLK
clk_sys_i => dat4usb[0][2].CLK
clk_sys_i => dat4usb[0][3].CLK
clk_sys_i => dat4usb[0][4].CLK
clk_sys_i => dat4usb[0][5].CLK
clk_sys_i => dat4usb[0][6].CLK
clk_sys_i => dat4usb[0][7].CLK
clk_sys_i => dat4usb[1][0].CLK
clk_sys_i => dat4usb[1][1].CLK
clk_sys_i => dat4usb[1][2].CLK
clk_sys_i => dat4usb[1][3].CLK
clk_sys_i => dat4usb[1][4].CLK
clk_sys_i => dat4usb[1][5].CLK
clk_sys_i => dat4usb[1][6].CLK
clk_sys_i => dat4usb[1][7].CLK
clk_sys_i => dat4usb[2][0].CLK
clk_sys_i => dat4usb[2][1].CLK
clk_sys_i => dat4usb[2][2].CLK
clk_sys_i => dat4usb[2][3].CLK
clk_sys_i => dat4usb[2][4].CLK
clk_sys_i => dat4usb[2][5].CLK
clk_sys_i => dat4usb[2][6].CLK
clk_sys_i => dat4usb[2][7].CLK
clk_sys_i => dat4usb[3][0].CLK
clk_sys_i => dat4usb[3][1].CLK
clk_sys_i => dat4usb[3][2].CLK
clk_sys_i => dat4usb[3][3].CLK
clk_sys_i => dat4usb[3][4].CLK
clk_sys_i => dat4usb[3][5].CLK
clk_sys_i => dat4usb[3][6].CLK
clk_sys_i => dat4usb[3][7].CLK
clk_sys_i => fd_r[0].CLK
clk_sys_i => fd_r[1].CLK
clk_sys_i => fd_r[2].CLK
clk_sys_i => fd_r[3].CLK
clk_sys_i => fd_r[4].CLK
clk_sys_i => fd_r[5].CLK
clk_sys_i => fd_r[6].CLK
clk_sys_i => fd_r[7].CLK
clk_sys_i => addr[0].CLK
clk_sys_i => addr[1].CLK
clk_sys_i => count[0].CLK
clk_sys_i => count[1].CLK
clk_sys_i => notempty[0].CLK
clk_sys_i => notempty[1].CLK
clk_sys_i => notfull[0].CLK
clk_sys_i => notfull[1].CLK
clk_sys_i => notready[0].CLK
clk_sys_i => notready[1].CLK
clk_sys_i => state~12.DATAIN
rstn_i => fd_oen_o~reg0.ACLR
rstn_i => fd_o[0]~reg0.ACLR
rstn_i => fd_o[1]~reg0.ACLR
rstn_i => fd_o[2]~reg0.ACLR
rstn_i => fd_o[3]~reg0.ACLR
rstn_i => fd_o[4]~reg0.ACLR
rstn_i => fd_o[5]~reg0.ACLR
rstn_i => fd_o[6]~reg0.ACLR
rstn_i => fd_o[7]~reg0.ACLR
rstn_i => pktendn_o~reg0.PRESET
rstn_i => slwrn_o~reg0.PRESET
rstn_i => slrdn_o~reg0.PRESET
rstn_i => sloen_o~reg0.PRESET
rstn_i => ack[0].ACLR
rstn_i => ack[1].ACLR
rstn_i => ack[2].ACLR
rstn_i => ack[3].ACLR
rstn_i => stall[0].PRESET
rstn_i => stall[1].PRESET
rstn_i => stall[2].PRESET
rstn_i => stall[3].PRESET
rstn_i => write[0].ACLR
rstn_i => write[1].ACLR
rstn_i => write[2].ACLR
rstn_i => write[3].ACLR
rstn_i => request[0].ACLR
rstn_i => request[1].ACLR
rstn_i => request[2].ACLR
rstn_i => request[3].ACLR
rstn_i => needend[0].ACLR
rstn_i => needend[1].ACLR
rstn_i => needend[2].ACLR
rstn_i => needend[3].ACLR
rstn_i => dat4wb[0][0].ACLR
rstn_i => dat4wb[0][1].ACLR
rstn_i => dat4wb[0][2].ACLR
rstn_i => dat4wb[0][3].ACLR
rstn_i => dat4wb[0][4].ACLR
rstn_i => dat4wb[0][5].ACLR
rstn_i => dat4wb[0][6].ACLR
rstn_i => dat4wb[0][7].ACLR
rstn_i => dat4wb[1][0].ACLR
rstn_i => dat4wb[1][1].ACLR
rstn_i => dat4wb[1][2].ACLR
rstn_i => dat4wb[1][3].ACLR
rstn_i => dat4wb[1][4].ACLR
rstn_i => dat4wb[1][5].ACLR
rstn_i => dat4wb[1][6].ACLR
rstn_i => dat4wb[1][7].ACLR
rstn_i => dat4wb[2][0].ACLR
rstn_i => dat4wb[2][1].ACLR
rstn_i => dat4wb[2][2].ACLR
rstn_i => dat4wb[2][3].ACLR
rstn_i => dat4wb[2][4].ACLR
rstn_i => dat4wb[2][5].ACLR
rstn_i => dat4wb[2][6].ACLR
rstn_i => dat4wb[2][7].ACLR
rstn_i => dat4wb[3][0].ACLR
rstn_i => dat4wb[3][1].ACLR
rstn_i => dat4wb[3][2].ACLR
rstn_i => dat4wb[3][3].ACLR
rstn_i => dat4wb[3][4].ACLR
rstn_i => dat4wb[3][5].ACLR
rstn_i => dat4wb[3][6].ACLR
rstn_i => dat4wb[3][7].ACLR
rstn_i => dat4usb[0][0].ACLR
rstn_i => dat4usb[0][1].ACLR
rstn_i => dat4usb[0][2].ACLR
rstn_i => dat4usb[0][3].ACLR
rstn_i => dat4usb[0][4].ACLR
rstn_i => dat4usb[0][5].ACLR
rstn_i => dat4usb[0][6].ACLR
rstn_i => dat4usb[0][7].ACLR
rstn_i => dat4usb[1][0].ACLR
rstn_i => dat4usb[1][1].ACLR
rstn_i => dat4usb[1][2].ACLR
rstn_i => dat4usb[1][3].ACLR
rstn_i => dat4usb[1][4].ACLR
rstn_i => dat4usb[1][5].ACLR
rstn_i => dat4usb[1][6].ACLR
rstn_i => dat4usb[1][7].ACLR
rstn_i => dat4usb[2][0].ACLR
rstn_i => dat4usb[2][1].ACLR
rstn_i => dat4usb[2][2].ACLR
rstn_i => dat4usb[2][3].ACLR
rstn_i => dat4usb[2][4].ACLR
rstn_i => dat4usb[2][5].ACLR
rstn_i => dat4usb[2][6].ACLR
rstn_i => dat4usb[2][7].ACLR
rstn_i => dat4usb[3][0].ACLR
rstn_i => dat4usb[3][1].ACLR
rstn_i => dat4usb[3][2].ACLR
rstn_i => dat4usb[3][3].ACLR
rstn_i => dat4usb[3][4].ACLR
rstn_i => dat4usb[3][5].ACLR
rstn_i => dat4usb[3][6].ACLR
rstn_i => dat4usb[3][7].ACLR
rstn_i => fd_r[0].ACLR
rstn_i => fd_r[1].ACLR
rstn_i => fd_r[2].ACLR
rstn_i => fd_r[3].ACLR
rstn_i => fd_r[4].ACLR
rstn_i => fd_r[5].ACLR
rstn_i => fd_r[6].ACLR
rstn_i => fd_r[7].ACLR
rstn_i => addr[0].ACLR
rstn_i => addr[1].ACLR
rstn_i => count[0].ACLR
rstn_i => count[1].ACLR
rstn_i => state~14.DATAIN
slave_i[0].dat[0] => Mux12.IN3
slave_i[0].dat[1] => Mux11.IN3
slave_i[0].dat[2] => Mux10.IN3
slave_i[0].dat[3] => Mux9.IN3
slave_i[0].dat[4] => Mux8.IN3
slave_i[0].dat[5] => Mux7.IN3
slave_i[0].dat[6] => Mux6.IN3
slave_i[0].dat[7] => Mux5.IN3
slave_i[0].dat[8] => ~NO_FANOUT~
slave_i[0].dat[9] => ~NO_FANOUT~
slave_i[0].dat[10] => ~NO_FANOUT~
slave_i[0].dat[11] => ~NO_FANOUT~
slave_i[0].dat[12] => ~NO_FANOUT~
slave_i[0].dat[13] => ~NO_FANOUT~
slave_i[0].dat[14] => ~NO_FANOUT~
slave_i[0].dat[15] => ~NO_FANOUT~
slave_i[0].dat[16] => ~NO_FANOUT~
slave_i[0].dat[17] => ~NO_FANOUT~
slave_i[0].dat[18] => ~NO_FANOUT~
slave_i[0].dat[19] => ~NO_FANOUT~
slave_i[0].dat[20] => ~NO_FANOUT~
slave_i[0].dat[21] => ~NO_FANOUT~
slave_i[0].dat[22] => ~NO_FANOUT~
slave_i[0].dat[23] => ~NO_FANOUT~
slave_i[0].dat[24] => ~NO_FANOUT~
slave_i[0].dat[25] => ~NO_FANOUT~
slave_i[0].dat[26] => ~NO_FANOUT~
slave_i[0].dat[27] => ~NO_FANOUT~
slave_i[0].dat[28] => ~NO_FANOUT~
slave_i[0].dat[29] => ~NO_FANOUT~
slave_i[0].dat[30] => ~NO_FANOUT~
slave_i[0].dat[31] => ~NO_FANOUT~
slave_i[0].we => Mux4.IN3
slave_i[0].sel[0] => ~NO_FANOUT~
slave_i[0].sel[1] => ~NO_FANOUT~
slave_i[0].sel[2] => ~NO_FANOUT~
slave_i[0].sel[3] => ~NO_FANOUT~
slave_i[0].adr[0] => ~NO_FANOUT~
slave_i[0].adr[1] => ~NO_FANOUT~
slave_i[0].adr[2] => ~NO_FANOUT~
slave_i[0].adr[3] => ~NO_FANOUT~
slave_i[0].adr[4] => ~NO_FANOUT~
slave_i[0].adr[5] => ~NO_FANOUT~
slave_i[0].adr[6] => ~NO_FANOUT~
slave_i[0].adr[7] => ~NO_FANOUT~
slave_i[0].adr[8] => ~NO_FANOUT~
slave_i[0].adr[9] => ~NO_FANOUT~
slave_i[0].adr[10] => ~NO_FANOUT~
slave_i[0].adr[11] => ~NO_FANOUT~
slave_i[0].adr[12] => ~NO_FANOUT~
slave_i[0].adr[13] => ~NO_FANOUT~
slave_i[0].adr[14] => ~NO_FANOUT~
slave_i[0].adr[15] => ~NO_FANOUT~
slave_i[0].adr[16] => ~NO_FANOUT~
slave_i[0].adr[17] => ~NO_FANOUT~
slave_i[0].adr[18] => ~NO_FANOUT~
slave_i[0].adr[19] => ~NO_FANOUT~
slave_i[0].adr[20] => ~NO_FANOUT~
slave_i[0].adr[21] => ~NO_FANOUT~
slave_i[0].adr[22] => ~NO_FANOUT~
slave_i[0].adr[23] => ~NO_FANOUT~
slave_i[0].adr[24] => ~NO_FANOUT~
slave_i[0].adr[25] => ~NO_FANOUT~
slave_i[0].adr[26] => ~NO_FANOUT~
slave_i[0].adr[27] => ~NO_FANOUT~
slave_i[0].adr[28] => ~NO_FANOUT~
slave_i[0].adr[29] => ~NO_FANOUT~
slave_i[0].adr[30] => ~NO_FANOUT~
slave_i[0].adr[31] => ~NO_FANOUT~
slave_i[0].stb => Mux3.IN3
slave_i[0].cyc => Mux2.IN3
slave_i[1].dat[0] => Mux12.IN2
slave_i[1].dat[1] => Mux11.IN2
slave_i[1].dat[2] => Mux10.IN2
slave_i[1].dat[3] => Mux9.IN2
slave_i[1].dat[4] => Mux8.IN2
slave_i[1].dat[5] => Mux7.IN2
slave_i[1].dat[6] => Mux6.IN2
slave_i[1].dat[7] => Mux5.IN2
slave_i[1].dat[8] => ~NO_FANOUT~
slave_i[1].dat[9] => ~NO_FANOUT~
slave_i[1].dat[10] => ~NO_FANOUT~
slave_i[1].dat[11] => ~NO_FANOUT~
slave_i[1].dat[12] => ~NO_FANOUT~
slave_i[1].dat[13] => ~NO_FANOUT~
slave_i[1].dat[14] => ~NO_FANOUT~
slave_i[1].dat[15] => ~NO_FANOUT~
slave_i[1].dat[16] => ~NO_FANOUT~
slave_i[1].dat[17] => ~NO_FANOUT~
slave_i[1].dat[18] => ~NO_FANOUT~
slave_i[1].dat[19] => ~NO_FANOUT~
slave_i[1].dat[20] => ~NO_FANOUT~
slave_i[1].dat[21] => ~NO_FANOUT~
slave_i[1].dat[22] => ~NO_FANOUT~
slave_i[1].dat[23] => ~NO_FANOUT~
slave_i[1].dat[24] => ~NO_FANOUT~
slave_i[1].dat[25] => ~NO_FANOUT~
slave_i[1].dat[26] => ~NO_FANOUT~
slave_i[1].dat[27] => ~NO_FANOUT~
slave_i[1].dat[28] => ~NO_FANOUT~
slave_i[1].dat[29] => ~NO_FANOUT~
slave_i[1].dat[30] => ~NO_FANOUT~
slave_i[1].dat[31] => ~NO_FANOUT~
slave_i[1].we => Mux4.IN2
slave_i[1].sel[0] => ~NO_FANOUT~
slave_i[1].sel[1] => ~NO_FANOUT~
slave_i[1].sel[2] => ~NO_FANOUT~
slave_i[1].sel[3] => ~NO_FANOUT~
slave_i[1].adr[0] => ~NO_FANOUT~
slave_i[1].adr[1] => ~NO_FANOUT~
slave_i[1].adr[2] => ~NO_FANOUT~
slave_i[1].adr[3] => ~NO_FANOUT~
slave_i[1].adr[4] => ~NO_FANOUT~
slave_i[1].adr[5] => ~NO_FANOUT~
slave_i[1].adr[6] => ~NO_FANOUT~
slave_i[1].adr[7] => ~NO_FANOUT~
slave_i[1].adr[8] => ~NO_FANOUT~
slave_i[1].adr[9] => ~NO_FANOUT~
slave_i[1].adr[10] => ~NO_FANOUT~
slave_i[1].adr[11] => ~NO_FANOUT~
slave_i[1].adr[12] => ~NO_FANOUT~
slave_i[1].adr[13] => ~NO_FANOUT~
slave_i[1].adr[14] => ~NO_FANOUT~
slave_i[1].adr[15] => ~NO_FANOUT~
slave_i[1].adr[16] => ~NO_FANOUT~
slave_i[1].adr[17] => ~NO_FANOUT~
slave_i[1].adr[18] => ~NO_FANOUT~
slave_i[1].adr[19] => ~NO_FANOUT~
slave_i[1].adr[20] => ~NO_FANOUT~
slave_i[1].adr[21] => ~NO_FANOUT~
slave_i[1].adr[22] => ~NO_FANOUT~
slave_i[1].adr[23] => ~NO_FANOUT~
slave_i[1].adr[24] => ~NO_FANOUT~
slave_i[1].adr[25] => ~NO_FANOUT~
slave_i[1].adr[26] => ~NO_FANOUT~
slave_i[1].adr[27] => ~NO_FANOUT~
slave_i[1].adr[28] => ~NO_FANOUT~
slave_i[1].adr[29] => ~NO_FANOUT~
slave_i[1].adr[30] => ~NO_FANOUT~
slave_i[1].adr[31] => ~NO_FANOUT~
slave_i[1].stb => Mux3.IN2
slave_i[1].cyc => Mux2.IN2
slave_i[2].dat[0] => Mux12.IN1
slave_i[2].dat[1] => Mux11.IN1
slave_i[2].dat[2] => Mux10.IN1
slave_i[2].dat[3] => Mux9.IN1
slave_i[2].dat[4] => Mux8.IN1
slave_i[2].dat[5] => Mux7.IN1
slave_i[2].dat[6] => Mux6.IN1
slave_i[2].dat[7] => Mux5.IN1
slave_i[2].dat[8] => ~NO_FANOUT~
slave_i[2].dat[9] => ~NO_FANOUT~
slave_i[2].dat[10] => ~NO_FANOUT~
slave_i[2].dat[11] => ~NO_FANOUT~
slave_i[2].dat[12] => ~NO_FANOUT~
slave_i[2].dat[13] => ~NO_FANOUT~
slave_i[2].dat[14] => ~NO_FANOUT~
slave_i[2].dat[15] => ~NO_FANOUT~
slave_i[2].dat[16] => ~NO_FANOUT~
slave_i[2].dat[17] => ~NO_FANOUT~
slave_i[2].dat[18] => ~NO_FANOUT~
slave_i[2].dat[19] => ~NO_FANOUT~
slave_i[2].dat[20] => ~NO_FANOUT~
slave_i[2].dat[21] => ~NO_FANOUT~
slave_i[2].dat[22] => ~NO_FANOUT~
slave_i[2].dat[23] => ~NO_FANOUT~
slave_i[2].dat[24] => ~NO_FANOUT~
slave_i[2].dat[25] => ~NO_FANOUT~
slave_i[2].dat[26] => ~NO_FANOUT~
slave_i[2].dat[27] => ~NO_FANOUT~
slave_i[2].dat[28] => ~NO_FANOUT~
slave_i[2].dat[29] => ~NO_FANOUT~
slave_i[2].dat[30] => ~NO_FANOUT~
slave_i[2].dat[31] => ~NO_FANOUT~
slave_i[2].we => Mux4.IN1
slave_i[2].sel[0] => ~NO_FANOUT~
slave_i[2].sel[1] => ~NO_FANOUT~
slave_i[2].sel[2] => ~NO_FANOUT~
slave_i[2].sel[3] => ~NO_FANOUT~
slave_i[2].adr[0] => ~NO_FANOUT~
slave_i[2].adr[1] => ~NO_FANOUT~
slave_i[2].adr[2] => ~NO_FANOUT~
slave_i[2].adr[3] => ~NO_FANOUT~
slave_i[2].adr[4] => ~NO_FANOUT~
slave_i[2].adr[5] => ~NO_FANOUT~
slave_i[2].adr[6] => ~NO_FANOUT~
slave_i[2].adr[7] => ~NO_FANOUT~
slave_i[2].adr[8] => ~NO_FANOUT~
slave_i[2].adr[9] => ~NO_FANOUT~
slave_i[2].adr[10] => ~NO_FANOUT~
slave_i[2].adr[11] => ~NO_FANOUT~
slave_i[2].adr[12] => ~NO_FANOUT~
slave_i[2].adr[13] => ~NO_FANOUT~
slave_i[2].adr[14] => ~NO_FANOUT~
slave_i[2].adr[15] => ~NO_FANOUT~
slave_i[2].adr[16] => ~NO_FANOUT~
slave_i[2].adr[17] => ~NO_FANOUT~
slave_i[2].adr[18] => ~NO_FANOUT~
slave_i[2].adr[19] => ~NO_FANOUT~
slave_i[2].adr[20] => ~NO_FANOUT~
slave_i[2].adr[21] => ~NO_FANOUT~
slave_i[2].adr[22] => ~NO_FANOUT~
slave_i[2].adr[23] => ~NO_FANOUT~
slave_i[2].adr[24] => ~NO_FANOUT~
slave_i[2].adr[25] => ~NO_FANOUT~
slave_i[2].adr[26] => ~NO_FANOUT~
slave_i[2].adr[27] => ~NO_FANOUT~
slave_i[2].adr[28] => ~NO_FANOUT~
slave_i[2].adr[29] => ~NO_FANOUT~
slave_i[2].adr[30] => ~NO_FANOUT~
slave_i[2].adr[31] => ~NO_FANOUT~
slave_i[2].stb => Mux3.IN1
slave_i[2].cyc => Mux2.IN1
slave_i[3].dat[0] => Mux12.IN0
slave_i[3].dat[1] => Mux11.IN0
slave_i[3].dat[2] => Mux10.IN0
slave_i[3].dat[3] => Mux9.IN0
slave_i[3].dat[4] => Mux8.IN0
slave_i[3].dat[5] => Mux7.IN0
slave_i[3].dat[6] => Mux6.IN0
slave_i[3].dat[7] => Mux5.IN0
slave_i[3].dat[8] => ~NO_FANOUT~
slave_i[3].dat[9] => ~NO_FANOUT~
slave_i[3].dat[10] => ~NO_FANOUT~
slave_i[3].dat[11] => ~NO_FANOUT~
slave_i[3].dat[12] => ~NO_FANOUT~
slave_i[3].dat[13] => ~NO_FANOUT~
slave_i[3].dat[14] => ~NO_FANOUT~
slave_i[3].dat[15] => ~NO_FANOUT~
slave_i[3].dat[16] => ~NO_FANOUT~
slave_i[3].dat[17] => ~NO_FANOUT~
slave_i[3].dat[18] => ~NO_FANOUT~
slave_i[3].dat[19] => ~NO_FANOUT~
slave_i[3].dat[20] => ~NO_FANOUT~
slave_i[3].dat[21] => ~NO_FANOUT~
slave_i[3].dat[22] => ~NO_FANOUT~
slave_i[3].dat[23] => ~NO_FANOUT~
slave_i[3].dat[24] => ~NO_FANOUT~
slave_i[3].dat[25] => ~NO_FANOUT~
slave_i[3].dat[26] => ~NO_FANOUT~
slave_i[3].dat[27] => ~NO_FANOUT~
slave_i[3].dat[28] => ~NO_FANOUT~
slave_i[3].dat[29] => ~NO_FANOUT~
slave_i[3].dat[30] => ~NO_FANOUT~
slave_i[3].dat[31] => ~NO_FANOUT~
slave_i[3].we => Mux4.IN0
slave_i[3].sel[0] => ~NO_FANOUT~
slave_i[3].sel[1] => ~NO_FANOUT~
slave_i[3].sel[2] => ~NO_FANOUT~
slave_i[3].sel[3] => ~NO_FANOUT~
slave_i[3].adr[0] => ~NO_FANOUT~
slave_i[3].adr[1] => ~NO_FANOUT~
slave_i[3].adr[2] => ~NO_FANOUT~
slave_i[3].adr[3] => ~NO_FANOUT~
slave_i[3].adr[4] => ~NO_FANOUT~
slave_i[3].adr[5] => ~NO_FANOUT~
slave_i[3].adr[6] => ~NO_FANOUT~
slave_i[3].adr[7] => ~NO_FANOUT~
slave_i[3].adr[8] => ~NO_FANOUT~
slave_i[3].adr[9] => ~NO_FANOUT~
slave_i[3].adr[10] => ~NO_FANOUT~
slave_i[3].adr[11] => ~NO_FANOUT~
slave_i[3].adr[12] => ~NO_FANOUT~
slave_i[3].adr[13] => ~NO_FANOUT~
slave_i[3].adr[14] => ~NO_FANOUT~
slave_i[3].adr[15] => ~NO_FANOUT~
slave_i[3].adr[16] => ~NO_FANOUT~
slave_i[3].adr[17] => ~NO_FANOUT~
slave_i[3].adr[18] => ~NO_FANOUT~
slave_i[3].adr[19] => ~NO_FANOUT~
slave_i[3].adr[20] => ~NO_FANOUT~
slave_i[3].adr[21] => ~NO_FANOUT~
slave_i[3].adr[22] => ~NO_FANOUT~
slave_i[3].adr[23] => ~NO_FANOUT~
slave_i[3].adr[24] => ~NO_FANOUT~
slave_i[3].adr[25] => ~NO_FANOUT~
slave_i[3].adr[26] => ~NO_FANOUT~
slave_i[3].adr[27] => ~NO_FANOUT~
slave_i[3].adr[28] => ~NO_FANOUT~
slave_i[3].adr[29] => ~NO_FANOUT~
slave_i[3].adr[30] => ~NO_FANOUT~
slave_i[3].adr[31] => ~NO_FANOUT~
slave_i[3].stb => Mux3.IN0
slave_i[3].cyc => Mux2.IN0
slave_o[0].dat[0] <= dat4wb[0][0].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[1] <= dat4wb[0][1].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[2] <= dat4wb[0][2].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[3] <= dat4wb[0][3].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[4] <= dat4wb[0][4].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[5] <= dat4wb[0][5].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[6] <= dat4wb[0][6].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[7] <= dat4wb[0][7].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[8] <= <GND>
slave_o[0].dat[9] <= <GND>
slave_o[0].dat[10] <= <GND>
slave_o[0].dat[11] <= <GND>
slave_o[0].dat[12] <= <GND>
slave_o[0].dat[13] <= <GND>
slave_o[0].dat[14] <= <GND>
slave_o[0].dat[15] <= <GND>
slave_o[0].dat[16] <= <GND>
slave_o[0].dat[17] <= <GND>
slave_o[0].dat[18] <= <GND>
slave_o[0].dat[19] <= <GND>
slave_o[0].dat[20] <= <GND>
slave_o[0].dat[21] <= <GND>
slave_o[0].dat[22] <= <GND>
slave_o[0].dat[23] <= <GND>
slave_o[0].dat[24] <= <GND>
slave_o[0].dat[25] <= <GND>
slave_o[0].dat[26] <= <GND>
slave_o[0].dat[27] <= <GND>
slave_o[0].dat[28] <= <GND>
slave_o[0].dat[29] <= <GND>
slave_o[0].dat[30] <= <GND>
slave_o[0].dat[31] <= <GND>
slave_o[0].int <= <GND>
slave_o[0].stall <= stall[0].DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].rty <= <GND>
slave_o[0].err <= <GND>
slave_o[0].ack <= ack[0].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[0] <= dat4wb[1][0].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[1] <= dat4wb[1][1].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[2] <= dat4wb[1][2].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[3] <= dat4wb[1][3].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[4] <= dat4wb[1][4].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[5] <= dat4wb[1][5].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[6] <= dat4wb[1][6].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[7] <= dat4wb[1][7].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].dat[8] <= <GND>
slave_o[1].dat[9] <= <GND>
slave_o[1].dat[10] <= <GND>
slave_o[1].dat[11] <= <GND>
slave_o[1].dat[12] <= <GND>
slave_o[1].dat[13] <= <GND>
slave_o[1].dat[14] <= <GND>
slave_o[1].dat[15] <= <GND>
slave_o[1].dat[16] <= <GND>
slave_o[1].dat[17] <= <GND>
slave_o[1].dat[18] <= <GND>
slave_o[1].dat[19] <= <GND>
slave_o[1].dat[20] <= <GND>
slave_o[1].dat[21] <= <GND>
slave_o[1].dat[22] <= <GND>
slave_o[1].dat[23] <= <GND>
slave_o[1].dat[24] <= <GND>
slave_o[1].dat[25] <= <GND>
slave_o[1].dat[26] <= <GND>
slave_o[1].dat[27] <= <GND>
slave_o[1].dat[28] <= <GND>
slave_o[1].dat[29] <= <GND>
slave_o[1].dat[30] <= <GND>
slave_o[1].dat[31] <= <GND>
slave_o[1].int <= <GND>
slave_o[1].stall <= stall[1].DB_MAX_OUTPUT_PORT_TYPE
slave_o[1].rty <= <GND>
slave_o[1].err <= <GND>
slave_o[1].ack <= ack[1].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[0] <= dat4wb[2][0].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[1] <= dat4wb[2][1].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[2] <= dat4wb[2][2].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[3] <= dat4wb[2][3].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[4] <= dat4wb[2][4].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[5] <= dat4wb[2][5].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[6] <= dat4wb[2][6].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[7] <= dat4wb[2][7].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].dat[8] <= <GND>
slave_o[2].dat[9] <= <GND>
slave_o[2].dat[10] <= <GND>
slave_o[2].dat[11] <= <GND>
slave_o[2].dat[12] <= <GND>
slave_o[2].dat[13] <= <GND>
slave_o[2].dat[14] <= <GND>
slave_o[2].dat[15] <= <GND>
slave_o[2].dat[16] <= <GND>
slave_o[2].dat[17] <= <GND>
slave_o[2].dat[18] <= <GND>
slave_o[2].dat[19] <= <GND>
slave_o[2].dat[20] <= <GND>
slave_o[2].dat[21] <= <GND>
slave_o[2].dat[22] <= <GND>
slave_o[2].dat[23] <= <GND>
slave_o[2].dat[24] <= <GND>
slave_o[2].dat[25] <= <GND>
slave_o[2].dat[26] <= <GND>
slave_o[2].dat[27] <= <GND>
slave_o[2].dat[28] <= <GND>
slave_o[2].dat[29] <= <GND>
slave_o[2].dat[30] <= <GND>
slave_o[2].dat[31] <= <GND>
slave_o[2].int <= <GND>
slave_o[2].stall <= stall[2].DB_MAX_OUTPUT_PORT_TYPE
slave_o[2].rty <= <GND>
slave_o[2].err <= <GND>
slave_o[2].ack <= ack[2].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[0] <= dat4wb[3][0].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[1] <= dat4wb[3][1].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[2] <= dat4wb[3][2].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[3] <= dat4wb[3][3].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[4] <= dat4wb[3][4].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[5] <= dat4wb[3][5].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[6] <= dat4wb[3][6].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[7] <= dat4wb[3][7].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].dat[8] <= <GND>
slave_o[3].dat[9] <= <GND>
slave_o[3].dat[10] <= <GND>
slave_o[3].dat[11] <= <GND>
slave_o[3].dat[12] <= <GND>
slave_o[3].dat[13] <= <GND>
slave_o[3].dat[14] <= <GND>
slave_o[3].dat[15] <= <GND>
slave_o[3].dat[16] <= <GND>
slave_o[3].dat[17] <= <GND>
slave_o[3].dat[18] <= <GND>
slave_o[3].dat[19] <= <GND>
slave_o[3].dat[20] <= <GND>
slave_o[3].dat[21] <= <GND>
slave_o[3].dat[22] <= <GND>
slave_o[3].dat[23] <= <GND>
slave_o[3].dat[24] <= <GND>
slave_o[3].dat[25] <= <GND>
slave_o[3].dat[26] <= <GND>
slave_o[3].dat[27] <= <GND>
slave_o[3].dat[28] <= <GND>
slave_o[3].dat[29] <= <GND>
slave_o[3].dat[30] <= <GND>
slave_o[3].dat[31] <= <GND>
slave_o[3].int <= <GND>
slave_o[3].stall <= stall[3].DB_MAX_OUTPUT_PORT_TYPE
slave_o[3].rty <= <GND>
slave_o[3].err <= <GND>
slave_o[3].ack <= ack[3].DB_MAX_OUTPUT_PORT_TYPE
fifoadr_o[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
fifoadr_o[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
readyn_i => notready[1].DATAIN
fulln_i => notfull[1].DATAIN
emptyn_i => notempty[1].DATAIN
sloen_o <= sloen_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
slrdn_o <= slrdn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
slwrn_o <= slwrn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktendn_o <= pktendn_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_i[0] => fd_r.DATAB
fd_i[1] => fd_r.DATAB
fd_i[2] => fd_r.DATAB
fd_i[3] => fd_r.DATAB
fd_i[4] => fd_r.DATAB
fd_i[5] => fd_r.DATAB
fd_i[6] => fd_r.DATAB
fd_i[7] => fd_r.DATAB
fd_o[0] <= fd_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_o[1] <= fd_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_o[2] <= fd_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_o[3] <= fd_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_o[4] <= fd_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_o[5] <= fd_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_o[6] <= fd_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_o[7] <= fd_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fd_oen_o <= fd_oen_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|xwb_streamer:UART2USB
clk_i => xwb_dma:dma.clk_i
rst_n_i => xwb_dma:dma.rst_n_i
r_master_i.dat[0] => xwb_dma:dma.r_master_i.dat[0]
r_master_i.dat[1] => xwb_dma:dma.r_master_i.dat[1]
r_master_i.dat[2] => xwb_dma:dma.r_master_i.dat[2]
r_master_i.dat[3] => xwb_dma:dma.r_master_i.dat[3]
r_master_i.dat[4] => xwb_dma:dma.r_master_i.dat[4]
r_master_i.dat[5] => xwb_dma:dma.r_master_i.dat[5]
r_master_i.dat[6] => xwb_dma:dma.r_master_i.dat[6]
r_master_i.dat[7] => xwb_dma:dma.r_master_i.dat[7]
r_master_i.dat[8] => xwb_dma:dma.r_master_i.dat[8]
r_master_i.dat[9] => xwb_dma:dma.r_master_i.dat[9]
r_master_i.dat[10] => xwb_dma:dma.r_master_i.dat[10]
r_master_i.dat[11] => xwb_dma:dma.r_master_i.dat[11]
r_master_i.dat[12] => xwb_dma:dma.r_master_i.dat[12]
r_master_i.dat[13] => xwb_dma:dma.r_master_i.dat[13]
r_master_i.dat[14] => xwb_dma:dma.r_master_i.dat[14]
r_master_i.dat[15] => xwb_dma:dma.r_master_i.dat[15]
r_master_i.dat[16] => xwb_dma:dma.r_master_i.dat[16]
r_master_i.dat[17] => xwb_dma:dma.r_master_i.dat[17]
r_master_i.dat[18] => xwb_dma:dma.r_master_i.dat[18]
r_master_i.dat[19] => xwb_dma:dma.r_master_i.dat[19]
r_master_i.dat[20] => xwb_dma:dma.r_master_i.dat[20]
r_master_i.dat[21] => xwb_dma:dma.r_master_i.dat[21]
r_master_i.dat[22] => xwb_dma:dma.r_master_i.dat[22]
r_master_i.dat[23] => xwb_dma:dma.r_master_i.dat[23]
r_master_i.dat[24] => xwb_dma:dma.r_master_i.dat[24]
r_master_i.dat[25] => xwb_dma:dma.r_master_i.dat[25]
r_master_i.dat[26] => xwb_dma:dma.r_master_i.dat[26]
r_master_i.dat[27] => xwb_dma:dma.r_master_i.dat[27]
r_master_i.dat[28] => xwb_dma:dma.r_master_i.dat[28]
r_master_i.dat[29] => xwb_dma:dma.r_master_i.dat[29]
r_master_i.dat[30] => xwb_dma:dma.r_master_i.dat[30]
r_master_i.dat[31] => xwb_dma:dma.r_master_i.dat[31]
r_master_i.int => xwb_dma:dma.r_master_i.int
r_master_i.stall => xwb_dma:dma.r_master_i.stall
r_master_i.rty => xwb_dma:dma.r_master_i.rty
r_master_i.err => xwb_dma:dma.r_master_i.err
r_master_i.ack => xwb_dma:dma.r_master_i.ack
r_master_o.dat[0] <= xwb_dma:dma.r_master_o.dat[0]
r_master_o.dat[1] <= xwb_dma:dma.r_master_o.dat[1]
r_master_o.dat[2] <= xwb_dma:dma.r_master_o.dat[2]
r_master_o.dat[3] <= xwb_dma:dma.r_master_o.dat[3]
r_master_o.dat[4] <= xwb_dma:dma.r_master_o.dat[4]
r_master_o.dat[5] <= xwb_dma:dma.r_master_o.dat[5]
r_master_o.dat[6] <= xwb_dma:dma.r_master_o.dat[6]
r_master_o.dat[7] <= xwb_dma:dma.r_master_o.dat[7]
r_master_o.dat[8] <= xwb_dma:dma.r_master_o.dat[8]
r_master_o.dat[9] <= xwb_dma:dma.r_master_o.dat[9]
r_master_o.dat[10] <= xwb_dma:dma.r_master_o.dat[10]
r_master_o.dat[11] <= xwb_dma:dma.r_master_o.dat[11]
r_master_o.dat[12] <= xwb_dma:dma.r_master_o.dat[12]
r_master_o.dat[13] <= xwb_dma:dma.r_master_o.dat[13]
r_master_o.dat[14] <= xwb_dma:dma.r_master_o.dat[14]
r_master_o.dat[15] <= xwb_dma:dma.r_master_o.dat[15]
r_master_o.dat[16] <= xwb_dma:dma.r_master_o.dat[16]
r_master_o.dat[17] <= xwb_dma:dma.r_master_o.dat[17]
r_master_o.dat[18] <= xwb_dma:dma.r_master_o.dat[18]
r_master_o.dat[19] <= xwb_dma:dma.r_master_o.dat[19]
r_master_o.dat[20] <= xwb_dma:dma.r_master_o.dat[20]
r_master_o.dat[21] <= xwb_dma:dma.r_master_o.dat[21]
r_master_o.dat[22] <= xwb_dma:dma.r_master_o.dat[22]
r_master_o.dat[23] <= xwb_dma:dma.r_master_o.dat[23]
r_master_o.dat[24] <= xwb_dma:dma.r_master_o.dat[24]
r_master_o.dat[25] <= xwb_dma:dma.r_master_o.dat[25]
r_master_o.dat[26] <= xwb_dma:dma.r_master_o.dat[26]
r_master_o.dat[27] <= xwb_dma:dma.r_master_o.dat[27]
r_master_o.dat[28] <= xwb_dma:dma.r_master_o.dat[28]
r_master_o.dat[29] <= xwb_dma:dma.r_master_o.dat[29]
r_master_o.dat[30] <= xwb_dma:dma.r_master_o.dat[30]
r_master_o.dat[31] <= xwb_dma:dma.r_master_o.dat[31]
r_master_o.we <= xwb_dma:dma.r_master_o.we
r_master_o.sel[0] <= xwb_dma:dma.r_master_o.sel[0]
r_master_o.sel[1] <= xwb_dma:dma.r_master_o.sel[1]
r_master_o.sel[2] <= xwb_dma:dma.r_master_o.sel[2]
r_master_o.sel[3] <= xwb_dma:dma.r_master_o.sel[3]
r_master_o.adr[0] <= xwb_dma:dma.r_master_o.adr[0]
r_master_o.adr[1] <= xwb_dma:dma.r_master_o.adr[1]
r_master_o.adr[2] <= xwb_dma:dma.r_master_o.adr[2]
r_master_o.adr[3] <= xwb_dma:dma.r_master_o.adr[3]
r_master_o.adr[4] <= xwb_dma:dma.r_master_o.adr[4]
r_master_o.adr[5] <= xwb_dma:dma.r_master_o.adr[5]
r_master_o.adr[6] <= xwb_dma:dma.r_master_o.adr[6]
r_master_o.adr[7] <= xwb_dma:dma.r_master_o.adr[7]
r_master_o.adr[8] <= xwb_dma:dma.r_master_o.adr[8]
r_master_o.adr[9] <= xwb_dma:dma.r_master_o.adr[9]
r_master_o.adr[10] <= xwb_dma:dma.r_master_o.adr[10]
r_master_o.adr[11] <= xwb_dma:dma.r_master_o.adr[11]
r_master_o.adr[12] <= xwb_dma:dma.r_master_o.adr[12]
r_master_o.adr[13] <= xwb_dma:dma.r_master_o.adr[13]
r_master_o.adr[14] <= xwb_dma:dma.r_master_o.adr[14]
r_master_o.adr[15] <= xwb_dma:dma.r_master_o.adr[15]
r_master_o.adr[16] <= xwb_dma:dma.r_master_o.adr[16]
r_master_o.adr[17] <= xwb_dma:dma.r_master_o.adr[17]
r_master_o.adr[18] <= xwb_dma:dma.r_master_o.adr[18]
r_master_o.adr[19] <= xwb_dma:dma.r_master_o.adr[19]
r_master_o.adr[20] <= xwb_dma:dma.r_master_o.adr[20]
r_master_o.adr[21] <= xwb_dma:dma.r_master_o.adr[21]
r_master_o.adr[22] <= xwb_dma:dma.r_master_o.adr[22]
r_master_o.adr[23] <= xwb_dma:dma.r_master_o.adr[23]
r_master_o.adr[24] <= xwb_dma:dma.r_master_o.adr[24]
r_master_o.adr[25] <= xwb_dma:dma.r_master_o.adr[25]
r_master_o.adr[26] <= xwb_dma:dma.r_master_o.adr[26]
r_master_o.adr[27] <= xwb_dma:dma.r_master_o.adr[27]
r_master_o.adr[28] <= xwb_dma:dma.r_master_o.adr[28]
r_master_o.adr[29] <= xwb_dma:dma.r_master_o.adr[29]
r_master_o.adr[30] <= xwb_dma:dma.r_master_o.adr[30]
r_master_o.adr[31] <= xwb_dma:dma.r_master_o.adr[31]
r_master_o.stb <= xwb_dma:dma.r_master_o.stb
r_master_o.cyc <= xwb_dma:dma.r_master_o.cyc
w_master_i.dat[0] => xwb_dma:dma.w_master_i.dat[0]
w_master_i.dat[1] => xwb_dma:dma.w_master_i.dat[1]
w_master_i.dat[2] => xwb_dma:dma.w_master_i.dat[2]
w_master_i.dat[3] => xwb_dma:dma.w_master_i.dat[3]
w_master_i.dat[4] => xwb_dma:dma.w_master_i.dat[4]
w_master_i.dat[5] => xwb_dma:dma.w_master_i.dat[5]
w_master_i.dat[6] => xwb_dma:dma.w_master_i.dat[6]
w_master_i.dat[7] => xwb_dma:dma.w_master_i.dat[7]
w_master_i.dat[8] => xwb_dma:dma.w_master_i.dat[8]
w_master_i.dat[9] => xwb_dma:dma.w_master_i.dat[9]
w_master_i.dat[10] => xwb_dma:dma.w_master_i.dat[10]
w_master_i.dat[11] => xwb_dma:dma.w_master_i.dat[11]
w_master_i.dat[12] => xwb_dma:dma.w_master_i.dat[12]
w_master_i.dat[13] => xwb_dma:dma.w_master_i.dat[13]
w_master_i.dat[14] => xwb_dma:dma.w_master_i.dat[14]
w_master_i.dat[15] => xwb_dma:dma.w_master_i.dat[15]
w_master_i.dat[16] => xwb_dma:dma.w_master_i.dat[16]
w_master_i.dat[17] => xwb_dma:dma.w_master_i.dat[17]
w_master_i.dat[18] => xwb_dma:dma.w_master_i.dat[18]
w_master_i.dat[19] => xwb_dma:dma.w_master_i.dat[19]
w_master_i.dat[20] => xwb_dma:dma.w_master_i.dat[20]
w_master_i.dat[21] => xwb_dma:dma.w_master_i.dat[21]
w_master_i.dat[22] => xwb_dma:dma.w_master_i.dat[22]
w_master_i.dat[23] => xwb_dma:dma.w_master_i.dat[23]
w_master_i.dat[24] => xwb_dma:dma.w_master_i.dat[24]
w_master_i.dat[25] => xwb_dma:dma.w_master_i.dat[25]
w_master_i.dat[26] => xwb_dma:dma.w_master_i.dat[26]
w_master_i.dat[27] => xwb_dma:dma.w_master_i.dat[27]
w_master_i.dat[28] => xwb_dma:dma.w_master_i.dat[28]
w_master_i.dat[29] => xwb_dma:dma.w_master_i.dat[29]
w_master_i.dat[30] => xwb_dma:dma.w_master_i.dat[30]
w_master_i.dat[31] => xwb_dma:dma.w_master_i.dat[31]
w_master_i.int => xwb_dma:dma.w_master_i.int
w_master_i.stall => xwb_dma:dma.w_master_i.stall
w_master_i.rty => xwb_dma:dma.w_master_i.rty
w_master_i.err => xwb_dma:dma.w_master_i.err
w_master_i.ack => xwb_dma:dma.w_master_i.ack
w_master_o.dat[0] <= xwb_dma:dma.w_master_o.dat[0]
w_master_o.dat[1] <= xwb_dma:dma.w_master_o.dat[1]
w_master_o.dat[2] <= xwb_dma:dma.w_master_o.dat[2]
w_master_o.dat[3] <= xwb_dma:dma.w_master_o.dat[3]
w_master_o.dat[4] <= xwb_dma:dma.w_master_o.dat[4]
w_master_o.dat[5] <= xwb_dma:dma.w_master_o.dat[5]
w_master_o.dat[6] <= xwb_dma:dma.w_master_o.dat[6]
w_master_o.dat[7] <= xwb_dma:dma.w_master_o.dat[7]
w_master_o.dat[8] <= xwb_dma:dma.w_master_o.dat[8]
w_master_o.dat[9] <= xwb_dma:dma.w_master_o.dat[9]
w_master_o.dat[10] <= xwb_dma:dma.w_master_o.dat[10]
w_master_o.dat[11] <= xwb_dma:dma.w_master_o.dat[11]
w_master_o.dat[12] <= xwb_dma:dma.w_master_o.dat[12]
w_master_o.dat[13] <= xwb_dma:dma.w_master_o.dat[13]
w_master_o.dat[14] <= xwb_dma:dma.w_master_o.dat[14]
w_master_o.dat[15] <= xwb_dma:dma.w_master_o.dat[15]
w_master_o.dat[16] <= xwb_dma:dma.w_master_o.dat[16]
w_master_o.dat[17] <= xwb_dma:dma.w_master_o.dat[17]
w_master_o.dat[18] <= xwb_dma:dma.w_master_o.dat[18]
w_master_o.dat[19] <= xwb_dma:dma.w_master_o.dat[19]
w_master_o.dat[20] <= xwb_dma:dma.w_master_o.dat[20]
w_master_o.dat[21] <= xwb_dma:dma.w_master_o.dat[21]
w_master_o.dat[22] <= xwb_dma:dma.w_master_o.dat[22]
w_master_o.dat[23] <= xwb_dma:dma.w_master_o.dat[23]
w_master_o.dat[24] <= xwb_dma:dma.w_master_o.dat[24]
w_master_o.dat[25] <= xwb_dma:dma.w_master_o.dat[25]
w_master_o.dat[26] <= xwb_dma:dma.w_master_o.dat[26]
w_master_o.dat[27] <= xwb_dma:dma.w_master_o.dat[27]
w_master_o.dat[28] <= xwb_dma:dma.w_master_o.dat[28]
w_master_o.dat[29] <= xwb_dma:dma.w_master_o.dat[29]
w_master_o.dat[30] <= xwb_dma:dma.w_master_o.dat[30]
w_master_o.dat[31] <= xwb_dma:dma.w_master_o.dat[31]
w_master_o.we <= xwb_dma:dma.w_master_o.we
w_master_o.sel[0] <= xwb_dma:dma.w_master_o.sel[0]
w_master_o.sel[1] <= xwb_dma:dma.w_master_o.sel[1]
w_master_o.sel[2] <= xwb_dma:dma.w_master_o.sel[2]
w_master_o.sel[3] <= xwb_dma:dma.w_master_o.sel[3]
w_master_o.adr[0] <= xwb_dma:dma.w_master_o.adr[0]
w_master_o.adr[1] <= xwb_dma:dma.w_master_o.adr[1]
w_master_o.adr[2] <= xwb_dma:dma.w_master_o.adr[2]
w_master_o.adr[3] <= xwb_dma:dma.w_master_o.adr[3]
w_master_o.adr[4] <= xwb_dma:dma.w_master_o.adr[4]
w_master_o.adr[5] <= xwb_dma:dma.w_master_o.adr[5]
w_master_o.adr[6] <= xwb_dma:dma.w_master_o.adr[6]
w_master_o.adr[7] <= xwb_dma:dma.w_master_o.adr[7]
w_master_o.adr[8] <= xwb_dma:dma.w_master_o.adr[8]
w_master_o.adr[9] <= xwb_dma:dma.w_master_o.adr[9]
w_master_o.adr[10] <= xwb_dma:dma.w_master_o.adr[10]
w_master_o.adr[11] <= xwb_dma:dma.w_master_o.adr[11]
w_master_o.adr[12] <= xwb_dma:dma.w_master_o.adr[12]
w_master_o.adr[13] <= xwb_dma:dma.w_master_o.adr[13]
w_master_o.adr[14] <= xwb_dma:dma.w_master_o.adr[14]
w_master_o.adr[15] <= xwb_dma:dma.w_master_o.adr[15]
w_master_o.adr[16] <= xwb_dma:dma.w_master_o.adr[16]
w_master_o.adr[17] <= xwb_dma:dma.w_master_o.adr[17]
w_master_o.adr[18] <= xwb_dma:dma.w_master_o.adr[18]
w_master_o.adr[19] <= xwb_dma:dma.w_master_o.adr[19]
w_master_o.adr[20] <= xwb_dma:dma.w_master_o.adr[20]
w_master_o.adr[21] <= xwb_dma:dma.w_master_o.adr[21]
w_master_o.adr[22] <= xwb_dma:dma.w_master_o.adr[22]
w_master_o.adr[23] <= xwb_dma:dma.w_master_o.adr[23]
w_master_o.adr[24] <= xwb_dma:dma.w_master_o.adr[24]
w_master_o.adr[25] <= xwb_dma:dma.w_master_o.adr[25]
w_master_o.adr[26] <= xwb_dma:dma.w_master_o.adr[26]
w_master_o.adr[27] <= xwb_dma:dma.w_master_o.adr[27]
w_master_o.adr[28] <= xwb_dma:dma.w_master_o.adr[28]
w_master_o.adr[29] <= xwb_dma:dma.w_master_o.adr[29]
w_master_o.adr[30] <= xwb_dma:dma.w_master_o.adr[30]
w_master_o.adr[31] <= xwb_dma:dma.w_master_o.adr[31]
w_master_o.stb <= xwb_dma:dma.w_master_o.stb
w_master_o.cyc <= xwb_dma:dma.w_master_o.cyc


|pexaria|ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma
clk_i => generic_simple_dpram:ring.clka_i
clk_i => interrupt_o~reg0.CLK
clk_i => slave_o_DAT[0].CLK
clk_i => slave_o_DAT[1].CLK
clk_i => slave_o_DAT[2].CLK
clk_i => slave_o_DAT[3].CLK
clk_i => slave_o_DAT[4].CLK
clk_i => slave_o_DAT[5].CLK
clk_i => slave_o_DAT[6].CLK
clk_i => slave_o_DAT[7].CLK
clk_i => slave_o_DAT[8].CLK
clk_i => slave_o_DAT[9].CLK
clk_i => slave_o_DAT[10].CLK
clk_i => slave_o_DAT[11].CLK
clk_i => slave_o_DAT[12].CLK
clk_i => slave_o_DAT[13].CLK
clk_i => slave_o_DAT[14].CLK
clk_i => slave_o_DAT[15].CLK
clk_i => slave_o_DAT[16].CLK
clk_i => slave_o_DAT[17].CLK
clk_i => slave_o_DAT[18].CLK
clk_i => slave_o_DAT[19].CLK
clk_i => slave_o_DAT[20].CLK
clk_i => slave_o_DAT[21].CLK
clk_i => slave_o_DAT[22].CLK
clk_i => slave_o_DAT[23].CLK
clk_i => slave_o_DAT[24].CLK
clk_i => slave_o_DAT[25].CLK
clk_i => slave_o_DAT[26].CLK
clk_i => slave_o_DAT[27].CLK
clk_i => slave_o_DAT[28].CLK
clk_i => slave_o_DAT[29].CLK
clk_i => slave_o_DAT[30].CLK
clk_i => slave_o_DAT[31].CLK
clk_i => slave_o_ACK.CLK
clk_i => w_master_o_STB.CLK
clk_i => r_master_o_STB.CLK
clk_i => w_master_o_CYC.CLK
clk_i => r_master_o_CYC.CLK
clk_i => transfer_count[0].CLK
clk_i => transfer_count[1].CLK
clk_i => transfer_count[2].CLK
clk_i => transfer_count[3].CLK
clk_i => transfer_count[4].CLK
clk_i => transfer_count[5].CLK
clk_i => transfer_count[6].CLK
clk_i => transfer_count[7].CLK
clk_i => transfer_count[8].CLK
clk_i => transfer_count[9].CLK
clk_i => transfer_count[10].CLK
clk_i => transfer_count[11].CLK
clk_i => transfer_count[12].CLK
clk_i => transfer_count[13].CLK
clk_i => transfer_count[14].CLK
clk_i => transfer_count[15].CLK
clk_i => transfer_count[16].CLK
clk_i => transfer_count[17].CLK
clk_i => transfer_count[18].CLK
clk_i => transfer_count[19].CLK
clk_i => transfer_count[20].CLK
clk_i => transfer_count[21].CLK
clk_i => transfer_count[22].CLK
clk_i => transfer_count[23].CLK
clk_i => transfer_count[24].CLK
clk_i => transfer_count[25].CLK
clk_i => transfer_count[26].CLK
clk_i => transfer_count[27].CLK
clk_i => transfer_count[28].CLK
clk_i => transfer_count[29].CLK
clk_i => transfer_count[30].CLK
clk_i => transfer_count[31].CLK
clk_i => write_stride[0].CLK
clk_i => write_stride[1].CLK
clk_i => write_stride[2].CLK
clk_i => write_stride[3].CLK
clk_i => write_stride[4].CLK
clk_i => write_stride[5].CLK
clk_i => write_stride[6].CLK
clk_i => write_stride[7].CLK
clk_i => write_stride[8].CLK
clk_i => write_stride[9].CLK
clk_i => write_stride[10].CLK
clk_i => write_stride[11].CLK
clk_i => write_stride[12].CLK
clk_i => write_stride[13].CLK
clk_i => write_stride[14].CLK
clk_i => write_stride[15].CLK
clk_i => write_stride[16].CLK
clk_i => write_stride[17].CLK
clk_i => write_stride[18].CLK
clk_i => write_stride[19].CLK
clk_i => write_stride[20].CLK
clk_i => write_stride[21].CLK
clk_i => write_stride[22].CLK
clk_i => write_stride[23].CLK
clk_i => write_stride[24].CLK
clk_i => write_stride[25].CLK
clk_i => write_stride[26].CLK
clk_i => write_stride[27].CLK
clk_i => write_stride[28].CLK
clk_i => write_stride[29].CLK
clk_i => write_stride[30].CLK
clk_i => write_stride[31].CLK
clk_i => read_stride[0].CLK
clk_i => read_stride[1].CLK
clk_i => read_stride[2].CLK
clk_i => read_stride[3].CLK
clk_i => read_stride[4].CLK
clk_i => read_stride[5].CLK
clk_i => read_stride[6].CLK
clk_i => read_stride[7].CLK
clk_i => read_stride[8].CLK
clk_i => read_stride[9].CLK
clk_i => read_stride[10].CLK
clk_i => read_stride[11].CLK
clk_i => read_stride[12].CLK
clk_i => read_stride[13].CLK
clk_i => read_stride[14].CLK
clk_i => read_stride[15].CLK
clk_i => read_stride[16].CLK
clk_i => read_stride[17].CLK
clk_i => read_stride[18].CLK
clk_i => read_stride[19].CLK
clk_i => read_stride[20].CLK
clk_i => read_stride[21].CLK
clk_i => read_stride[22].CLK
clk_i => read_stride[23].CLK
clk_i => read_stride[24].CLK
clk_i => read_stride[25].CLK
clk_i => read_stride[26].CLK
clk_i => read_stride[27].CLK
clk_i => read_stride[28].CLK
clk_i => read_stride[29].CLK
clk_i => read_stride[30].CLK
clk_i => read_stride[31].CLK
clk_i => write_issue_address[0].CLK
clk_i => write_issue_address[1].CLK
clk_i => write_issue_address[2].CLK
clk_i => write_issue_address[3].CLK
clk_i => write_issue_address[4].CLK
clk_i => write_issue_address[5].CLK
clk_i => write_issue_address[6].CLK
clk_i => write_issue_address[7].CLK
clk_i => write_issue_address[8].CLK
clk_i => write_issue_address[9].CLK
clk_i => write_issue_address[10].CLK
clk_i => write_issue_address[11].CLK
clk_i => write_issue_address[12].CLK
clk_i => write_issue_address[13].CLK
clk_i => write_issue_address[14].CLK
clk_i => write_issue_address[15].CLK
clk_i => write_issue_address[16].CLK
clk_i => write_issue_address[17].CLK
clk_i => write_issue_address[18].CLK
clk_i => write_issue_address[19].CLK
clk_i => write_issue_address[20].CLK
clk_i => write_issue_address[21].CLK
clk_i => write_issue_address[22].CLK
clk_i => write_issue_address[23].CLK
clk_i => write_issue_address[24].CLK
clk_i => write_issue_address[25].CLK
clk_i => write_issue_address[26].CLK
clk_i => write_issue_address[27].CLK
clk_i => write_issue_address[28].CLK
clk_i => write_issue_address[29].CLK
clk_i => write_issue_address[30].CLK
clk_i => write_issue_address[31].CLK
clk_i => read_issue_address[0].CLK
clk_i => read_issue_address[1].CLK
clk_i => read_issue_address[2].CLK
clk_i => read_issue_address[3].CLK
clk_i => read_issue_address[4].CLK
clk_i => read_issue_address[5].CLK
clk_i => read_issue_address[6].CLK
clk_i => read_issue_address[7].CLK
clk_i => read_issue_address[8].CLK
clk_i => read_issue_address[9].CLK
clk_i => read_issue_address[10].CLK
clk_i => read_issue_address[11].CLK
clk_i => read_issue_address[12].CLK
clk_i => read_issue_address[13].CLK
clk_i => read_issue_address[14].CLK
clk_i => read_issue_address[15].CLK
clk_i => read_issue_address[16].CLK
clk_i => read_issue_address[17].CLK
clk_i => read_issue_address[18].CLK
clk_i => read_issue_address[19].CLK
clk_i => read_issue_address[20].CLK
clk_i => read_issue_address[21].CLK
clk_i => read_issue_address[22].CLK
clk_i => read_issue_address[23].CLK
clk_i => read_issue_address[24].CLK
clk_i => read_issue_address[25].CLK
clk_i => read_issue_address[26].CLK
clk_i => read_issue_address[27].CLK
clk_i => read_issue_address[28].CLK
clk_i => read_issue_address[29].CLK
clk_i => read_issue_address[30].CLK
clk_i => read_issue_address[31].CLK
clk_i => write_result_offset[0].CLK
clk_i => write_result_offset[1].CLK
clk_i => write_result_offset[2].CLK
clk_i => write_result_offset[3].CLK
clk_i => write_result_offset[4].CLK
clk_i => write_result_offset[5].CLK
clk_i => write_result_offset[6].CLK
clk_i => write_result_offset[7].CLK
clk_i => write_result_offset[8].CLK
clk_i => write_issue_offset[0].CLK
clk_i => write_issue_offset[1].CLK
clk_i => write_issue_offset[2].CLK
clk_i => write_issue_offset[3].CLK
clk_i => write_issue_offset[4].CLK
clk_i => write_issue_offset[5].CLK
clk_i => write_issue_offset[6].CLK
clk_i => write_issue_offset[7].CLK
clk_i => write_issue_offset[8].CLK
clk_i => read_result_offset[0].CLK
clk_i => read_result_offset[1].CLK
clk_i => read_result_offset[2].CLK
clk_i => read_result_offset[3].CLK
clk_i => read_result_offset[4].CLK
clk_i => read_result_offset[5].CLK
clk_i => read_result_offset[6].CLK
clk_i => read_result_offset[7].CLK
clk_i => read_result_offset[8].CLK
clk_i => read_issue_offset[0].CLK
clk_i => read_issue_offset[1].CLK
clk_i => read_issue_offset[2].CLK
clk_i => read_issue_offset[3].CLK
clk_i => read_issue_offset[4].CLK
clk_i => read_issue_offset[5].CLK
clk_i => read_issue_offset[6].CLK
clk_i => read_issue_offset[7].CLK
clk_i => read_issue_offset[8].CLK
clk_i => generic_simple_dpram:ring.clkb_i
rst_n_i => generic_simple_dpram:ring.rst_n_i
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => r_master_o_CYC.OUTPUTSELECT
rst_n_i => w_master_o_CYC.OUTPUTSELECT
rst_n_i => r_master_o_STB.OUTPUTSELECT
rst_n_i => w_master_o_STB.OUTPUTSELECT
rst_n_i => slave_o_ACK.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => interrupt_o.OUTPUTSELECT
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.we => main.IN1
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.adr[0] => ~NO_FANOUT~
slave_i.adr[1] => ~NO_FANOUT~
slave_i.adr[2] => Mux0.IN5
slave_i.adr[2] => Mux1.IN5
slave_i.adr[2] => Mux2.IN5
slave_i.adr[2] => Mux3.IN5
slave_i.adr[2] => Mux4.IN5
slave_i.adr[2] => Mux5.IN5
slave_i.adr[2] => Mux6.IN5
slave_i.adr[2] => Mux7.IN5
slave_i.adr[2] => Mux8.IN5
slave_i.adr[2] => Mux9.IN5
slave_i.adr[2] => Mux10.IN5
slave_i.adr[2] => Mux11.IN5
slave_i.adr[2] => Mux12.IN5
slave_i.adr[2] => Mux13.IN5
slave_i.adr[2] => Mux14.IN5
slave_i.adr[2] => Mux15.IN5
slave_i.adr[2] => Mux16.IN5
slave_i.adr[2] => Mux17.IN5
slave_i.adr[2] => Mux18.IN5
slave_i.adr[2] => Mux19.IN5
slave_i.adr[2] => Mux20.IN5
slave_i.adr[2] => Mux21.IN5
slave_i.adr[2] => Mux22.IN5
slave_i.adr[2] => Mux23.IN5
slave_i.adr[2] => Mux24.IN5
slave_i.adr[2] => Mux25.IN5
slave_i.adr[2] => Mux26.IN5
slave_i.adr[2] => Mux27.IN5
slave_i.adr[2] => Mux28.IN5
slave_i.adr[2] => Mux29.IN5
slave_i.adr[2] => Mux30.IN5
slave_i.adr[2] => Mux31.IN5
slave_i.adr[2] => Mux32.IN10
slave_i.adr[2] => Mux33.IN10
slave_i.adr[2] => Mux34.IN10
slave_i.adr[2] => Mux35.IN10
slave_i.adr[2] => Mux36.IN10
slave_i.adr[2] => Mux37.IN10
slave_i.adr[2] => Mux38.IN10
slave_i.adr[2] => Mux39.IN10
slave_i.adr[2] => Mux40.IN10
slave_i.adr[2] => Mux41.IN10
slave_i.adr[2] => Mux42.IN10
slave_i.adr[2] => Mux43.IN10
slave_i.adr[2] => Mux44.IN10
slave_i.adr[2] => Mux45.IN10
slave_i.adr[2] => Mux46.IN10
slave_i.adr[2] => Mux47.IN10
slave_i.adr[2] => Mux48.IN10
slave_i.adr[2] => Mux49.IN10
slave_i.adr[2] => Mux50.IN10
slave_i.adr[2] => Mux51.IN10
slave_i.adr[2] => Mux52.IN10
slave_i.adr[2] => Mux53.IN10
slave_i.adr[2] => Mux54.IN10
slave_i.adr[2] => Mux55.IN10
slave_i.adr[2] => Mux56.IN10
slave_i.adr[2] => Mux57.IN10
slave_i.adr[2] => Mux58.IN10
slave_i.adr[2] => Mux59.IN10
slave_i.adr[2] => Mux60.IN10
slave_i.adr[2] => Mux61.IN10
slave_i.adr[2] => Mux62.IN10
slave_i.adr[2] => Mux63.IN10
slave_i.adr[2] => Mux64.IN10
slave_i.adr[2] => Mux65.IN10
slave_i.adr[2] => Mux66.IN10
slave_i.adr[2] => Mux67.IN10
slave_i.adr[2] => Mux68.IN10
slave_i.adr[2] => Mux69.IN10
slave_i.adr[2] => Mux70.IN10
slave_i.adr[2] => Mux71.IN10
slave_i.adr[2] => Mux72.IN10
slave_i.adr[2] => Mux73.IN10
slave_i.adr[2] => Mux74.IN10
slave_i.adr[2] => Mux75.IN10
slave_i.adr[2] => Mux76.IN10
slave_i.adr[2] => Mux77.IN10
slave_i.adr[2] => Mux78.IN10
slave_i.adr[2] => Mux79.IN10
slave_i.adr[2] => Mux80.IN10
slave_i.adr[2] => Mux81.IN10
slave_i.adr[2] => Mux82.IN10
slave_i.adr[2] => Mux83.IN10
slave_i.adr[2] => Mux84.IN10
slave_i.adr[2] => Mux85.IN10
slave_i.adr[2] => Mux86.IN10
slave_i.adr[2] => Mux87.IN10
slave_i.adr[2] => Mux88.IN10
slave_i.adr[2] => Mux89.IN10
slave_i.adr[2] => Mux90.IN10
slave_i.adr[2] => Mux91.IN10
slave_i.adr[2] => Mux92.IN10
slave_i.adr[2] => Mux93.IN10
slave_i.adr[2] => Mux94.IN10
slave_i.adr[2] => Mux95.IN10
slave_i.adr[2] => Mux96.IN3
slave_i.adr[2] => Mux97.IN3
slave_i.adr[2] => Mux98.IN3
slave_i.adr[2] => Mux99.IN3
slave_i.adr[2] => Mux100.IN3
slave_i.adr[2] => Mux101.IN3
slave_i.adr[2] => Mux102.IN3
slave_i.adr[2] => Mux103.IN3
slave_i.adr[2] => Mux104.IN3
slave_i.adr[2] => Mux105.IN3
slave_i.adr[2] => Mux106.IN3
slave_i.adr[2] => Mux107.IN3
slave_i.adr[2] => Mux108.IN3
slave_i.adr[2] => Mux109.IN3
slave_i.adr[2] => Mux110.IN3
slave_i.adr[2] => Mux111.IN3
slave_i.adr[2] => Mux112.IN3
slave_i.adr[2] => Mux113.IN3
slave_i.adr[2] => Mux114.IN3
slave_i.adr[2] => Mux115.IN3
slave_i.adr[2] => Mux116.IN3
slave_i.adr[2] => Mux117.IN3
slave_i.adr[2] => Mux118.IN3
slave_i.adr[2] => Mux119.IN3
slave_i.adr[2] => Mux120.IN3
slave_i.adr[2] => Mux121.IN3
slave_i.adr[2] => Mux122.IN3
slave_i.adr[2] => Mux123.IN3
slave_i.adr[2] => Mux124.IN3
slave_i.adr[2] => Mux125.IN3
slave_i.adr[2] => Mux126.IN3
slave_i.adr[2] => Mux127.IN3
slave_i.adr[2] => Mux128.IN3
slave_i.adr[2] => Mux129.IN3
slave_i.adr[2] => Mux130.IN3
slave_i.adr[2] => Mux131.IN3
slave_i.adr[2] => Mux132.IN3
slave_i.adr[2] => Mux133.IN3
slave_i.adr[2] => Mux134.IN3
slave_i.adr[2] => Mux135.IN3
slave_i.adr[2] => Mux136.IN3
slave_i.adr[2] => Mux137.IN3
slave_i.adr[2] => Mux138.IN3
slave_i.adr[2] => Mux139.IN3
slave_i.adr[2] => Mux140.IN3
slave_i.adr[2] => Mux141.IN3
slave_i.adr[2] => Mux142.IN3
slave_i.adr[2] => Mux143.IN3
slave_i.adr[2] => Mux144.IN3
slave_i.adr[2] => Mux145.IN3
slave_i.adr[2] => Mux146.IN3
slave_i.adr[2] => Mux147.IN3
slave_i.adr[2] => Mux148.IN3
slave_i.adr[2] => Mux149.IN3
slave_i.adr[2] => Mux150.IN3
slave_i.adr[2] => Mux151.IN3
slave_i.adr[2] => Mux152.IN3
slave_i.adr[2] => Mux153.IN3
slave_i.adr[2] => Mux154.IN3
slave_i.adr[2] => Mux155.IN3
slave_i.adr[2] => Mux156.IN3
slave_i.adr[2] => Mux157.IN3
slave_i.adr[2] => Mux158.IN3
slave_i.adr[2] => Mux159.IN3
slave_i.adr[2] => Mux160.IN3
slave_i.adr[2] => Mux161.IN3
slave_i.adr[2] => Mux162.IN3
slave_i.adr[2] => Mux163.IN3
slave_i.adr[2] => Mux164.IN3
slave_i.adr[2] => Mux165.IN3
slave_i.adr[2] => Mux166.IN3
slave_i.adr[2] => Mux167.IN3
slave_i.adr[2] => Mux168.IN3
slave_i.adr[2] => Mux169.IN3
slave_i.adr[2] => Mux170.IN3
slave_i.adr[2] => Mux171.IN3
slave_i.adr[2] => Mux172.IN3
slave_i.adr[2] => Mux173.IN3
slave_i.adr[2] => Mux174.IN3
slave_i.adr[2] => Mux175.IN3
slave_i.adr[2] => Mux176.IN3
slave_i.adr[2] => Mux177.IN3
slave_i.adr[2] => Mux178.IN3
slave_i.adr[2] => Mux179.IN3
slave_i.adr[2] => Mux180.IN3
slave_i.adr[2] => Mux181.IN3
slave_i.adr[2] => Mux182.IN3
slave_i.adr[2] => Mux183.IN3
slave_i.adr[2] => Mux184.IN3
slave_i.adr[2] => Mux185.IN3
slave_i.adr[2] => Mux186.IN3
slave_i.adr[2] => Mux187.IN3
slave_i.adr[2] => Mux188.IN3
slave_i.adr[2] => Mux189.IN3
slave_i.adr[2] => Mux190.IN3
slave_i.adr[2] => Mux191.IN3
slave_i.adr[3] => Mux0.IN4
slave_i.adr[3] => Mux1.IN4
slave_i.adr[3] => Mux2.IN4
slave_i.adr[3] => Mux3.IN4
slave_i.adr[3] => Mux4.IN4
slave_i.adr[3] => Mux5.IN4
slave_i.adr[3] => Mux6.IN4
slave_i.adr[3] => Mux7.IN4
slave_i.adr[3] => Mux8.IN4
slave_i.adr[3] => Mux9.IN4
slave_i.adr[3] => Mux10.IN4
slave_i.adr[3] => Mux11.IN4
slave_i.adr[3] => Mux12.IN4
slave_i.adr[3] => Mux13.IN4
slave_i.adr[3] => Mux14.IN4
slave_i.adr[3] => Mux15.IN4
slave_i.adr[3] => Mux16.IN4
slave_i.adr[3] => Mux17.IN4
slave_i.adr[3] => Mux18.IN4
slave_i.adr[3] => Mux19.IN4
slave_i.adr[3] => Mux20.IN4
slave_i.adr[3] => Mux21.IN4
slave_i.adr[3] => Mux22.IN4
slave_i.adr[3] => Mux23.IN4
slave_i.adr[3] => Mux24.IN4
slave_i.adr[3] => Mux25.IN4
slave_i.adr[3] => Mux26.IN4
slave_i.adr[3] => Mux27.IN4
slave_i.adr[3] => Mux28.IN4
slave_i.adr[3] => Mux29.IN4
slave_i.adr[3] => Mux30.IN4
slave_i.adr[3] => Mux31.IN4
slave_i.adr[3] => Mux32.IN9
slave_i.adr[3] => Mux33.IN9
slave_i.adr[3] => Mux34.IN9
slave_i.adr[3] => Mux35.IN9
slave_i.adr[3] => Mux36.IN9
slave_i.adr[3] => Mux37.IN9
slave_i.adr[3] => Mux38.IN9
slave_i.adr[3] => Mux39.IN9
slave_i.adr[3] => Mux40.IN9
slave_i.adr[3] => Mux41.IN9
slave_i.adr[3] => Mux42.IN9
slave_i.adr[3] => Mux43.IN9
slave_i.adr[3] => Mux44.IN9
slave_i.adr[3] => Mux45.IN9
slave_i.adr[3] => Mux46.IN9
slave_i.adr[3] => Mux47.IN9
slave_i.adr[3] => Mux48.IN9
slave_i.adr[3] => Mux49.IN9
slave_i.adr[3] => Mux50.IN9
slave_i.adr[3] => Mux51.IN9
slave_i.adr[3] => Mux52.IN9
slave_i.adr[3] => Mux53.IN9
slave_i.adr[3] => Mux54.IN9
slave_i.adr[3] => Mux55.IN9
slave_i.adr[3] => Mux56.IN9
slave_i.adr[3] => Mux57.IN9
slave_i.adr[3] => Mux58.IN9
slave_i.adr[3] => Mux59.IN9
slave_i.adr[3] => Mux60.IN9
slave_i.adr[3] => Mux61.IN9
slave_i.adr[3] => Mux62.IN9
slave_i.adr[3] => Mux63.IN9
slave_i.adr[3] => Mux64.IN9
slave_i.adr[3] => Mux65.IN9
slave_i.adr[3] => Mux66.IN9
slave_i.adr[3] => Mux67.IN9
slave_i.adr[3] => Mux68.IN9
slave_i.adr[3] => Mux69.IN9
slave_i.adr[3] => Mux70.IN9
slave_i.adr[3] => Mux71.IN9
slave_i.adr[3] => Mux72.IN9
slave_i.adr[3] => Mux73.IN9
slave_i.adr[3] => Mux74.IN9
slave_i.adr[3] => Mux75.IN9
slave_i.adr[3] => Mux76.IN9
slave_i.adr[3] => Mux77.IN9
slave_i.adr[3] => Mux78.IN9
slave_i.adr[3] => Mux79.IN9
slave_i.adr[3] => Mux80.IN9
slave_i.adr[3] => Mux81.IN9
slave_i.adr[3] => Mux82.IN9
slave_i.adr[3] => Mux83.IN9
slave_i.adr[3] => Mux84.IN9
slave_i.adr[3] => Mux85.IN9
slave_i.adr[3] => Mux86.IN9
slave_i.adr[3] => Mux87.IN9
slave_i.adr[3] => Mux88.IN9
slave_i.adr[3] => Mux89.IN9
slave_i.adr[3] => Mux90.IN9
slave_i.adr[3] => Mux91.IN9
slave_i.adr[3] => Mux92.IN9
slave_i.adr[3] => Mux93.IN9
slave_i.adr[3] => Mux94.IN9
slave_i.adr[3] => Mux95.IN9
slave_i.adr[3] => Mux96.IN2
slave_i.adr[3] => Mux97.IN2
slave_i.adr[3] => Mux98.IN2
slave_i.adr[3] => Mux99.IN2
slave_i.adr[3] => Mux100.IN2
slave_i.adr[3] => Mux101.IN2
slave_i.adr[3] => Mux102.IN2
slave_i.adr[3] => Mux103.IN2
slave_i.adr[3] => Mux104.IN2
slave_i.adr[3] => Mux105.IN2
slave_i.adr[3] => Mux106.IN2
slave_i.adr[3] => Mux107.IN2
slave_i.adr[3] => Mux108.IN2
slave_i.adr[3] => Mux109.IN2
slave_i.adr[3] => Mux110.IN2
slave_i.adr[3] => Mux111.IN2
slave_i.adr[3] => Mux112.IN2
slave_i.adr[3] => Mux113.IN2
slave_i.adr[3] => Mux114.IN2
slave_i.adr[3] => Mux115.IN2
slave_i.adr[3] => Mux116.IN2
slave_i.adr[3] => Mux117.IN2
slave_i.adr[3] => Mux118.IN2
slave_i.adr[3] => Mux119.IN2
slave_i.adr[3] => Mux120.IN2
slave_i.adr[3] => Mux121.IN2
slave_i.adr[3] => Mux122.IN2
slave_i.adr[3] => Mux123.IN2
slave_i.adr[3] => Mux124.IN2
slave_i.adr[3] => Mux125.IN2
slave_i.adr[3] => Mux126.IN2
slave_i.adr[3] => Mux127.IN2
slave_i.adr[3] => Mux128.IN2
slave_i.adr[3] => Mux129.IN2
slave_i.adr[3] => Mux130.IN2
slave_i.adr[3] => Mux131.IN2
slave_i.adr[3] => Mux132.IN2
slave_i.adr[3] => Mux133.IN2
slave_i.adr[3] => Mux134.IN2
slave_i.adr[3] => Mux135.IN2
slave_i.adr[3] => Mux136.IN2
slave_i.adr[3] => Mux137.IN2
slave_i.adr[3] => Mux138.IN2
slave_i.adr[3] => Mux139.IN2
slave_i.adr[3] => Mux140.IN2
slave_i.adr[3] => Mux141.IN2
slave_i.adr[3] => Mux142.IN2
slave_i.adr[3] => Mux143.IN2
slave_i.adr[3] => Mux144.IN2
slave_i.adr[3] => Mux145.IN2
slave_i.adr[3] => Mux146.IN2
slave_i.adr[3] => Mux147.IN2
slave_i.adr[3] => Mux148.IN2
slave_i.adr[3] => Mux149.IN2
slave_i.adr[3] => Mux150.IN2
slave_i.adr[3] => Mux151.IN2
slave_i.adr[3] => Mux152.IN2
slave_i.adr[3] => Mux153.IN2
slave_i.adr[3] => Mux154.IN2
slave_i.adr[3] => Mux155.IN2
slave_i.adr[3] => Mux156.IN2
slave_i.adr[3] => Mux157.IN2
slave_i.adr[3] => Mux158.IN2
slave_i.adr[3] => Mux159.IN2
slave_i.adr[3] => Mux160.IN2
slave_i.adr[3] => Mux161.IN2
slave_i.adr[3] => Mux162.IN2
slave_i.adr[3] => Mux163.IN2
slave_i.adr[3] => Mux164.IN2
slave_i.adr[3] => Mux165.IN2
slave_i.adr[3] => Mux166.IN2
slave_i.adr[3] => Mux167.IN2
slave_i.adr[3] => Mux168.IN2
slave_i.adr[3] => Mux169.IN2
slave_i.adr[3] => Mux170.IN2
slave_i.adr[3] => Mux171.IN2
slave_i.adr[3] => Mux172.IN2
slave_i.adr[3] => Mux173.IN2
slave_i.adr[3] => Mux174.IN2
slave_i.adr[3] => Mux175.IN2
slave_i.adr[3] => Mux176.IN2
slave_i.adr[3] => Mux177.IN2
slave_i.adr[3] => Mux178.IN2
slave_i.adr[3] => Mux179.IN2
slave_i.adr[3] => Mux180.IN2
slave_i.adr[3] => Mux181.IN2
slave_i.adr[3] => Mux182.IN2
slave_i.adr[3] => Mux183.IN2
slave_i.adr[3] => Mux184.IN2
slave_i.adr[3] => Mux185.IN2
slave_i.adr[3] => Mux186.IN2
slave_i.adr[3] => Mux187.IN2
slave_i.adr[3] => Mux188.IN2
slave_i.adr[3] => Mux189.IN2
slave_i.adr[3] => Mux190.IN2
slave_i.adr[3] => Mux191.IN2
slave_i.adr[4] => Mux0.IN3
slave_i.adr[4] => Mux1.IN3
slave_i.adr[4] => Mux2.IN3
slave_i.adr[4] => Mux3.IN3
slave_i.adr[4] => Mux4.IN3
slave_i.adr[4] => Mux5.IN3
slave_i.adr[4] => Mux6.IN3
slave_i.adr[4] => Mux7.IN3
slave_i.adr[4] => Mux8.IN3
slave_i.adr[4] => Mux9.IN3
slave_i.adr[4] => Mux10.IN3
slave_i.adr[4] => Mux11.IN3
slave_i.adr[4] => Mux12.IN3
slave_i.adr[4] => Mux13.IN3
slave_i.adr[4] => Mux14.IN3
slave_i.adr[4] => Mux15.IN3
slave_i.adr[4] => Mux16.IN3
slave_i.adr[4] => Mux17.IN3
slave_i.adr[4] => Mux18.IN3
slave_i.adr[4] => Mux19.IN3
slave_i.adr[4] => Mux20.IN3
slave_i.adr[4] => Mux21.IN3
slave_i.adr[4] => Mux22.IN3
slave_i.adr[4] => Mux23.IN3
slave_i.adr[4] => Mux24.IN3
slave_i.adr[4] => Mux25.IN3
slave_i.adr[4] => Mux26.IN3
slave_i.adr[4] => Mux27.IN3
slave_i.adr[4] => Mux28.IN3
slave_i.adr[4] => Mux29.IN3
slave_i.adr[4] => Mux30.IN3
slave_i.adr[4] => Mux31.IN3
slave_i.adr[4] => Mux32.IN8
slave_i.adr[4] => Mux33.IN8
slave_i.adr[4] => Mux34.IN8
slave_i.adr[4] => Mux35.IN8
slave_i.adr[4] => Mux36.IN8
slave_i.adr[4] => Mux37.IN8
slave_i.adr[4] => Mux38.IN8
slave_i.adr[4] => Mux39.IN8
slave_i.adr[4] => Mux40.IN8
slave_i.adr[4] => Mux41.IN8
slave_i.adr[4] => Mux42.IN8
slave_i.adr[4] => Mux43.IN8
slave_i.adr[4] => Mux44.IN8
slave_i.adr[4] => Mux45.IN8
slave_i.adr[4] => Mux46.IN8
slave_i.adr[4] => Mux47.IN8
slave_i.adr[4] => Mux48.IN8
slave_i.adr[4] => Mux49.IN8
slave_i.adr[4] => Mux50.IN8
slave_i.adr[4] => Mux51.IN8
slave_i.adr[4] => Mux52.IN8
slave_i.adr[4] => Mux53.IN8
slave_i.adr[4] => Mux54.IN8
slave_i.adr[4] => Mux55.IN8
slave_i.adr[4] => Mux56.IN8
slave_i.adr[4] => Mux57.IN8
slave_i.adr[4] => Mux58.IN8
slave_i.adr[4] => Mux59.IN8
slave_i.adr[4] => Mux60.IN8
slave_i.adr[4] => Mux61.IN8
slave_i.adr[4] => Mux62.IN8
slave_i.adr[4] => Mux63.IN8
slave_i.adr[4] => Mux64.IN8
slave_i.adr[4] => Mux65.IN8
slave_i.adr[4] => Mux66.IN8
slave_i.adr[4] => Mux67.IN8
slave_i.adr[4] => Mux68.IN8
slave_i.adr[4] => Mux69.IN8
slave_i.adr[4] => Mux70.IN8
slave_i.adr[4] => Mux71.IN8
slave_i.adr[4] => Mux72.IN8
slave_i.adr[4] => Mux73.IN8
slave_i.adr[4] => Mux74.IN8
slave_i.adr[4] => Mux75.IN8
slave_i.adr[4] => Mux76.IN8
slave_i.adr[4] => Mux77.IN8
slave_i.adr[4] => Mux78.IN8
slave_i.adr[4] => Mux79.IN8
slave_i.adr[4] => Mux80.IN8
slave_i.adr[4] => Mux81.IN8
slave_i.adr[4] => Mux82.IN8
slave_i.adr[4] => Mux83.IN8
slave_i.adr[4] => Mux84.IN8
slave_i.adr[4] => Mux85.IN8
slave_i.adr[4] => Mux86.IN8
slave_i.adr[4] => Mux87.IN8
slave_i.adr[4] => Mux88.IN8
slave_i.adr[4] => Mux89.IN8
slave_i.adr[4] => Mux90.IN8
slave_i.adr[4] => Mux91.IN8
slave_i.adr[4] => Mux92.IN8
slave_i.adr[4] => Mux93.IN8
slave_i.adr[4] => Mux94.IN8
slave_i.adr[4] => Mux95.IN8
slave_i.adr[4] => Mux96.IN1
slave_i.adr[4] => Mux97.IN1
slave_i.adr[4] => Mux98.IN1
slave_i.adr[4] => Mux99.IN1
slave_i.adr[4] => Mux100.IN1
slave_i.adr[4] => Mux101.IN1
slave_i.adr[4] => Mux102.IN1
slave_i.adr[4] => Mux103.IN1
slave_i.adr[4] => Mux104.IN1
slave_i.adr[4] => Mux105.IN1
slave_i.adr[4] => Mux106.IN1
slave_i.adr[4] => Mux107.IN1
slave_i.adr[4] => Mux108.IN1
slave_i.adr[4] => Mux109.IN1
slave_i.adr[4] => Mux110.IN1
slave_i.adr[4] => Mux111.IN1
slave_i.adr[4] => Mux112.IN1
slave_i.adr[4] => Mux113.IN1
slave_i.adr[4] => Mux114.IN1
slave_i.adr[4] => Mux115.IN1
slave_i.adr[4] => Mux116.IN1
slave_i.adr[4] => Mux117.IN1
slave_i.adr[4] => Mux118.IN1
slave_i.adr[4] => Mux119.IN1
slave_i.adr[4] => Mux120.IN1
slave_i.adr[4] => Mux121.IN1
slave_i.adr[4] => Mux122.IN1
slave_i.adr[4] => Mux123.IN1
slave_i.adr[4] => Mux124.IN1
slave_i.adr[4] => Mux125.IN1
slave_i.adr[4] => Mux126.IN1
slave_i.adr[4] => Mux127.IN1
slave_i.adr[4] => Mux128.IN1
slave_i.adr[4] => Mux129.IN1
slave_i.adr[4] => Mux130.IN1
slave_i.adr[4] => Mux131.IN1
slave_i.adr[4] => Mux132.IN1
slave_i.adr[4] => Mux133.IN1
slave_i.adr[4] => Mux134.IN1
slave_i.adr[4] => Mux135.IN1
slave_i.adr[4] => Mux136.IN1
slave_i.adr[4] => Mux137.IN1
slave_i.adr[4] => Mux138.IN1
slave_i.adr[4] => Mux139.IN1
slave_i.adr[4] => Mux140.IN1
slave_i.adr[4] => Mux141.IN1
slave_i.adr[4] => Mux142.IN1
slave_i.adr[4] => Mux143.IN1
slave_i.adr[4] => Mux144.IN1
slave_i.adr[4] => Mux145.IN1
slave_i.adr[4] => Mux146.IN1
slave_i.adr[4] => Mux147.IN1
slave_i.adr[4] => Mux148.IN1
slave_i.adr[4] => Mux149.IN1
slave_i.adr[4] => Mux150.IN1
slave_i.adr[4] => Mux151.IN1
slave_i.adr[4] => Mux152.IN1
slave_i.adr[4] => Mux153.IN1
slave_i.adr[4] => Mux154.IN1
slave_i.adr[4] => Mux155.IN1
slave_i.adr[4] => Mux156.IN1
slave_i.adr[4] => Mux157.IN1
slave_i.adr[4] => Mux158.IN1
slave_i.adr[4] => Mux159.IN1
slave_i.adr[4] => Mux160.IN1
slave_i.adr[4] => Mux161.IN1
slave_i.adr[4] => Mux162.IN1
slave_i.adr[4] => Mux163.IN1
slave_i.adr[4] => Mux164.IN1
slave_i.adr[4] => Mux165.IN1
slave_i.adr[4] => Mux166.IN1
slave_i.adr[4] => Mux167.IN1
slave_i.adr[4] => Mux168.IN1
slave_i.adr[4] => Mux169.IN1
slave_i.adr[4] => Mux170.IN1
slave_i.adr[4] => Mux171.IN1
slave_i.adr[4] => Mux172.IN1
slave_i.adr[4] => Mux173.IN1
slave_i.adr[4] => Mux174.IN1
slave_i.adr[4] => Mux175.IN1
slave_i.adr[4] => Mux176.IN1
slave_i.adr[4] => Mux177.IN1
slave_i.adr[4] => Mux178.IN1
slave_i.adr[4] => Mux179.IN1
slave_i.adr[4] => Mux180.IN1
slave_i.adr[4] => Mux181.IN1
slave_i.adr[4] => Mux182.IN1
slave_i.adr[4] => Mux183.IN1
slave_i.adr[4] => Mux184.IN1
slave_i.adr[4] => Mux185.IN1
slave_i.adr[4] => Mux186.IN1
slave_i.adr[4] => Mux187.IN1
slave_i.adr[4] => Mux188.IN1
slave_i.adr[4] => Mux189.IN1
slave_i.adr[4] => Mux190.IN1
slave_i.adr[4] => Mux191.IN1
slave_i.adr[5] => ~NO_FANOUT~
slave_i.adr[6] => ~NO_FANOUT~
slave_i.adr[7] => ~NO_FANOUT~
slave_i.adr[8] => ~NO_FANOUT~
slave_i.adr[9] => ~NO_FANOUT~
slave_i.adr[10] => ~NO_FANOUT~
slave_i.adr[11] => ~NO_FANOUT~
slave_i.adr[12] => ~NO_FANOUT~
slave_i.adr[13] => ~NO_FANOUT~
slave_i.adr[14] => ~NO_FANOUT~
slave_i.adr[15] => ~NO_FANOUT~
slave_i.adr[16] => ~NO_FANOUT~
slave_i.adr[17] => ~NO_FANOUT~
slave_i.adr[18] => ~NO_FANOUT~
slave_i.adr[19] => ~NO_FANOUT~
slave_i.adr[20] => ~NO_FANOUT~
slave_i.adr[21] => ~NO_FANOUT~
slave_i.adr[22] => ~NO_FANOUT~
slave_i.adr[23] => ~NO_FANOUT~
slave_i.adr[24] => ~NO_FANOUT~
slave_i.adr[25] => ~NO_FANOUT~
slave_i.adr[26] => ~NO_FANOUT~
slave_i.adr[27] => ~NO_FANOUT~
slave_i.adr[28] => ~NO_FANOUT~
slave_i.adr[29] => ~NO_FANOUT~
slave_i.adr[30] => ~NO_FANOUT~
slave_i.adr[31] => ~NO_FANOUT~
slave_i.stb => slave_o_ACK.IN0
slave_i.cyc => slave_o_ACK.IN1
slave_o.dat[0] <= slave_o_DAT[0].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[1] <= slave_o_DAT[1].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[2] <= slave_o_DAT[2].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[3] <= slave_o_DAT[3].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[4] <= slave_o_DAT[4].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[5] <= slave_o_DAT[5].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[6] <= slave_o_DAT[6].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[7] <= slave_o_DAT[7].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[8] <= slave_o_DAT[8].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[9] <= slave_o_DAT[9].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[10] <= slave_o_DAT[10].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[11] <= slave_o_DAT[11].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[12] <= slave_o_DAT[12].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[13] <= slave_o_DAT[13].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[14] <= slave_o_DAT[14].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[15] <= slave_o_DAT[15].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[16] <= slave_o_DAT[16].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[17] <= slave_o_DAT[17].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[18] <= slave_o_DAT[18].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[19] <= slave_o_DAT[19].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[20] <= slave_o_DAT[20].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[21] <= slave_o_DAT[21].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[22] <= slave_o_DAT[22].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[23] <= slave_o_DAT[23].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[24] <= slave_o_DAT[24].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[25] <= slave_o_DAT[25].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[26] <= slave_o_DAT[26].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[27] <= slave_o_DAT[27].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[28] <= slave_o_DAT[28].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[29] <= slave_o_DAT[29].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[30] <= slave_o_DAT[30].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[31] <= slave_o_DAT[31].DB_MAX_OUTPUT_PORT_TYPE
slave_o.int <= <GND>
slave_o.stall <= <GND>
slave_o.rty <= <GND>
slave_o.err <= <GND>
slave_o.ack <= slave_o_ACK.DB_MAX_OUTPUT_PORT_TYPE
r_master_i.dat[0] => generic_simple_dpram:ring.da_i[0]
r_master_i.dat[1] => generic_simple_dpram:ring.da_i[1]
r_master_i.dat[2] => generic_simple_dpram:ring.da_i[2]
r_master_i.dat[3] => generic_simple_dpram:ring.da_i[3]
r_master_i.dat[4] => generic_simple_dpram:ring.da_i[4]
r_master_i.dat[5] => generic_simple_dpram:ring.da_i[5]
r_master_i.dat[6] => generic_simple_dpram:ring.da_i[6]
r_master_i.dat[7] => generic_simple_dpram:ring.da_i[7]
r_master_i.dat[8] => generic_simple_dpram:ring.da_i[8]
r_master_i.dat[9] => generic_simple_dpram:ring.da_i[9]
r_master_i.dat[10] => generic_simple_dpram:ring.da_i[10]
r_master_i.dat[11] => generic_simple_dpram:ring.da_i[11]
r_master_i.dat[12] => generic_simple_dpram:ring.da_i[12]
r_master_i.dat[13] => generic_simple_dpram:ring.da_i[13]
r_master_i.dat[14] => generic_simple_dpram:ring.da_i[14]
r_master_i.dat[15] => generic_simple_dpram:ring.da_i[15]
r_master_i.dat[16] => generic_simple_dpram:ring.da_i[16]
r_master_i.dat[17] => generic_simple_dpram:ring.da_i[17]
r_master_i.dat[18] => generic_simple_dpram:ring.da_i[18]
r_master_i.dat[19] => generic_simple_dpram:ring.da_i[19]
r_master_i.dat[20] => generic_simple_dpram:ring.da_i[20]
r_master_i.dat[21] => generic_simple_dpram:ring.da_i[21]
r_master_i.dat[22] => generic_simple_dpram:ring.da_i[22]
r_master_i.dat[23] => generic_simple_dpram:ring.da_i[23]
r_master_i.dat[24] => generic_simple_dpram:ring.da_i[24]
r_master_i.dat[25] => generic_simple_dpram:ring.da_i[25]
r_master_i.dat[26] => generic_simple_dpram:ring.da_i[26]
r_master_i.dat[27] => generic_simple_dpram:ring.da_i[27]
r_master_i.dat[28] => generic_simple_dpram:ring.da_i[28]
r_master_i.dat[29] => generic_simple_dpram:ring.da_i[29]
r_master_i.dat[30] => generic_simple_dpram:ring.da_i[30]
r_master_i.dat[31] => generic_simple_dpram:ring.da_i[31]
r_master_i.int => ~NO_FANOUT~
r_master_i.stall => read_issue_progress.IN1
r_master_i.rty => read_result_progress.IN1
r_master_i.err => read_result_progress.IN0
r_master_i.ack => read_result_progress.IN1
r_master_o.dat[0] <= <GND>
r_master_o.dat[1] <= <GND>
r_master_o.dat[2] <= <GND>
r_master_o.dat[3] <= <GND>
r_master_o.dat[4] <= <GND>
r_master_o.dat[5] <= <GND>
r_master_o.dat[6] <= <GND>
r_master_o.dat[7] <= <GND>
r_master_o.dat[8] <= <GND>
r_master_o.dat[9] <= <GND>
r_master_o.dat[10] <= <GND>
r_master_o.dat[11] <= <GND>
r_master_o.dat[12] <= <GND>
r_master_o.dat[13] <= <GND>
r_master_o.dat[14] <= <GND>
r_master_o.dat[15] <= <GND>
r_master_o.dat[16] <= <GND>
r_master_o.dat[17] <= <GND>
r_master_o.dat[18] <= <GND>
r_master_o.dat[19] <= <GND>
r_master_o.dat[20] <= <GND>
r_master_o.dat[21] <= <GND>
r_master_o.dat[22] <= <GND>
r_master_o.dat[23] <= <GND>
r_master_o.dat[24] <= <GND>
r_master_o.dat[25] <= <GND>
r_master_o.dat[26] <= <GND>
r_master_o.dat[27] <= <GND>
r_master_o.dat[28] <= <GND>
r_master_o.dat[29] <= <GND>
r_master_o.dat[30] <= <GND>
r_master_o.dat[31] <= <GND>
r_master_o.we <= <GND>
r_master_o.sel[0] <= <VCC>
r_master_o.sel[1] <= <VCC>
r_master_o.sel[2] <= <VCC>
r_master_o.sel[3] <= <VCC>
r_master_o.adr[0] <= read_issue_address[0].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[1] <= read_issue_address[1].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[2] <= read_issue_address[2].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[3] <= read_issue_address[3].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[4] <= read_issue_address[4].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[5] <= read_issue_address[5].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[6] <= read_issue_address[6].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[7] <= read_issue_address[7].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[8] <= read_issue_address[8].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[9] <= read_issue_address[9].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[10] <= read_issue_address[10].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[11] <= read_issue_address[11].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[12] <= read_issue_address[12].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[13] <= read_issue_address[13].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[14] <= read_issue_address[14].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[15] <= read_issue_address[15].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[16] <= read_issue_address[16].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[17] <= read_issue_address[17].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[18] <= read_issue_address[18].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[19] <= read_issue_address[19].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[20] <= read_issue_address[20].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[21] <= read_issue_address[21].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[22] <= read_issue_address[22].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[23] <= read_issue_address[23].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[24] <= read_issue_address[24].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[25] <= read_issue_address[25].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[26] <= read_issue_address[26].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[27] <= read_issue_address[27].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[28] <= read_issue_address[28].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[29] <= read_issue_address[29].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[30] <= read_issue_address[30].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[31] <= read_issue_address[31].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.stb <= r_master_o_STB.DB_MAX_OUTPUT_PORT_TYPE
r_master_o.cyc <= r_master_o_CYC.DB_MAX_OUTPUT_PORT_TYPE
w_master_i.dat[0] => ~NO_FANOUT~
w_master_i.dat[1] => ~NO_FANOUT~
w_master_i.dat[2] => ~NO_FANOUT~
w_master_i.dat[3] => ~NO_FANOUT~
w_master_i.dat[4] => ~NO_FANOUT~
w_master_i.dat[5] => ~NO_FANOUT~
w_master_i.dat[6] => ~NO_FANOUT~
w_master_i.dat[7] => ~NO_FANOUT~
w_master_i.dat[8] => ~NO_FANOUT~
w_master_i.dat[9] => ~NO_FANOUT~
w_master_i.dat[10] => ~NO_FANOUT~
w_master_i.dat[11] => ~NO_FANOUT~
w_master_i.dat[12] => ~NO_FANOUT~
w_master_i.dat[13] => ~NO_FANOUT~
w_master_i.dat[14] => ~NO_FANOUT~
w_master_i.dat[15] => ~NO_FANOUT~
w_master_i.dat[16] => ~NO_FANOUT~
w_master_i.dat[17] => ~NO_FANOUT~
w_master_i.dat[18] => ~NO_FANOUT~
w_master_i.dat[19] => ~NO_FANOUT~
w_master_i.dat[20] => ~NO_FANOUT~
w_master_i.dat[21] => ~NO_FANOUT~
w_master_i.dat[22] => ~NO_FANOUT~
w_master_i.dat[23] => ~NO_FANOUT~
w_master_i.dat[24] => ~NO_FANOUT~
w_master_i.dat[25] => ~NO_FANOUT~
w_master_i.dat[26] => ~NO_FANOUT~
w_master_i.dat[27] => ~NO_FANOUT~
w_master_i.dat[28] => ~NO_FANOUT~
w_master_i.dat[29] => ~NO_FANOUT~
w_master_i.dat[30] => ~NO_FANOUT~
w_master_i.dat[31] => ~NO_FANOUT~
w_master_i.int => ~NO_FANOUT~
w_master_i.stall => write_issue_progress.IN1
w_master_i.rty => write_result_progress.IN1
w_master_i.err => write_result_progress.IN0
w_master_i.ack => write_result_progress.IN1
w_master_o.dat[0] <= generic_simple_dpram:ring.qb_o[0]
w_master_o.dat[1] <= generic_simple_dpram:ring.qb_o[1]
w_master_o.dat[2] <= generic_simple_dpram:ring.qb_o[2]
w_master_o.dat[3] <= generic_simple_dpram:ring.qb_o[3]
w_master_o.dat[4] <= generic_simple_dpram:ring.qb_o[4]
w_master_o.dat[5] <= generic_simple_dpram:ring.qb_o[5]
w_master_o.dat[6] <= generic_simple_dpram:ring.qb_o[6]
w_master_o.dat[7] <= generic_simple_dpram:ring.qb_o[7]
w_master_o.dat[8] <= generic_simple_dpram:ring.qb_o[8]
w_master_o.dat[9] <= generic_simple_dpram:ring.qb_o[9]
w_master_o.dat[10] <= generic_simple_dpram:ring.qb_o[10]
w_master_o.dat[11] <= generic_simple_dpram:ring.qb_o[11]
w_master_o.dat[12] <= generic_simple_dpram:ring.qb_o[12]
w_master_o.dat[13] <= generic_simple_dpram:ring.qb_o[13]
w_master_o.dat[14] <= generic_simple_dpram:ring.qb_o[14]
w_master_o.dat[15] <= generic_simple_dpram:ring.qb_o[15]
w_master_o.dat[16] <= generic_simple_dpram:ring.qb_o[16]
w_master_o.dat[17] <= generic_simple_dpram:ring.qb_o[17]
w_master_o.dat[18] <= generic_simple_dpram:ring.qb_o[18]
w_master_o.dat[19] <= generic_simple_dpram:ring.qb_o[19]
w_master_o.dat[20] <= generic_simple_dpram:ring.qb_o[20]
w_master_o.dat[21] <= generic_simple_dpram:ring.qb_o[21]
w_master_o.dat[22] <= generic_simple_dpram:ring.qb_o[22]
w_master_o.dat[23] <= generic_simple_dpram:ring.qb_o[23]
w_master_o.dat[24] <= generic_simple_dpram:ring.qb_o[24]
w_master_o.dat[25] <= generic_simple_dpram:ring.qb_o[25]
w_master_o.dat[26] <= generic_simple_dpram:ring.qb_o[26]
w_master_o.dat[27] <= generic_simple_dpram:ring.qb_o[27]
w_master_o.dat[28] <= generic_simple_dpram:ring.qb_o[28]
w_master_o.dat[29] <= generic_simple_dpram:ring.qb_o[29]
w_master_o.dat[30] <= generic_simple_dpram:ring.qb_o[30]
w_master_o.dat[31] <= generic_simple_dpram:ring.qb_o[31]
w_master_o.we <= <VCC>
w_master_o.sel[0] <= <VCC>
w_master_o.sel[1] <= <VCC>
w_master_o.sel[2] <= <VCC>
w_master_o.sel[3] <= <VCC>
w_master_o.adr[0] <= write_issue_address[0].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[1] <= write_issue_address[1].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[2] <= write_issue_address[2].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[3] <= write_issue_address[3].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[4] <= write_issue_address[4].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[5] <= write_issue_address[5].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[6] <= write_issue_address[6].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[7] <= write_issue_address[7].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[8] <= write_issue_address[8].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[9] <= write_issue_address[9].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[10] <= write_issue_address[10].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[11] <= write_issue_address[11].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[12] <= write_issue_address[12].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[13] <= write_issue_address[13].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[14] <= write_issue_address[14].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[15] <= write_issue_address[15].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[16] <= write_issue_address[16].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[17] <= write_issue_address[17].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[18] <= write_issue_address[18].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[19] <= write_issue_address[19].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[20] <= write_issue_address[20].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[21] <= write_issue_address[21].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[22] <= write_issue_address[22].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[23] <= write_issue_address[23].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[24] <= write_issue_address[24].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[25] <= write_issue_address[25].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[26] <= write_issue_address[26].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[27] <= write_issue_address[27].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[28] <= write_issue_address[28].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[29] <= write_issue_address[29].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[30] <= write_issue_address[30].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[31] <= write_issue_address[31].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.stb <= w_master_o_STB.DB_MAX_OUTPUT_PORT_TYPE
w_master_o.cyc <= w_master_o_CYC.DB_MAX_OUTPUT_PORT_TYPE
interrupt_o <= interrupt_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring
rst_n_i => ~NO_FANOUT~
clka_i => altsyncram:case_nobe_single:memory.clock0
bwea_i[0] => ~NO_FANOUT~
bwea_i[1] => ~NO_FANOUT~
bwea_i[2] => ~NO_FANOUT~
bwea_i[3] => ~NO_FANOUT~
wea_i => altsyncram:case_nobe_single:memory.wren_a
aa_i[0] => altsyncram:case_nobe_single:memory.address_a[0]
aa_i[1] => altsyncram:case_nobe_single:memory.address_a[1]
aa_i[2] => altsyncram:case_nobe_single:memory.address_a[2]
aa_i[3] => altsyncram:case_nobe_single:memory.address_a[3]
aa_i[4] => altsyncram:case_nobe_single:memory.address_a[4]
aa_i[5] => altsyncram:case_nobe_single:memory.address_a[5]
aa_i[6] => altsyncram:case_nobe_single:memory.address_a[6]
aa_i[7] => altsyncram:case_nobe_single:memory.address_a[7]
da_i[0] => altsyncram:case_nobe_single:memory.data_a[0]
da_i[1] => altsyncram:case_nobe_single:memory.data_a[1]
da_i[2] => altsyncram:case_nobe_single:memory.data_a[2]
da_i[3] => altsyncram:case_nobe_single:memory.data_a[3]
da_i[4] => altsyncram:case_nobe_single:memory.data_a[4]
da_i[5] => altsyncram:case_nobe_single:memory.data_a[5]
da_i[6] => altsyncram:case_nobe_single:memory.data_a[6]
da_i[7] => altsyncram:case_nobe_single:memory.data_a[7]
da_i[8] => altsyncram:case_nobe_single:memory.data_a[8]
da_i[9] => altsyncram:case_nobe_single:memory.data_a[9]
da_i[10] => altsyncram:case_nobe_single:memory.data_a[10]
da_i[11] => altsyncram:case_nobe_single:memory.data_a[11]
da_i[12] => altsyncram:case_nobe_single:memory.data_a[12]
da_i[13] => altsyncram:case_nobe_single:memory.data_a[13]
da_i[14] => altsyncram:case_nobe_single:memory.data_a[14]
da_i[15] => altsyncram:case_nobe_single:memory.data_a[15]
da_i[16] => altsyncram:case_nobe_single:memory.data_a[16]
da_i[17] => altsyncram:case_nobe_single:memory.data_a[17]
da_i[18] => altsyncram:case_nobe_single:memory.data_a[18]
da_i[19] => altsyncram:case_nobe_single:memory.data_a[19]
da_i[20] => altsyncram:case_nobe_single:memory.data_a[20]
da_i[21] => altsyncram:case_nobe_single:memory.data_a[21]
da_i[22] => altsyncram:case_nobe_single:memory.data_a[22]
da_i[23] => altsyncram:case_nobe_single:memory.data_a[23]
da_i[24] => altsyncram:case_nobe_single:memory.data_a[24]
da_i[25] => altsyncram:case_nobe_single:memory.data_a[25]
da_i[26] => altsyncram:case_nobe_single:memory.data_a[26]
da_i[27] => altsyncram:case_nobe_single:memory.data_a[27]
da_i[28] => altsyncram:case_nobe_single:memory.data_a[28]
da_i[29] => altsyncram:case_nobe_single:memory.data_a[29]
da_i[30] => altsyncram:case_nobe_single:memory.data_a[30]
da_i[31] => altsyncram:case_nobe_single:memory.data_a[31]
clkb_i => ~NO_FANOUT~
ab_i[0] => altsyncram:case_nobe_single:memory.address_b[0]
ab_i[1] => altsyncram:case_nobe_single:memory.address_b[1]
ab_i[2] => altsyncram:case_nobe_single:memory.address_b[2]
ab_i[3] => altsyncram:case_nobe_single:memory.address_b[3]
ab_i[4] => altsyncram:case_nobe_single:memory.address_b[4]
ab_i[5] => altsyncram:case_nobe_single:memory.address_b[5]
ab_i[6] => altsyncram:case_nobe_single:memory.address_b[6]
ab_i[7] => altsyncram:case_nobe_single:memory.address_b[7]
qb_o[0] <= altsyncram:case_nobe_single:memory.q_b[0]
qb_o[1] <= altsyncram:case_nobe_single:memory.q_b[1]
qb_o[2] <= altsyncram:case_nobe_single:memory.q_b[2]
qb_o[3] <= altsyncram:case_nobe_single:memory.q_b[3]
qb_o[4] <= altsyncram:case_nobe_single:memory.q_b[4]
qb_o[5] <= altsyncram:case_nobe_single:memory.q_b[5]
qb_o[6] <= altsyncram:case_nobe_single:memory.q_b[6]
qb_o[7] <= altsyncram:case_nobe_single:memory.q_b[7]
qb_o[8] <= altsyncram:case_nobe_single:memory.q_b[8]
qb_o[9] <= altsyncram:case_nobe_single:memory.q_b[9]
qb_o[10] <= altsyncram:case_nobe_single:memory.q_b[10]
qb_o[11] <= altsyncram:case_nobe_single:memory.q_b[11]
qb_o[12] <= altsyncram:case_nobe_single:memory.q_b[12]
qb_o[13] <= altsyncram:case_nobe_single:memory.q_b[13]
qb_o[14] <= altsyncram:case_nobe_single:memory.q_b[14]
qb_o[15] <= altsyncram:case_nobe_single:memory.q_b[15]
qb_o[16] <= altsyncram:case_nobe_single:memory.q_b[16]
qb_o[17] <= altsyncram:case_nobe_single:memory.q_b[17]
qb_o[18] <= altsyncram:case_nobe_single:memory.q_b[18]
qb_o[19] <= altsyncram:case_nobe_single:memory.q_b[19]
qb_o[20] <= altsyncram:case_nobe_single:memory.q_b[20]
qb_o[21] <= altsyncram:case_nobe_single:memory.q_b[21]
qb_o[22] <= altsyncram:case_nobe_single:memory.q_b[22]
qb_o[23] <= altsyncram:case_nobe_single:memory.q_b[23]
qb_o[24] <= altsyncram:case_nobe_single:memory.q_b[24]
qb_o[25] <= altsyncram:case_nobe_single:memory.q_b[25]
qb_o[26] <= altsyncram:case_nobe_single:memory.q_b[26]
qb_o[27] <= altsyncram:case_nobe_single:memory.q_b[27]
qb_o[28] <= altsyncram:case_nobe_single:memory.q_b[28]
qb_o[29] <= altsyncram:case_nobe_single:memory.q_b[29]
qb_o[30] <= altsyncram:case_nobe_single:memory.q_b[30]
qb_o[31] <= altsyncram:case_nobe_single:memory.q_b[31]


|pexaria|ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory
wren_a => altsyncram_lku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lku3:auto_generated.data_a[0]
data_a[1] => altsyncram_lku3:auto_generated.data_a[1]
data_a[2] => altsyncram_lku3:auto_generated.data_a[2]
data_a[3] => altsyncram_lku3:auto_generated.data_a[3]
data_a[4] => altsyncram_lku3:auto_generated.data_a[4]
data_a[5] => altsyncram_lku3:auto_generated.data_a[5]
data_a[6] => altsyncram_lku3:auto_generated.data_a[6]
data_a[7] => altsyncram_lku3:auto_generated.data_a[7]
data_a[8] => altsyncram_lku3:auto_generated.data_a[8]
data_a[9] => altsyncram_lku3:auto_generated.data_a[9]
data_a[10] => altsyncram_lku3:auto_generated.data_a[10]
data_a[11] => altsyncram_lku3:auto_generated.data_a[11]
data_a[12] => altsyncram_lku3:auto_generated.data_a[12]
data_a[13] => altsyncram_lku3:auto_generated.data_a[13]
data_a[14] => altsyncram_lku3:auto_generated.data_a[14]
data_a[15] => altsyncram_lku3:auto_generated.data_a[15]
data_a[16] => altsyncram_lku3:auto_generated.data_a[16]
data_a[17] => altsyncram_lku3:auto_generated.data_a[17]
data_a[18] => altsyncram_lku3:auto_generated.data_a[18]
data_a[19] => altsyncram_lku3:auto_generated.data_a[19]
data_a[20] => altsyncram_lku3:auto_generated.data_a[20]
data_a[21] => altsyncram_lku3:auto_generated.data_a[21]
data_a[22] => altsyncram_lku3:auto_generated.data_a[22]
data_a[23] => altsyncram_lku3:auto_generated.data_a[23]
data_a[24] => altsyncram_lku3:auto_generated.data_a[24]
data_a[25] => altsyncram_lku3:auto_generated.data_a[25]
data_a[26] => altsyncram_lku3:auto_generated.data_a[26]
data_a[27] => altsyncram_lku3:auto_generated.data_a[27]
data_a[28] => altsyncram_lku3:auto_generated.data_a[28]
data_a[29] => altsyncram_lku3:auto_generated.data_a[29]
data_a[30] => altsyncram_lku3:auto_generated.data_a[30]
data_a[31] => altsyncram_lku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_lku3:auto_generated.address_a[0]
address_a[1] => altsyncram_lku3:auto_generated.address_a[1]
address_a[2] => altsyncram_lku3:auto_generated.address_a[2]
address_a[3] => altsyncram_lku3:auto_generated.address_a[3]
address_a[4] => altsyncram_lku3:auto_generated.address_a[4]
address_a[5] => altsyncram_lku3:auto_generated.address_a[5]
address_a[6] => altsyncram_lku3:auto_generated.address_a[6]
address_a[7] => altsyncram_lku3:auto_generated.address_a[7]
address_b[0] => altsyncram_lku3:auto_generated.address_b[0]
address_b[1] => altsyncram_lku3:auto_generated.address_b[1]
address_b[2] => altsyncram_lku3:auto_generated.address_b[2]
address_b[3] => altsyncram_lku3:auto_generated.address_b[3]
address_b[4] => altsyncram_lku3:auto_generated.address_b[4]
address_b[5] => altsyncram_lku3:auto_generated.address_b[5]
address_b[6] => altsyncram_lku3:auto_generated.address_b[6]
address_b[7] => altsyncram_lku3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_lku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_lku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_lku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_lku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_lku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_lku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_lku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_lku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_lku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_lku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_lku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_lku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_lku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_lku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_lku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_lku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_lku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_lku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_lku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_lku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_lku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_lku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_lku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_lku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_lku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_lku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_lku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_lku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_lku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_lku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_lku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_lku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pexaria|ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|pexaria|ez_usb:usb|xwb_streamer:USB2UART
clk_i => xwb_dma:dma.clk_i
rst_n_i => xwb_dma:dma.rst_n_i
r_master_i.dat[0] => xwb_dma:dma.r_master_i.dat[0]
r_master_i.dat[1] => xwb_dma:dma.r_master_i.dat[1]
r_master_i.dat[2] => xwb_dma:dma.r_master_i.dat[2]
r_master_i.dat[3] => xwb_dma:dma.r_master_i.dat[3]
r_master_i.dat[4] => xwb_dma:dma.r_master_i.dat[4]
r_master_i.dat[5] => xwb_dma:dma.r_master_i.dat[5]
r_master_i.dat[6] => xwb_dma:dma.r_master_i.dat[6]
r_master_i.dat[7] => xwb_dma:dma.r_master_i.dat[7]
r_master_i.dat[8] => xwb_dma:dma.r_master_i.dat[8]
r_master_i.dat[9] => xwb_dma:dma.r_master_i.dat[9]
r_master_i.dat[10] => xwb_dma:dma.r_master_i.dat[10]
r_master_i.dat[11] => xwb_dma:dma.r_master_i.dat[11]
r_master_i.dat[12] => xwb_dma:dma.r_master_i.dat[12]
r_master_i.dat[13] => xwb_dma:dma.r_master_i.dat[13]
r_master_i.dat[14] => xwb_dma:dma.r_master_i.dat[14]
r_master_i.dat[15] => xwb_dma:dma.r_master_i.dat[15]
r_master_i.dat[16] => xwb_dma:dma.r_master_i.dat[16]
r_master_i.dat[17] => xwb_dma:dma.r_master_i.dat[17]
r_master_i.dat[18] => xwb_dma:dma.r_master_i.dat[18]
r_master_i.dat[19] => xwb_dma:dma.r_master_i.dat[19]
r_master_i.dat[20] => xwb_dma:dma.r_master_i.dat[20]
r_master_i.dat[21] => xwb_dma:dma.r_master_i.dat[21]
r_master_i.dat[22] => xwb_dma:dma.r_master_i.dat[22]
r_master_i.dat[23] => xwb_dma:dma.r_master_i.dat[23]
r_master_i.dat[24] => xwb_dma:dma.r_master_i.dat[24]
r_master_i.dat[25] => xwb_dma:dma.r_master_i.dat[25]
r_master_i.dat[26] => xwb_dma:dma.r_master_i.dat[26]
r_master_i.dat[27] => xwb_dma:dma.r_master_i.dat[27]
r_master_i.dat[28] => xwb_dma:dma.r_master_i.dat[28]
r_master_i.dat[29] => xwb_dma:dma.r_master_i.dat[29]
r_master_i.dat[30] => xwb_dma:dma.r_master_i.dat[30]
r_master_i.dat[31] => xwb_dma:dma.r_master_i.dat[31]
r_master_i.int => xwb_dma:dma.r_master_i.int
r_master_i.stall => xwb_dma:dma.r_master_i.stall
r_master_i.rty => xwb_dma:dma.r_master_i.rty
r_master_i.err => xwb_dma:dma.r_master_i.err
r_master_i.ack => xwb_dma:dma.r_master_i.ack
r_master_o.dat[0] <= xwb_dma:dma.r_master_o.dat[0]
r_master_o.dat[1] <= xwb_dma:dma.r_master_o.dat[1]
r_master_o.dat[2] <= xwb_dma:dma.r_master_o.dat[2]
r_master_o.dat[3] <= xwb_dma:dma.r_master_o.dat[3]
r_master_o.dat[4] <= xwb_dma:dma.r_master_o.dat[4]
r_master_o.dat[5] <= xwb_dma:dma.r_master_o.dat[5]
r_master_o.dat[6] <= xwb_dma:dma.r_master_o.dat[6]
r_master_o.dat[7] <= xwb_dma:dma.r_master_o.dat[7]
r_master_o.dat[8] <= xwb_dma:dma.r_master_o.dat[8]
r_master_o.dat[9] <= xwb_dma:dma.r_master_o.dat[9]
r_master_o.dat[10] <= xwb_dma:dma.r_master_o.dat[10]
r_master_o.dat[11] <= xwb_dma:dma.r_master_o.dat[11]
r_master_o.dat[12] <= xwb_dma:dma.r_master_o.dat[12]
r_master_o.dat[13] <= xwb_dma:dma.r_master_o.dat[13]
r_master_o.dat[14] <= xwb_dma:dma.r_master_o.dat[14]
r_master_o.dat[15] <= xwb_dma:dma.r_master_o.dat[15]
r_master_o.dat[16] <= xwb_dma:dma.r_master_o.dat[16]
r_master_o.dat[17] <= xwb_dma:dma.r_master_o.dat[17]
r_master_o.dat[18] <= xwb_dma:dma.r_master_o.dat[18]
r_master_o.dat[19] <= xwb_dma:dma.r_master_o.dat[19]
r_master_o.dat[20] <= xwb_dma:dma.r_master_o.dat[20]
r_master_o.dat[21] <= xwb_dma:dma.r_master_o.dat[21]
r_master_o.dat[22] <= xwb_dma:dma.r_master_o.dat[22]
r_master_o.dat[23] <= xwb_dma:dma.r_master_o.dat[23]
r_master_o.dat[24] <= xwb_dma:dma.r_master_o.dat[24]
r_master_o.dat[25] <= xwb_dma:dma.r_master_o.dat[25]
r_master_o.dat[26] <= xwb_dma:dma.r_master_o.dat[26]
r_master_o.dat[27] <= xwb_dma:dma.r_master_o.dat[27]
r_master_o.dat[28] <= xwb_dma:dma.r_master_o.dat[28]
r_master_o.dat[29] <= xwb_dma:dma.r_master_o.dat[29]
r_master_o.dat[30] <= xwb_dma:dma.r_master_o.dat[30]
r_master_o.dat[31] <= xwb_dma:dma.r_master_o.dat[31]
r_master_o.we <= xwb_dma:dma.r_master_o.we
r_master_o.sel[0] <= xwb_dma:dma.r_master_o.sel[0]
r_master_o.sel[1] <= xwb_dma:dma.r_master_o.sel[1]
r_master_o.sel[2] <= xwb_dma:dma.r_master_o.sel[2]
r_master_o.sel[3] <= xwb_dma:dma.r_master_o.sel[3]
r_master_o.adr[0] <= xwb_dma:dma.r_master_o.adr[0]
r_master_o.adr[1] <= xwb_dma:dma.r_master_o.adr[1]
r_master_o.adr[2] <= xwb_dma:dma.r_master_o.adr[2]
r_master_o.adr[3] <= xwb_dma:dma.r_master_o.adr[3]
r_master_o.adr[4] <= xwb_dma:dma.r_master_o.adr[4]
r_master_o.adr[5] <= xwb_dma:dma.r_master_o.adr[5]
r_master_o.adr[6] <= xwb_dma:dma.r_master_o.adr[6]
r_master_o.adr[7] <= xwb_dma:dma.r_master_o.adr[7]
r_master_o.adr[8] <= xwb_dma:dma.r_master_o.adr[8]
r_master_o.adr[9] <= xwb_dma:dma.r_master_o.adr[9]
r_master_o.adr[10] <= xwb_dma:dma.r_master_o.adr[10]
r_master_o.adr[11] <= xwb_dma:dma.r_master_o.adr[11]
r_master_o.adr[12] <= xwb_dma:dma.r_master_o.adr[12]
r_master_o.adr[13] <= xwb_dma:dma.r_master_o.adr[13]
r_master_o.adr[14] <= xwb_dma:dma.r_master_o.adr[14]
r_master_o.adr[15] <= xwb_dma:dma.r_master_o.adr[15]
r_master_o.adr[16] <= xwb_dma:dma.r_master_o.adr[16]
r_master_o.adr[17] <= xwb_dma:dma.r_master_o.adr[17]
r_master_o.adr[18] <= xwb_dma:dma.r_master_o.adr[18]
r_master_o.adr[19] <= xwb_dma:dma.r_master_o.adr[19]
r_master_o.adr[20] <= xwb_dma:dma.r_master_o.adr[20]
r_master_o.adr[21] <= xwb_dma:dma.r_master_o.adr[21]
r_master_o.adr[22] <= xwb_dma:dma.r_master_o.adr[22]
r_master_o.adr[23] <= xwb_dma:dma.r_master_o.adr[23]
r_master_o.adr[24] <= xwb_dma:dma.r_master_o.adr[24]
r_master_o.adr[25] <= xwb_dma:dma.r_master_o.adr[25]
r_master_o.adr[26] <= xwb_dma:dma.r_master_o.adr[26]
r_master_o.adr[27] <= xwb_dma:dma.r_master_o.adr[27]
r_master_o.adr[28] <= xwb_dma:dma.r_master_o.adr[28]
r_master_o.adr[29] <= xwb_dma:dma.r_master_o.adr[29]
r_master_o.adr[30] <= xwb_dma:dma.r_master_o.adr[30]
r_master_o.adr[31] <= xwb_dma:dma.r_master_o.adr[31]
r_master_o.stb <= xwb_dma:dma.r_master_o.stb
r_master_o.cyc <= xwb_dma:dma.r_master_o.cyc
w_master_i.dat[0] => xwb_dma:dma.w_master_i.dat[0]
w_master_i.dat[1] => xwb_dma:dma.w_master_i.dat[1]
w_master_i.dat[2] => xwb_dma:dma.w_master_i.dat[2]
w_master_i.dat[3] => xwb_dma:dma.w_master_i.dat[3]
w_master_i.dat[4] => xwb_dma:dma.w_master_i.dat[4]
w_master_i.dat[5] => xwb_dma:dma.w_master_i.dat[5]
w_master_i.dat[6] => xwb_dma:dma.w_master_i.dat[6]
w_master_i.dat[7] => xwb_dma:dma.w_master_i.dat[7]
w_master_i.dat[8] => xwb_dma:dma.w_master_i.dat[8]
w_master_i.dat[9] => xwb_dma:dma.w_master_i.dat[9]
w_master_i.dat[10] => xwb_dma:dma.w_master_i.dat[10]
w_master_i.dat[11] => xwb_dma:dma.w_master_i.dat[11]
w_master_i.dat[12] => xwb_dma:dma.w_master_i.dat[12]
w_master_i.dat[13] => xwb_dma:dma.w_master_i.dat[13]
w_master_i.dat[14] => xwb_dma:dma.w_master_i.dat[14]
w_master_i.dat[15] => xwb_dma:dma.w_master_i.dat[15]
w_master_i.dat[16] => xwb_dma:dma.w_master_i.dat[16]
w_master_i.dat[17] => xwb_dma:dma.w_master_i.dat[17]
w_master_i.dat[18] => xwb_dma:dma.w_master_i.dat[18]
w_master_i.dat[19] => xwb_dma:dma.w_master_i.dat[19]
w_master_i.dat[20] => xwb_dma:dma.w_master_i.dat[20]
w_master_i.dat[21] => xwb_dma:dma.w_master_i.dat[21]
w_master_i.dat[22] => xwb_dma:dma.w_master_i.dat[22]
w_master_i.dat[23] => xwb_dma:dma.w_master_i.dat[23]
w_master_i.dat[24] => xwb_dma:dma.w_master_i.dat[24]
w_master_i.dat[25] => xwb_dma:dma.w_master_i.dat[25]
w_master_i.dat[26] => xwb_dma:dma.w_master_i.dat[26]
w_master_i.dat[27] => xwb_dma:dma.w_master_i.dat[27]
w_master_i.dat[28] => xwb_dma:dma.w_master_i.dat[28]
w_master_i.dat[29] => xwb_dma:dma.w_master_i.dat[29]
w_master_i.dat[30] => xwb_dma:dma.w_master_i.dat[30]
w_master_i.dat[31] => xwb_dma:dma.w_master_i.dat[31]
w_master_i.int => xwb_dma:dma.w_master_i.int
w_master_i.stall => xwb_dma:dma.w_master_i.stall
w_master_i.rty => xwb_dma:dma.w_master_i.rty
w_master_i.err => xwb_dma:dma.w_master_i.err
w_master_i.ack => xwb_dma:dma.w_master_i.ack
w_master_o.dat[0] <= xwb_dma:dma.w_master_o.dat[0]
w_master_o.dat[1] <= xwb_dma:dma.w_master_o.dat[1]
w_master_o.dat[2] <= xwb_dma:dma.w_master_o.dat[2]
w_master_o.dat[3] <= xwb_dma:dma.w_master_o.dat[3]
w_master_o.dat[4] <= xwb_dma:dma.w_master_o.dat[4]
w_master_o.dat[5] <= xwb_dma:dma.w_master_o.dat[5]
w_master_o.dat[6] <= xwb_dma:dma.w_master_o.dat[6]
w_master_o.dat[7] <= xwb_dma:dma.w_master_o.dat[7]
w_master_o.dat[8] <= xwb_dma:dma.w_master_o.dat[8]
w_master_o.dat[9] <= xwb_dma:dma.w_master_o.dat[9]
w_master_o.dat[10] <= xwb_dma:dma.w_master_o.dat[10]
w_master_o.dat[11] <= xwb_dma:dma.w_master_o.dat[11]
w_master_o.dat[12] <= xwb_dma:dma.w_master_o.dat[12]
w_master_o.dat[13] <= xwb_dma:dma.w_master_o.dat[13]
w_master_o.dat[14] <= xwb_dma:dma.w_master_o.dat[14]
w_master_o.dat[15] <= xwb_dma:dma.w_master_o.dat[15]
w_master_o.dat[16] <= xwb_dma:dma.w_master_o.dat[16]
w_master_o.dat[17] <= xwb_dma:dma.w_master_o.dat[17]
w_master_o.dat[18] <= xwb_dma:dma.w_master_o.dat[18]
w_master_o.dat[19] <= xwb_dma:dma.w_master_o.dat[19]
w_master_o.dat[20] <= xwb_dma:dma.w_master_o.dat[20]
w_master_o.dat[21] <= xwb_dma:dma.w_master_o.dat[21]
w_master_o.dat[22] <= xwb_dma:dma.w_master_o.dat[22]
w_master_o.dat[23] <= xwb_dma:dma.w_master_o.dat[23]
w_master_o.dat[24] <= xwb_dma:dma.w_master_o.dat[24]
w_master_o.dat[25] <= xwb_dma:dma.w_master_o.dat[25]
w_master_o.dat[26] <= xwb_dma:dma.w_master_o.dat[26]
w_master_o.dat[27] <= xwb_dma:dma.w_master_o.dat[27]
w_master_o.dat[28] <= xwb_dma:dma.w_master_o.dat[28]
w_master_o.dat[29] <= xwb_dma:dma.w_master_o.dat[29]
w_master_o.dat[30] <= xwb_dma:dma.w_master_o.dat[30]
w_master_o.dat[31] <= xwb_dma:dma.w_master_o.dat[31]
w_master_o.we <= xwb_dma:dma.w_master_o.we
w_master_o.sel[0] <= xwb_dma:dma.w_master_o.sel[0]
w_master_o.sel[1] <= xwb_dma:dma.w_master_o.sel[1]
w_master_o.sel[2] <= xwb_dma:dma.w_master_o.sel[2]
w_master_o.sel[3] <= xwb_dma:dma.w_master_o.sel[3]
w_master_o.adr[0] <= xwb_dma:dma.w_master_o.adr[0]
w_master_o.adr[1] <= xwb_dma:dma.w_master_o.adr[1]
w_master_o.adr[2] <= xwb_dma:dma.w_master_o.adr[2]
w_master_o.adr[3] <= xwb_dma:dma.w_master_o.adr[3]
w_master_o.adr[4] <= xwb_dma:dma.w_master_o.adr[4]
w_master_o.adr[5] <= xwb_dma:dma.w_master_o.adr[5]
w_master_o.adr[6] <= xwb_dma:dma.w_master_o.adr[6]
w_master_o.adr[7] <= xwb_dma:dma.w_master_o.adr[7]
w_master_o.adr[8] <= xwb_dma:dma.w_master_o.adr[8]
w_master_o.adr[9] <= xwb_dma:dma.w_master_o.adr[9]
w_master_o.adr[10] <= xwb_dma:dma.w_master_o.adr[10]
w_master_o.adr[11] <= xwb_dma:dma.w_master_o.adr[11]
w_master_o.adr[12] <= xwb_dma:dma.w_master_o.adr[12]
w_master_o.adr[13] <= xwb_dma:dma.w_master_o.adr[13]
w_master_o.adr[14] <= xwb_dma:dma.w_master_o.adr[14]
w_master_o.adr[15] <= xwb_dma:dma.w_master_o.adr[15]
w_master_o.adr[16] <= xwb_dma:dma.w_master_o.adr[16]
w_master_o.adr[17] <= xwb_dma:dma.w_master_o.adr[17]
w_master_o.adr[18] <= xwb_dma:dma.w_master_o.adr[18]
w_master_o.adr[19] <= xwb_dma:dma.w_master_o.adr[19]
w_master_o.adr[20] <= xwb_dma:dma.w_master_o.adr[20]
w_master_o.adr[21] <= xwb_dma:dma.w_master_o.adr[21]
w_master_o.adr[22] <= xwb_dma:dma.w_master_o.adr[22]
w_master_o.adr[23] <= xwb_dma:dma.w_master_o.adr[23]
w_master_o.adr[24] <= xwb_dma:dma.w_master_o.adr[24]
w_master_o.adr[25] <= xwb_dma:dma.w_master_o.adr[25]
w_master_o.adr[26] <= xwb_dma:dma.w_master_o.adr[26]
w_master_o.adr[27] <= xwb_dma:dma.w_master_o.adr[27]
w_master_o.adr[28] <= xwb_dma:dma.w_master_o.adr[28]
w_master_o.adr[29] <= xwb_dma:dma.w_master_o.adr[29]
w_master_o.adr[30] <= xwb_dma:dma.w_master_o.adr[30]
w_master_o.adr[31] <= xwb_dma:dma.w_master_o.adr[31]
w_master_o.stb <= xwb_dma:dma.w_master_o.stb
w_master_o.cyc <= xwb_dma:dma.w_master_o.cyc


|pexaria|ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma
clk_i => generic_simple_dpram:ring.clka_i
clk_i => interrupt_o~reg0.CLK
clk_i => slave_o_DAT[0].CLK
clk_i => slave_o_DAT[1].CLK
clk_i => slave_o_DAT[2].CLK
clk_i => slave_o_DAT[3].CLK
clk_i => slave_o_DAT[4].CLK
clk_i => slave_o_DAT[5].CLK
clk_i => slave_o_DAT[6].CLK
clk_i => slave_o_DAT[7].CLK
clk_i => slave_o_DAT[8].CLK
clk_i => slave_o_DAT[9].CLK
clk_i => slave_o_DAT[10].CLK
clk_i => slave_o_DAT[11].CLK
clk_i => slave_o_DAT[12].CLK
clk_i => slave_o_DAT[13].CLK
clk_i => slave_o_DAT[14].CLK
clk_i => slave_o_DAT[15].CLK
clk_i => slave_o_DAT[16].CLK
clk_i => slave_o_DAT[17].CLK
clk_i => slave_o_DAT[18].CLK
clk_i => slave_o_DAT[19].CLK
clk_i => slave_o_DAT[20].CLK
clk_i => slave_o_DAT[21].CLK
clk_i => slave_o_DAT[22].CLK
clk_i => slave_o_DAT[23].CLK
clk_i => slave_o_DAT[24].CLK
clk_i => slave_o_DAT[25].CLK
clk_i => slave_o_DAT[26].CLK
clk_i => slave_o_DAT[27].CLK
clk_i => slave_o_DAT[28].CLK
clk_i => slave_o_DAT[29].CLK
clk_i => slave_o_DAT[30].CLK
clk_i => slave_o_DAT[31].CLK
clk_i => slave_o_ACK.CLK
clk_i => w_master_o_STB.CLK
clk_i => r_master_o_STB.CLK
clk_i => w_master_o_CYC.CLK
clk_i => r_master_o_CYC.CLK
clk_i => transfer_count[0].CLK
clk_i => transfer_count[1].CLK
clk_i => transfer_count[2].CLK
clk_i => transfer_count[3].CLK
clk_i => transfer_count[4].CLK
clk_i => transfer_count[5].CLK
clk_i => transfer_count[6].CLK
clk_i => transfer_count[7].CLK
clk_i => transfer_count[8].CLK
clk_i => transfer_count[9].CLK
clk_i => transfer_count[10].CLK
clk_i => transfer_count[11].CLK
clk_i => transfer_count[12].CLK
clk_i => transfer_count[13].CLK
clk_i => transfer_count[14].CLK
clk_i => transfer_count[15].CLK
clk_i => transfer_count[16].CLK
clk_i => transfer_count[17].CLK
clk_i => transfer_count[18].CLK
clk_i => transfer_count[19].CLK
clk_i => transfer_count[20].CLK
clk_i => transfer_count[21].CLK
clk_i => transfer_count[22].CLK
clk_i => transfer_count[23].CLK
clk_i => transfer_count[24].CLK
clk_i => transfer_count[25].CLK
clk_i => transfer_count[26].CLK
clk_i => transfer_count[27].CLK
clk_i => transfer_count[28].CLK
clk_i => transfer_count[29].CLK
clk_i => transfer_count[30].CLK
clk_i => transfer_count[31].CLK
clk_i => write_stride[0].CLK
clk_i => write_stride[1].CLK
clk_i => write_stride[2].CLK
clk_i => write_stride[3].CLK
clk_i => write_stride[4].CLK
clk_i => write_stride[5].CLK
clk_i => write_stride[6].CLK
clk_i => write_stride[7].CLK
clk_i => write_stride[8].CLK
clk_i => write_stride[9].CLK
clk_i => write_stride[10].CLK
clk_i => write_stride[11].CLK
clk_i => write_stride[12].CLK
clk_i => write_stride[13].CLK
clk_i => write_stride[14].CLK
clk_i => write_stride[15].CLK
clk_i => write_stride[16].CLK
clk_i => write_stride[17].CLK
clk_i => write_stride[18].CLK
clk_i => write_stride[19].CLK
clk_i => write_stride[20].CLK
clk_i => write_stride[21].CLK
clk_i => write_stride[22].CLK
clk_i => write_stride[23].CLK
clk_i => write_stride[24].CLK
clk_i => write_stride[25].CLK
clk_i => write_stride[26].CLK
clk_i => write_stride[27].CLK
clk_i => write_stride[28].CLK
clk_i => write_stride[29].CLK
clk_i => write_stride[30].CLK
clk_i => write_stride[31].CLK
clk_i => read_stride[0].CLK
clk_i => read_stride[1].CLK
clk_i => read_stride[2].CLK
clk_i => read_stride[3].CLK
clk_i => read_stride[4].CLK
clk_i => read_stride[5].CLK
clk_i => read_stride[6].CLK
clk_i => read_stride[7].CLK
clk_i => read_stride[8].CLK
clk_i => read_stride[9].CLK
clk_i => read_stride[10].CLK
clk_i => read_stride[11].CLK
clk_i => read_stride[12].CLK
clk_i => read_stride[13].CLK
clk_i => read_stride[14].CLK
clk_i => read_stride[15].CLK
clk_i => read_stride[16].CLK
clk_i => read_stride[17].CLK
clk_i => read_stride[18].CLK
clk_i => read_stride[19].CLK
clk_i => read_stride[20].CLK
clk_i => read_stride[21].CLK
clk_i => read_stride[22].CLK
clk_i => read_stride[23].CLK
clk_i => read_stride[24].CLK
clk_i => read_stride[25].CLK
clk_i => read_stride[26].CLK
clk_i => read_stride[27].CLK
clk_i => read_stride[28].CLK
clk_i => read_stride[29].CLK
clk_i => read_stride[30].CLK
clk_i => read_stride[31].CLK
clk_i => write_issue_address[0].CLK
clk_i => write_issue_address[1].CLK
clk_i => write_issue_address[2].CLK
clk_i => write_issue_address[3].CLK
clk_i => write_issue_address[4].CLK
clk_i => write_issue_address[5].CLK
clk_i => write_issue_address[6].CLK
clk_i => write_issue_address[7].CLK
clk_i => write_issue_address[8].CLK
clk_i => write_issue_address[9].CLK
clk_i => write_issue_address[10].CLK
clk_i => write_issue_address[11].CLK
clk_i => write_issue_address[12].CLK
clk_i => write_issue_address[13].CLK
clk_i => write_issue_address[14].CLK
clk_i => write_issue_address[15].CLK
clk_i => write_issue_address[16].CLK
clk_i => write_issue_address[17].CLK
clk_i => write_issue_address[18].CLK
clk_i => write_issue_address[19].CLK
clk_i => write_issue_address[20].CLK
clk_i => write_issue_address[21].CLK
clk_i => write_issue_address[22].CLK
clk_i => write_issue_address[23].CLK
clk_i => write_issue_address[24].CLK
clk_i => write_issue_address[25].CLK
clk_i => write_issue_address[26].CLK
clk_i => write_issue_address[27].CLK
clk_i => write_issue_address[28].CLK
clk_i => write_issue_address[29].CLK
clk_i => write_issue_address[30].CLK
clk_i => write_issue_address[31].CLK
clk_i => read_issue_address[0].CLK
clk_i => read_issue_address[1].CLK
clk_i => read_issue_address[2].CLK
clk_i => read_issue_address[3].CLK
clk_i => read_issue_address[4].CLK
clk_i => read_issue_address[5].CLK
clk_i => read_issue_address[6].CLK
clk_i => read_issue_address[7].CLK
clk_i => read_issue_address[8].CLK
clk_i => read_issue_address[9].CLK
clk_i => read_issue_address[10].CLK
clk_i => read_issue_address[11].CLK
clk_i => read_issue_address[12].CLK
clk_i => read_issue_address[13].CLK
clk_i => read_issue_address[14].CLK
clk_i => read_issue_address[15].CLK
clk_i => read_issue_address[16].CLK
clk_i => read_issue_address[17].CLK
clk_i => read_issue_address[18].CLK
clk_i => read_issue_address[19].CLK
clk_i => read_issue_address[20].CLK
clk_i => read_issue_address[21].CLK
clk_i => read_issue_address[22].CLK
clk_i => read_issue_address[23].CLK
clk_i => read_issue_address[24].CLK
clk_i => read_issue_address[25].CLK
clk_i => read_issue_address[26].CLK
clk_i => read_issue_address[27].CLK
clk_i => read_issue_address[28].CLK
clk_i => read_issue_address[29].CLK
clk_i => read_issue_address[30].CLK
clk_i => read_issue_address[31].CLK
clk_i => write_result_offset[0].CLK
clk_i => write_result_offset[1].CLK
clk_i => write_result_offset[2].CLK
clk_i => write_result_offset[3].CLK
clk_i => write_result_offset[4].CLK
clk_i => write_result_offset[5].CLK
clk_i => write_result_offset[6].CLK
clk_i => write_result_offset[7].CLK
clk_i => write_result_offset[8].CLK
clk_i => write_issue_offset[0].CLK
clk_i => write_issue_offset[1].CLK
clk_i => write_issue_offset[2].CLK
clk_i => write_issue_offset[3].CLK
clk_i => write_issue_offset[4].CLK
clk_i => write_issue_offset[5].CLK
clk_i => write_issue_offset[6].CLK
clk_i => write_issue_offset[7].CLK
clk_i => write_issue_offset[8].CLK
clk_i => read_result_offset[0].CLK
clk_i => read_result_offset[1].CLK
clk_i => read_result_offset[2].CLK
clk_i => read_result_offset[3].CLK
clk_i => read_result_offset[4].CLK
clk_i => read_result_offset[5].CLK
clk_i => read_result_offset[6].CLK
clk_i => read_result_offset[7].CLK
clk_i => read_result_offset[8].CLK
clk_i => read_issue_offset[0].CLK
clk_i => read_issue_offset[1].CLK
clk_i => read_issue_offset[2].CLK
clk_i => read_issue_offset[3].CLK
clk_i => read_issue_offset[4].CLK
clk_i => read_issue_offset[5].CLK
clk_i => read_issue_offset[6].CLK
clk_i => read_issue_offset[7].CLK
clk_i => read_issue_offset[8].CLK
clk_i => generic_simple_dpram:ring.clkb_i
rst_n_i => generic_simple_dpram:ring.rst_n_i
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => r_master_o_CYC.OUTPUTSELECT
rst_n_i => w_master_o_CYC.OUTPUTSELECT
rst_n_i => r_master_o_STB.OUTPUTSELECT
rst_n_i => w_master_o_STB.OUTPUTSELECT
rst_n_i => slave_o_ACK.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => interrupt_o.OUTPUTSELECT
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.we => main.IN1
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.adr[0] => ~NO_FANOUT~
slave_i.adr[1] => ~NO_FANOUT~
slave_i.adr[2] => Mux0.IN5
slave_i.adr[2] => Mux1.IN5
slave_i.adr[2] => Mux2.IN5
slave_i.adr[2] => Mux3.IN5
slave_i.adr[2] => Mux4.IN5
slave_i.adr[2] => Mux5.IN5
slave_i.adr[2] => Mux6.IN5
slave_i.adr[2] => Mux7.IN5
slave_i.adr[2] => Mux8.IN5
slave_i.adr[2] => Mux9.IN5
slave_i.adr[2] => Mux10.IN5
slave_i.adr[2] => Mux11.IN5
slave_i.adr[2] => Mux12.IN5
slave_i.adr[2] => Mux13.IN5
slave_i.adr[2] => Mux14.IN5
slave_i.adr[2] => Mux15.IN5
slave_i.adr[2] => Mux16.IN5
slave_i.adr[2] => Mux17.IN5
slave_i.adr[2] => Mux18.IN5
slave_i.adr[2] => Mux19.IN5
slave_i.adr[2] => Mux20.IN5
slave_i.adr[2] => Mux21.IN5
slave_i.adr[2] => Mux22.IN5
slave_i.adr[2] => Mux23.IN5
slave_i.adr[2] => Mux24.IN5
slave_i.adr[2] => Mux25.IN5
slave_i.adr[2] => Mux26.IN5
slave_i.adr[2] => Mux27.IN5
slave_i.adr[2] => Mux28.IN5
slave_i.adr[2] => Mux29.IN5
slave_i.adr[2] => Mux30.IN5
slave_i.adr[2] => Mux31.IN5
slave_i.adr[2] => Mux32.IN10
slave_i.adr[2] => Mux33.IN10
slave_i.adr[2] => Mux34.IN10
slave_i.adr[2] => Mux35.IN10
slave_i.adr[2] => Mux36.IN10
slave_i.adr[2] => Mux37.IN10
slave_i.adr[2] => Mux38.IN10
slave_i.adr[2] => Mux39.IN10
slave_i.adr[2] => Mux40.IN10
slave_i.adr[2] => Mux41.IN10
slave_i.adr[2] => Mux42.IN10
slave_i.adr[2] => Mux43.IN10
slave_i.adr[2] => Mux44.IN10
slave_i.adr[2] => Mux45.IN10
slave_i.adr[2] => Mux46.IN10
slave_i.adr[2] => Mux47.IN10
slave_i.adr[2] => Mux48.IN10
slave_i.adr[2] => Mux49.IN10
slave_i.adr[2] => Mux50.IN10
slave_i.adr[2] => Mux51.IN10
slave_i.adr[2] => Mux52.IN10
slave_i.adr[2] => Mux53.IN10
slave_i.adr[2] => Mux54.IN10
slave_i.adr[2] => Mux55.IN10
slave_i.adr[2] => Mux56.IN10
slave_i.adr[2] => Mux57.IN10
slave_i.adr[2] => Mux58.IN10
slave_i.adr[2] => Mux59.IN10
slave_i.adr[2] => Mux60.IN10
slave_i.adr[2] => Mux61.IN10
slave_i.adr[2] => Mux62.IN10
slave_i.adr[2] => Mux63.IN10
slave_i.adr[2] => Mux64.IN10
slave_i.adr[2] => Mux65.IN10
slave_i.adr[2] => Mux66.IN10
slave_i.adr[2] => Mux67.IN10
slave_i.adr[2] => Mux68.IN10
slave_i.adr[2] => Mux69.IN10
slave_i.adr[2] => Mux70.IN10
slave_i.adr[2] => Mux71.IN10
slave_i.adr[2] => Mux72.IN10
slave_i.adr[2] => Mux73.IN10
slave_i.adr[2] => Mux74.IN10
slave_i.adr[2] => Mux75.IN10
slave_i.adr[2] => Mux76.IN10
slave_i.adr[2] => Mux77.IN10
slave_i.adr[2] => Mux78.IN10
slave_i.adr[2] => Mux79.IN10
slave_i.adr[2] => Mux80.IN10
slave_i.adr[2] => Mux81.IN10
slave_i.adr[2] => Mux82.IN10
slave_i.adr[2] => Mux83.IN10
slave_i.adr[2] => Mux84.IN10
slave_i.adr[2] => Mux85.IN10
slave_i.adr[2] => Mux86.IN10
slave_i.adr[2] => Mux87.IN10
slave_i.adr[2] => Mux88.IN10
slave_i.adr[2] => Mux89.IN10
slave_i.adr[2] => Mux90.IN10
slave_i.adr[2] => Mux91.IN10
slave_i.adr[2] => Mux92.IN10
slave_i.adr[2] => Mux93.IN10
slave_i.adr[2] => Mux94.IN10
slave_i.adr[2] => Mux95.IN10
slave_i.adr[2] => Mux96.IN3
slave_i.adr[2] => Mux97.IN3
slave_i.adr[2] => Mux98.IN3
slave_i.adr[2] => Mux99.IN3
slave_i.adr[2] => Mux100.IN3
slave_i.adr[2] => Mux101.IN3
slave_i.adr[2] => Mux102.IN3
slave_i.adr[2] => Mux103.IN3
slave_i.adr[2] => Mux104.IN3
slave_i.adr[2] => Mux105.IN3
slave_i.adr[2] => Mux106.IN3
slave_i.adr[2] => Mux107.IN3
slave_i.adr[2] => Mux108.IN3
slave_i.adr[2] => Mux109.IN3
slave_i.adr[2] => Mux110.IN3
slave_i.adr[2] => Mux111.IN3
slave_i.adr[2] => Mux112.IN3
slave_i.adr[2] => Mux113.IN3
slave_i.adr[2] => Mux114.IN3
slave_i.adr[2] => Mux115.IN3
slave_i.adr[2] => Mux116.IN3
slave_i.adr[2] => Mux117.IN3
slave_i.adr[2] => Mux118.IN3
slave_i.adr[2] => Mux119.IN3
slave_i.adr[2] => Mux120.IN3
slave_i.adr[2] => Mux121.IN3
slave_i.adr[2] => Mux122.IN3
slave_i.adr[2] => Mux123.IN3
slave_i.adr[2] => Mux124.IN3
slave_i.adr[2] => Mux125.IN3
slave_i.adr[2] => Mux126.IN3
slave_i.adr[2] => Mux127.IN3
slave_i.adr[2] => Mux128.IN3
slave_i.adr[2] => Mux129.IN3
slave_i.adr[2] => Mux130.IN3
slave_i.adr[2] => Mux131.IN3
slave_i.adr[2] => Mux132.IN3
slave_i.adr[2] => Mux133.IN3
slave_i.adr[2] => Mux134.IN3
slave_i.adr[2] => Mux135.IN3
slave_i.adr[2] => Mux136.IN3
slave_i.adr[2] => Mux137.IN3
slave_i.adr[2] => Mux138.IN3
slave_i.adr[2] => Mux139.IN3
slave_i.adr[2] => Mux140.IN3
slave_i.adr[2] => Mux141.IN3
slave_i.adr[2] => Mux142.IN3
slave_i.adr[2] => Mux143.IN3
slave_i.adr[2] => Mux144.IN3
slave_i.adr[2] => Mux145.IN3
slave_i.adr[2] => Mux146.IN3
slave_i.adr[2] => Mux147.IN3
slave_i.adr[2] => Mux148.IN3
slave_i.adr[2] => Mux149.IN3
slave_i.adr[2] => Mux150.IN3
slave_i.adr[2] => Mux151.IN3
slave_i.adr[2] => Mux152.IN3
slave_i.adr[2] => Mux153.IN3
slave_i.adr[2] => Mux154.IN3
slave_i.adr[2] => Mux155.IN3
slave_i.adr[2] => Mux156.IN3
slave_i.adr[2] => Mux157.IN3
slave_i.adr[2] => Mux158.IN3
slave_i.adr[2] => Mux159.IN3
slave_i.adr[2] => Mux160.IN3
slave_i.adr[2] => Mux161.IN3
slave_i.adr[2] => Mux162.IN3
slave_i.adr[2] => Mux163.IN3
slave_i.adr[2] => Mux164.IN3
slave_i.adr[2] => Mux165.IN3
slave_i.adr[2] => Mux166.IN3
slave_i.adr[2] => Mux167.IN3
slave_i.adr[2] => Mux168.IN3
slave_i.adr[2] => Mux169.IN3
slave_i.adr[2] => Mux170.IN3
slave_i.adr[2] => Mux171.IN3
slave_i.adr[2] => Mux172.IN3
slave_i.adr[2] => Mux173.IN3
slave_i.adr[2] => Mux174.IN3
slave_i.adr[2] => Mux175.IN3
slave_i.adr[2] => Mux176.IN3
slave_i.adr[2] => Mux177.IN3
slave_i.adr[2] => Mux178.IN3
slave_i.adr[2] => Mux179.IN3
slave_i.adr[2] => Mux180.IN3
slave_i.adr[2] => Mux181.IN3
slave_i.adr[2] => Mux182.IN3
slave_i.adr[2] => Mux183.IN3
slave_i.adr[2] => Mux184.IN3
slave_i.adr[2] => Mux185.IN3
slave_i.adr[2] => Mux186.IN3
slave_i.adr[2] => Mux187.IN3
slave_i.adr[2] => Mux188.IN3
slave_i.adr[2] => Mux189.IN3
slave_i.adr[2] => Mux190.IN3
slave_i.adr[2] => Mux191.IN3
slave_i.adr[3] => Mux0.IN4
slave_i.adr[3] => Mux1.IN4
slave_i.adr[3] => Mux2.IN4
slave_i.adr[3] => Mux3.IN4
slave_i.adr[3] => Mux4.IN4
slave_i.adr[3] => Mux5.IN4
slave_i.adr[3] => Mux6.IN4
slave_i.adr[3] => Mux7.IN4
slave_i.adr[3] => Mux8.IN4
slave_i.adr[3] => Mux9.IN4
slave_i.adr[3] => Mux10.IN4
slave_i.adr[3] => Mux11.IN4
slave_i.adr[3] => Mux12.IN4
slave_i.adr[3] => Mux13.IN4
slave_i.adr[3] => Mux14.IN4
slave_i.adr[3] => Mux15.IN4
slave_i.adr[3] => Mux16.IN4
slave_i.adr[3] => Mux17.IN4
slave_i.adr[3] => Mux18.IN4
slave_i.adr[3] => Mux19.IN4
slave_i.adr[3] => Mux20.IN4
slave_i.adr[3] => Mux21.IN4
slave_i.adr[3] => Mux22.IN4
slave_i.adr[3] => Mux23.IN4
slave_i.adr[3] => Mux24.IN4
slave_i.adr[3] => Mux25.IN4
slave_i.adr[3] => Mux26.IN4
slave_i.adr[3] => Mux27.IN4
slave_i.adr[3] => Mux28.IN4
slave_i.adr[3] => Mux29.IN4
slave_i.adr[3] => Mux30.IN4
slave_i.adr[3] => Mux31.IN4
slave_i.adr[3] => Mux32.IN9
slave_i.adr[3] => Mux33.IN9
slave_i.adr[3] => Mux34.IN9
slave_i.adr[3] => Mux35.IN9
slave_i.adr[3] => Mux36.IN9
slave_i.adr[3] => Mux37.IN9
slave_i.adr[3] => Mux38.IN9
slave_i.adr[3] => Mux39.IN9
slave_i.adr[3] => Mux40.IN9
slave_i.adr[3] => Mux41.IN9
slave_i.adr[3] => Mux42.IN9
slave_i.adr[3] => Mux43.IN9
slave_i.adr[3] => Mux44.IN9
slave_i.adr[3] => Mux45.IN9
slave_i.adr[3] => Mux46.IN9
slave_i.adr[3] => Mux47.IN9
slave_i.adr[3] => Mux48.IN9
slave_i.adr[3] => Mux49.IN9
slave_i.adr[3] => Mux50.IN9
slave_i.adr[3] => Mux51.IN9
slave_i.adr[3] => Mux52.IN9
slave_i.adr[3] => Mux53.IN9
slave_i.adr[3] => Mux54.IN9
slave_i.adr[3] => Mux55.IN9
slave_i.adr[3] => Mux56.IN9
slave_i.adr[3] => Mux57.IN9
slave_i.adr[3] => Mux58.IN9
slave_i.adr[3] => Mux59.IN9
slave_i.adr[3] => Mux60.IN9
slave_i.adr[3] => Mux61.IN9
slave_i.adr[3] => Mux62.IN9
slave_i.adr[3] => Mux63.IN9
slave_i.adr[3] => Mux64.IN9
slave_i.adr[3] => Mux65.IN9
slave_i.adr[3] => Mux66.IN9
slave_i.adr[3] => Mux67.IN9
slave_i.adr[3] => Mux68.IN9
slave_i.adr[3] => Mux69.IN9
slave_i.adr[3] => Mux70.IN9
slave_i.adr[3] => Mux71.IN9
slave_i.adr[3] => Mux72.IN9
slave_i.adr[3] => Mux73.IN9
slave_i.adr[3] => Mux74.IN9
slave_i.adr[3] => Mux75.IN9
slave_i.adr[3] => Mux76.IN9
slave_i.adr[3] => Mux77.IN9
slave_i.adr[3] => Mux78.IN9
slave_i.adr[3] => Mux79.IN9
slave_i.adr[3] => Mux80.IN9
slave_i.adr[3] => Mux81.IN9
slave_i.adr[3] => Mux82.IN9
slave_i.adr[3] => Mux83.IN9
slave_i.adr[3] => Mux84.IN9
slave_i.adr[3] => Mux85.IN9
slave_i.adr[3] => Mux86.IN9
slave_i.adr[3] => Mux87.IN9
slave_i.adr[3] => Mux88.IN9
slave_i.adr[3] => Mux89.IN9
slave_i.adr[3] => Mux90.IN9
slave_i.adr[3] => Mux91.IN9
slave_i.adr[3] => Mux92.IN9
slave_i.adr[3] => Mux93.IN9
slave_i.adr[3] => Mux94.IN9
slave_i.adr[3] => Mux95.IN9
slave_i.adr[3] => Mux96.IN2
slave_i.adr[3] => Mux97.IN2
slave_i.adr[3] => Mux98.IN2
slave_i.adr[3] => Mux99.IN2
slave_i.adr[3] => Mux100.IN2
slave_i.adr[3] => Mux101.IN2
slave_i.adr[3] => Mux102.IN2
slave_i.adr[3] => Mux103.IN2
slave_i.adr[3] => Mux104.IN2
slave_i.adr[3] => Mux105.IN2
slave_i.adr[3] => Mux106.IN2
slave_i.adr[3] => Mux107.IN2
slave_i.adr[3] => Mux108.IN2
slave_i.adr[3] => Mux109.IN2
slave_i.adr[3] => Mux110.IN2
slave_i.adr[3] => Mux111.IN2
slave_i.adr[3] => Mux112.IN2
slave_i.adr[3] => Mux113.IN2
slave_i.adr[3] => Mux114.IN2
slave_i.adr[3] => Mux115.IN2
slave_i.adr[3] => Mux116.IN2
slave_i.adr[3] => Mux117.IN2
slave_i.adr[3] => Mux118.IN2
slave_i.adr[3] => Mux119.IN2
slave_i.adr[3] => Mux120.IN2
slave_i.adr[3] => Mux121.IN2
slave_i.adr[3] => Mux122.IN2
slave_i.adr[3] => Mux123.IN2
slave_i.adr[3] => Mux124.IN2
slave_i.adr[3] => Mux125.IN2
slave_i.adr[3] => Mux126.IN2
slave_i.adr[3] => Mux127.IN2
slave_i.adr[3] => Mux128.IN2
slave_i.adr[3] => Mux129.IN2
slave_i.adr[3] => Mux130.IN2
slave_i.adr[3] => Mux131.IN2
slave_i.adr[3] => Mux132.IN2
slave_i.adr[3] => Mux133.IN2
slave_i.adr[3] => Mux134.IN2
slave_i.adr[3] => Mux135.IN2
slave_i.adr[3] => Mux136.IN2
slave_i.adr[3] => Mux137.IN2
slave_i.adr[3] => Mux138.IN2
slave_i.adr[3] => Mux139.IN2
slave_i.adr[3] => Mux140.IN2
slave_i.adr[3] => Mux141.IN2
slave_i.adr[3] => Mux142.IN2
slave_i.adr[3] => Mux143.IN2
slave_i.adr[3] => Mux144.IN2
slave_i.adr[3] => Mux145.IN2
slave_i.adr[3] => Mux146.IN2
slave_i.adr[3] => Mux147.IN2
slave_i.adr[3] => Mux148.IN2
slave_i.adr[3] => Mux149.IN2
slave_i.adr[3] => Mux150.IN2
slave_i.adr[3] => Mux151.IN2
slave_i.adr[3] => Mux152.IN2
slave_i.adr[3] => Mux153.IN2
slave_i.adr[3] => Mux154.IN2
slave_i.adr[3] => Mux155.IN2
slave_i.adr[3] => Mux156.IN2
slave_i.adr[3] => Mux157.IN2
slave_i.adr[3] => Mux158.IN2
slave_i.adr[3] => Mux159.IN2
slave_i.adr[3] => Mux160.IN2
slave_i.adr[3] => Mux161.IN2
slave_i.adr[3] => Mux162.IN2
slave_i.adr[3] => Mux163.IN2
slave_i.adr[3] => Mux164.IN2
slave_i.adr[3] => Mux165.IN2
slave_i.adr[3] => Mux166.IN2
slave_i.adr[3] => Mux167.IN2
slave_i.adr[3] => Mux168.IN2
slave_i.adr[3] => Mux169.IN2
slave_i.adr[3] => Mux170.IN2
slave_i.adr[3] => Mux171.IN2
slave_i.adr[3] => Mux172.IN2
slave_i.adr[3] => Mux173.IN2
slave_i.adr[3] => Mux174.IN2
slave_i.adr[3] => Mux175.IN2
slave_i.adr[3] => Mux176.IN2
slave_i.adr[3] => Mux177.IN2
slave_i.adr[3] => Mux178.IN2
slave_i.adr[3] => Mux179.IN2
slave_i.adr[3] => Mux180.IN2
slave_i.adr[3] => Mux181.IN2
slave_i.adr[3] => Mux182.IN2
slave_i.adr[3] => Mux183.IN2
slave_i.adr[3] => Mux184.IN2
slave_i.adr[3] => Mux185.IN2
slave_i.adr[3] => Mux186.IN2
slave_i.adr[3] => Mux187.IN2
slave_i.adr[3] => Mux188.IN2
slave_i.adr[3] => Mux189.IN2
slave_i.adr[3] => Mux190.IN2
slave_i.adr[3] => Mux191.IN2
slave_i.adr[4] => Mux0.IN3
slave_i.adr[4] => Mux1.IN3
slave_i.adr[4] => Mux2.IN3
slave_i.adr[4] => Mux3.IN3
slave_i.adr[4] => Mux4.IN3
slave_i.adr[4] => Mux5.IN3
slave_i.adr[4] => Mux6.IN3
slave_i.adr[4] => Mux7.IN3
slave_i.adr[4] => Mux8.IN3
slave_i.adr[4] => Mux9.IN3
slave_i.adr[4] => Mux10.IN3
slave_i.adr[4] => Mux11.IN3
slave_i.adr[4] => Mux12.IN3
slave_i.adr[4] => Mux13.IN3
slave_i.adr[4] => Mux14.IN3
slave_i.adr[4] => Mux15.IN3
slave_i.adr[4] => Mux16.IN3
slave_i.adr[4] => Mux17.IN3
slave_i.adr[4] => Mux18.IN3
slave_i.adr[4] => Mux19.IN3
slave_i.adr[4] => Mux20.IN3
slave_i.adr[4] => Mux21.IN3
slave_i.adr[4] => Mux22.IN3
slave_i.adr[4] => Mux23.IN3
slave_i.adr[4] => Mux24.IN3
slave_i.adr[4] => Mux25.IN3
slave_i.adr[4] => Mux26.IN3
slave_i.adr[4] => Mux27.IN3
slave_i.adr[4] => Mux28.IN3
slave_i.adr[4] => Mux29.IN3
slave_i.adr[4] => Mux30.IN3
slave_i.adr[4] => Mux31.IN3
slave_i.adr[4] => Mux32.IN8
slave_i.adr[4] => Mux33.IN8
slave_i.adr[4] => Mux34.IN8
slave_i.adr[4] => Mux35.IN8
slave_i.adr[4] => Mux36.IN8
slave_i.adr[4] => Mux37.IN8
slave_i.adr[4] => Mux38.IN8
slave_i.adr[4] => Mux39.IN8
slave_i.adr[4] => Mux40.IN8
slave_i.adr[4] => Mux41.IN8
slave_i.adr[4] => Mux42.IN8
slave_i.adr[4] => Mux43.IN8
slave_i.adr[4] => Mux44.IN8
slave_i.adr[4] => Mux45.IN8
slave_i.adr[4] => Mux46.IN8
slave_i.adr[4] => Mux47.IN8
slave_i.adr[4] => Mux48.IN8
slave_i.adr[4] => Mux49.IN8
slave_i.adr[4] => Mux50.IN8
slave_i.adr[4] => Mux51.IN8
slave_i.adr[4] => Mux52.IN8
slave_i.adr[4] => Mux53.IN8
slave_i.adr[4] => Mux54.IN8
slave_i.adr[4] => Mux55.IN8
slave_i.adr[4] => Mux56.IN8
slave_i.adr[4] => Mux57.IN8
slave_i.adr[4] => Mux58.IN8
slave_i.adr[4] => Mux59.IN8
slave_i.adr[4] => Mux60.IN8
slave_i.adr[4] => Mux61.IN8
slave_i.adr[4] => Mux62.IN8
slave_i.adr[4] => Mux63.IN8
slave_i.adr[4] => Mux64.IN8
slave_i.adr[4] => Mux65.IN8
slave_i.adr[4] => Mux66.IN8
slave_i.adr[4] => Mux67.IN8
slave_i.adr[4] => Mux68.IN8
slave_i.adr[4] => Mux69.IN8
slave_i.adr[4] => Mux70.IN8
slave_i.adr[4] => Mux71.IN8
slave_i.adr[4] => Mux72.IN8
slave_i.adr[4] => Mux73.IN8
slave_i.adr[4] => Mux74.IN8
slave_i.adr[4] => Mux75.IN8
slave_i.adr[4] => Mux76.IN8
slave_i.adr[4] => Mux77.IN8
slave_i.adr[4] => Mux78.IN8
slave_i.adr[4] => Mux79.IN8
slave_i.adr[4] => Mux80.IN8
slave_i.adr[4] => Mux81.IN8
slave_i.adr[4] => Mux82.IN8
slave_i.adr[4] => Mux83.IN8
slave_i.adr[4] => Mux84.IN8
slave_i.adr[4] => Mux85.IN8
slave_i.adr[4] => Mux86.IN8
slave_i.adr[4] => Mux87.IN8
slave_i.adr[4] => Mux88.IN8
slave_i.adr[4] => Mux89.IN8
slave_i.adr[4] => Mux90.IN8
slave_i.adr[4] => Mux91.IN8
slave_i.adr[4] => Mux92.IN8
slave_i.adr[4] => Mux93.IN8
slave_i.adr[4] => Mux94.IN8
slave_i.adr[4] => Mux95.IN8
slave_i.adr[4] => Mux96.IN1
slave_i.adr[4] => Mux97.IN1
slave_i.adr[4] => Mux98.IN1
slave_i.adr[4] => Mux99.IN1
slave_i.adr[4] => Mux100.IN1
slave_i.adr[4] => Mux101.IN1
slave_i.adr[4] => Mux102.IN1
slave_i.adr[4] => Mux103.IN1
slave_i.adr[4] => Mux104.IN1
slave_i.adr[4] => Mux105.IN1
slave_i.adr[4] => Mux106.IN1
slave_i.adr[4] => Mux107.IN1
slave_i.adr[4] => Mux108.IN1
slave_i.adr[4] => Mux109.IN1
slave_i.adr[4] => Mux110.IN1
slave_i.adr[4] => Mux111.IN1
slave_i.adr[4] => Mux112.IN1
slave_i.adr[4] => Mux113.IN1
slave_i.adr[4] => Mux114.IN1
slave_i.adr[4] => Mux115.IN1
slave_i.adr[4] => Mux116.IN1
slave_i.adr[4] => Mux117.IN1
slave_i.adr[4] => Mux118.IN1
slave_i.adr[4] => Mux119.IN1
slave_i.adr[4] => Mux120.IN1
slave_i.adr[4] => Mux121.IN1
slave_i.adr[4] => Mux122.IN1
slave_i.adr[4] => Mux123.IN1
slave_i.adr[4] => Mux124.IN1
slave_i.adr[4] => Mux125.IN1
slave_i.adr[4] => Mux126.IN1
slave_i.adr[4] => Mux127.IN1
slave_i.adr[4] => Mux128.IN1
slave_i.adr[4] => Mux129.IN1
slave_i.adr[4] => Mux130.IN1
slave_i.adr[4] => Mux131.IN1
slave_i.adr[4] => Mux132.IN1
slave_i.adr[4] => Mux133.IN1
slave_i.adr[4] => Mux134.IN1
slave_i.adr[4] => Mux135.IN1
slave_i.adr[4] => Mux136.IN1
slave_i.adr[4] => Mux137.IN1
slave_i.adr[4] => Mux138.IN1
slave_i.adr[4] => Mux139.IN1
slave_i.adr[4] => Mux140.IN1
slave_i.adr[4] => Mux141.IN1
slave_i.adr[4] => Mux142.IN1
slave_i.adr[4] => Mux143.IN1
slave_i.adr[4] => Mux144.IN1
slave_i.adr[4] => Mux145.IN1
slave_i.adr[4] => Mux146.IN1
slave_i.adr[4] => Mux147.IN1
slave_i.adr[4] => Mux148.IN1
slave_i.adr[4] => Mux149.IN1
slave_i.adr[4] => Mux150.IN1
slave_i.adr[4] => Mux151.IN1
slave_i.adr[4] => Mux152.IN1
slave_i.adr[4] => Mux153.IN1
slave_i.adr[4] => Mux154.IN1
slave_i.adr[4] => Mux155.IN1
slave_i.adr[4] => Mux156.IN1
slave_i.adr[4] => Mux157.IN1
slave_i.adr[4] => Mux158.IN1
slave_i.adr[4] => Mux159.IN1
slave_i.adr[4] => Mux160.IN1
slave_i.adr[4] => Mux161.IN1
slave_i.adr[4] => Mux162.IN1
slave_i.adr[4] => Mux163.IN1
slave_i.adr[4] => Mux164.IN1
slave_i.adr[4] => Mux165.IN1
slave_i.adr[4] => Mux166.IN1
slave_i.adr[4] => Mux167.IN1
slave_i.adr[4] => Mux168.IN1
slave_i.adr[4] => Mux169.IN1
slave_i.adr[4] => Mux170.IN1
slave_i.adr[4] => Mux171.IN1
slave_i.adr[4] => Mux172.IN1
slave_i.adr[4] => Mux173.IN1
slave_i.adr[4] => Mux174.IN1
slave_i.adr[4] => Mux175.IN1
slave_i.adr[4] => Mux176.IN1
slave_i.adr[4] => Mux177.IN1
slave_i.adr[4] => Mux178.IN1
slave_i.adr[4] => Mux179.IN1
slave_i.adr[4] => Mux180.IN1
slave_i.adr[4] => Mux181.IN1
slave_i.adr[4] => Mux182.IN1
slave_i.adr[4] => Mux183.IN1
slave_i.adr[4] => Mux184.IN1
slave_i.adr[4] => Mux185.IN1
slave_i.adr[4] => Mux186.IN1
slave_i.adr[4] => Mux187.IN1
slave_i.adr[4] => Mux188.IN1
slave_i.adr[4] => Mux189.IN1
slave_i.adr[4] => Mux190.IN1
slave_i.adr[4] => Mux191.IN1
slave_i.adr[5] => ~NO_FANOUT~
slave_i.adr[6] => ~NO_FANOUT~
slave_i.adr[7] => ~NO_FANOUT~
slave_i.adr[8] => ~NO_FANOUT~
slave_i.adr[9] => ~NO_FANOUT~
slave_i.adr[10] => ~NO_FANOUT~
slave_i.adr[11] => ~NO_FANOUT~
slave_i.adr[12] => ~NO_FANOUT~
slave_i.adr[13] => ~NO_FANOUT~
slave_i.adr[14] => ~NO_FANOUT~
slave_i.adr[15] => ~NO_FANOUT~
slave_i.adr[16] => ~NO_FANOUT~
slave_i.adr[17] => ~NO_FANOUT~
slave_i.adr[18] => ~NO_FANOUT~
slave_i.adr[19] => ~NO_FANOUT~
slave_i.adr[20] => ~NO_FANOUT~
slave_i.adr[21] => ~NO_FANOUT~
slave_i.adr[22] => ~NO_FANOUT~
slave_i.adr[23] => ~NO_FANOUT~
slave_i.adr[24] => ~NO_FANOUT~
slave_i.adr[25] => ~NO_FANOUT~
slave_i.adr[26] => ~NO_FANOUT~
slave_i.adr[27] => ~NO_FANOUT~
slave_i.adr[28] => ~NO_FANOUT~
slave_i.adr[29] => ~NO_FANOUT~
slave_i.adr[30] => ~NO_FANOUT~
slave_i.adr[31] => ~NO_FANOUT~
slave_i.stb => slave_o_ACK.IN0
slave_i.cyc => slave_o_ACK.IN1
slave_o.dat[0] <= slave_o_DAT[0].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[1] <= slave_o_DAT[1].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[2] <= slave_o_DAT[2].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[3] <= slave_o_DAT[3].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[4] <= slave_o_DAT[4].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[5] <= slave_o_DAT[5].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[6] <= slave_o_DAT[6].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[7] <= slave_o_DAT[7].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[8] <= slave_o_DAT[8].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[9] <= slave_o_DAT[9].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[10] <= slave_o_DAT[10].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[11] <= slave_o_DAT[11].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[12] <= slave_o_DAT[12].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[13] <= slave_o_DAT[13].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[14] <= slave_o_DAT[14].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[15] <= slave_o_DAT[15].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[16] <= slave_o_DAT[16].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[17] <= slave_o_DAT[17].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[18] <= slave_o_DAT[18].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[19] <= slave_o_DAT[19].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[20] <= slave_o_DAT[20].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[21] <= slave_o_DAT[21].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[22] <= slave_o_DAT[22].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[23] <= slave_o_DAT[23].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[24] <= slave_o_DAT[24].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[25] <= slave_o_DAT[25].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[26] <= slave_o_DAT[26].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[27] <= slave_o_DAT[27].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[28] <= slave_o_DAT[28].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[29] <= slave_o_DAT[29].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[30] <= slave_o_DAT[30].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[31] <= slave_o_DAT[31].DB_MAX_OUTPUT_PORT_TYPE
slave_o.int <= <GND>
slave_o.stall <= <GND>
slave_o.rty <= <GND>
slave_o.err <= <GND>
slave_o.ack <= slave_o_ACK.DB_MAX_OUTPUT_PORT_TYPE
r_master_i.dat[0] => generic_simple_dpram:ring.da_i[0]
r_master_i.dat[1] => generic_simple_dpram:ring.da_i[1]
r_master_i.dat[2] => generic_simple_dpram:ring.da_i[2]
r_master_i.dat[3] => generic_simple_dpram:ring.da_i[3]
r_master_i.dat[4] => generic_simple_dpram:ring.da_i[4]
r_master_i.dat[5] => generic_simple_dpram:ring.da_i[5]
r_master_i.dat[6] => generic_simple_dpram:ring.da_i[6]
r_master_i.dat[7] => generic_simple_dpram:ring.da_i[7]
r_master_i.dat[8] => generic_simple_dpram:ring.da_i[8]
r_master_i.dat[9] => generic_simple_dpram:ring.da_i[9]
r_master_i.dat[10] => generic_simple_dpram:ring.da_i[10]
r_master_i.dat[11] => generic_simple_dpram:ring.da_i[11]
r_master_i.dat[12] => generic_simple_dpram:ring.da_i[12]
r_master_i.dat[13] => generic_simple_dpram:ring.da_i[13]
r_master_i.dat[14] => generic_simple_dpram:ring.da_i[14]
r_master_i.dat[15] => generic_simple_dpram:ring.da_i[15]
r_master_i.dat[16] => generic_simple_dpram:ring.da_i[16]
r_master_i.dat[17] => generic_simple_dpram:ring.da_i[17]
r_master_i.dat[18] => generic_simple_dpram:ring.da_i[18]
r_master_i.dat[19] => generic_simple_dpram:ring.da_i[19]
r_master_i.dat[20] => generic_simple_dpram:ring.da_i[20]
r_master_i.dat[21] => generic_simple_dpram:ring.da_i[21]
r_master_i.dat[22] => generic_simple_dpram:ring.da_i[22]
r_master_i.dat[23] => generic_simple_dpram:ring.da_i[23]
r_master_i.dat[24] => generic_simple_dpram:ring.da_i[24]
r_master_i.dat[25] => generic_simple_dpram:ring.da_i[25]
r_master_i.dat[26] => generic_simple_dpram:ring.da_i[26]
r_master_i.dat[27] => generic_simple_dpram:ring.da_i[27]
r_master_i.dat[28] => generic_simple_dpram:ring.da_i[28]
r_master_i.dat[29] => generic_simple_dpram:ring.da_i[29]
r_master_i.dat[30] => generic_simple_dpram:ring.da_i[30]
r_master_i.dat[31] => generic_simple_dpram:ring.da_i[31]
r_master_i.int => ~NO_FANOUT~
r_master_i.stall => read_issue_progress.IN1
r_master_i.rty => read_result_progress.IN1
r_master_i.err => read_result_progress.IN0
r_master_i.ack => read_result_progress.IN1
r_master_o.dat[0] <= <GND>
r_master_o.dat[1] <= <GND>
r_master_o.dat[2] <= <GND>
r_master_o.dat[3] <= <GND>
r_master_o.dat[4] <= <GND>
r_master_o.dat[5] <= <GND>
r_master_o.dat[6] <= <GND>
r_master_o.dat[7] <= <GND>
r_master_o.dat[8] <= <GND>
r_master_o.dat[9] <= <GND>
r_master_o.dat[10] <= <GND>
r_master_o.dat[11] <= <GND>
r_master_o.dat[12] <= <GND>
r_master_o.dat[13] <= <GND>
r_master_o.dat[14] <= <GND>
r_master_o.dat[15] <= <GND>
r_master_o.dat[16] <= <GND>
r_master_o.dat[17] <= <GND>
r_master_o.dat[18] <= <GND>
r_master_o.dat[19] <= <GND>
r_master_o.dat[20] <= <GND>
r_master_o.dat[21] <= <GND>
r_master_o.dat[22] <= <GND>
r_master_o.dat[23] <= <GND>
r_master_o.dat[24] <= <GND>
r_master_o.dat[25] <= <GND>
r_master_o.dat[26] <= <GND>
r_master_o.dat[27] <= <GND>
r_master_o.dat[28] <= <GND>
r_master_o.dat[29] <= <GND>
r_master_o.dat[30] <= <GND>
r_master_o.dat[31] <= <GND>
r_master_o.we <= <GND>
r_master_o.sel[0] <= <VCC>
r_master_o.sel[1] <= <VCC>
r_master_o.sel[2] <= <VCC>
r_master_o.sel[3] <= <VCC>
r_master_o.adr[0] <= read_issue_address[0].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[1] <= read_issue_address[1].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[2] <= read_issue_address[2].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[3] <= read_issue_address[3].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[4] <= read_issue_address[4].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[5] <= read_issue_address[5].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[6] <= read_issue_address[6].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[7] <= read_issue_address[7].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[8] <= read_issue_address[8].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[9] <= read_issue_address[9].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[10] <= read_issue_address[10].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[11] <= read_issue_address[11].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[12] <= read_issue_address[12].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[13] <= read_issue_address[13].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[14] <= read_issue_address[14].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[15] <= read_issue_address[15].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[16] <= read_issue_address[16].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[17] <= read_issue_address[17].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[18] <= read_issue_address[18].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[19] <= read_issue_address[19].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[20] <= read_issue_address[20].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[21] <= read_issue_address[21].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[22] <= read_issue_address[22].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[23] <= read_issue_address[23].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[24] <= read_issue_address[24].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[25] <= read_issue_address[25].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[26] <= read_issue_address[26].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[27] <= read_issue_address[27].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[28] <= read_issue_address[28].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[29] <= read_issue_address[29].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[30] <= read_issue_address[30].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[31] <= read_issue_address[31].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.stb <= r_master_o_STB.DB_MAX_OUTPUT_PORT_TYPE
r_master_o.cyc <= r_master_o_CYC.DB_MAX_OUTPUT_PORT_TYPE
w_master_i.dat[0] => ~NO_FANOUT~
w_master_i.dat[1] => ~NO_FANOUT~
w_master_i.dat[2] => ~NO_FANOUT~
w_master_i.dat[3] => ~NO_FANOUT~
w_master_i.dat[4] => ~NO_FANOUT~
w_master_i.dat[5] => ~NO_FANOUT~
w_master_i.dat[6] => ~NO_FANOUT~
w_master_i.dat[7] => ~NO_FANOUT~
w_master_i.dat[8] => ~NO_FANOUT~
w_master_i.dat[9] => ~NO_FANOUT~
w_master_i.dat[10] => ~NO_FANOUT~
w_master_i.dat[11] => ~NO_FANOUT~
w_master_i.dat[12] => ~NO_FANOUT~
w_master_i.dat[13] => ~NO_FANOUT~
w_master_i.dat[14] => ~NO_FANOUT~
w_master_i.dat[15] => ~NO_FANOUT~
w_master_i.dat[16] => ~NO_FANOUT~
w_master_i.dat[17] => ~NO_FANOUT~
w_master_i.dat[18] => ~NO_FANOUT~
w_master_i.dat[19] => ~NO_FANOUT~
w_master_i.dat[20] => ~NO_FANOUT~
w_master_i.dat[21] => ~NO_FANOUT~
w_master_i.dat[22] => ~NO_FANOUT~
w_master_i.dat[23] => ~NO_FANOUT~
w_master_i.dat[24] => ~NO_FANOUT~
w_master_i.dat[25] => ~NO_FANOUT~
w_master_i.dat[26] => ~NO_FANOUT~
w_master_i.dat[27] => ~NO_FANOUT~
w_master_i.dat[28] => ~NO_FANOUT~
w_master_i.dat[29] => ~NO_FANOUT~
w_master_i.dat[30] => ~NO_FANOUT~
w_master_i.dat[31] => ~NO_FANOUT~
w_master_i.int => ~NO_FANOUT~
w_master_i.stall => write_issue_progress.IN1
w_master_i.rty => write_result_progress.IN1
w_master_i.err => write_result_progress.IN0
w_master_i.ack => write_result_progress.IN1
w_master_o.dat[0] <= generic_simple_dpram:ring.qb_o[0]
w_master_o.dat[1] <= generic_simple_dpram:ring.qb_o[1]
w_master_o.dat[2] <= generic_simple_dpram:ring.qb_o[2]
w_master_o.dat[3] <= generic_simple_dpram:ring.qb_o[3]
w_master_o.dat[4] <= generic_simple_dpram:ring.qb_o[4]
w_master_o.dat[5] <= generic_simple_dpram:ring.qb_o[5]
w_master_o.dat[6] <= generic_simple_dpram:ring.qb_o[6]
w_master_o.dat[7] <= generic_simple_dpram:ring.qb_o[7]
w_master_o.dat[8] <= generic_simple_dpram:ring.qb_o[8]
w_master_o.dat[9] <= generic_simple_dpram:ring.qb_o[9]
w_master_o.dat[10] <= generic_simple_dpram:ring.qb_o[10]
w_master_o.dat[11] <= generic_simple_dpram:ring.qb_o[11]
w_master_o.dat[12] <= generic_simple_dpram:ring.qb_o[12]
w_master_o.dat[13] <= generic_simple_dpram:ring.qb_o[13]
w_master_o.dat[14] <= generic_simple_dpram:ring.qb_o[14]
w_master_o.dat[15] <= generic_simple_dpram:ring.qb_o[15]
w_master_o.dat[16] <= generic_simple_dpram:ring.qb_o[16]
w_master_o.dat[17] <= generic_simple_dpram:ring.qb_o[17]
w_master_o.dat[18] <= generic_simple_dpram:ring.qb_o[18]
w_master_o.dat[19] <= generic_simple_dpram:ring.qb_o[19]
w_master_o.dat[20] <= generic_simple_dpram:ring.qb_o[20]
w_master_o.dat[21] <= generic_simple_dpram:ring.qb_o[21]
w_master_o.dat[22] <= generic_simple_dpram:ring.qb_o[22]
w_master_o.dat[23] <= generic_simple_dpram:ring.qb_o[23]
w_master_o.dat[24] <= generic_simple_dpram:ring.qb_o[24]
w_master_o.dat[25] <= generic_simple_dpram:ring.qb_o[25]
w_master_o.dat[26] <= generic_simple_dpram:ring.qb_o[26]
w_master_o.dat[27] <= generic_simple_dpram:ring.qb_o[27]
w_master_o.dat[28] <= generic_simple_dpram:ring.qb_o[28]
w_master_o.dat[29] <= generic_simple_dpram:ring.qb_o[29]
w_master_o.dat[30] <= generic_simple_dpram:ring.qb_o[30]
w_master_o.dat[31] <= generic_simple_dpram:ring.qb_o[31]
w_master_o.we <= <VCC>
w_master_o.sel[0] <= <VCC>
w_master_o.sel[1] <= <VCC>
w_master_o.sel[2] <= <VCC>
w_master_o.sel[3] <= <VCC>
w_master_o.adr[0] <= write_issue_address[0].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[1] <= write_issue_address[1].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[2] <= write_issue_address[2].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[3] <= write_issue_address[3].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[4] <= write_issue_address[4].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[5] <= write_issue_address[5].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[6] <= write_issue_address[6].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[7] <= write_issue_address[7].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[8] <= write_issue_address[8].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[9] <= write_issue_address[9].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[10] <= write_issue_address[10].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[11] <= write_issue_address[11].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[12] <= write_issue_address[12].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[13] <= write_issue_address[13].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[14] <= write_issue_address[14].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[15] <= write_issue_address[15].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[16] <= write_issue_address[16].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[17] <= write_issue_address[17].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[18] <= write_issue_address[18].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[19] <= write_issue_address[19].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[20] <= write_issue_address[20].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[21] <= write_issue_address[21].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[22] <= write_issue_address[22].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[23] <= write_issue_address[23].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[24] <= write_issue_address[24].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[25] <= write_issue_address[25].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[26] <= write_issue_address[26].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[27] <= write_issue_address[27].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[28] <= write_issue_address[28].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[29] <= write_issue_address[29].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[30] <= write_issue_address[30].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[31] <= write_issue_address[31].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.stb <= w_master_o_STB.DB_MAX_OUTPUT_PORT_TYPE
w_master_o.cyc <= w_master_o_CYC.DB_MAX_OUTPUT_PORT_TYPE
interrupt_o <= interrupt_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring
rst_n_i => ~NO_FANOUT~
clka_i => altsyncram:case_nobe_single:memory.clock0
bwea_i[0] => ~NO_FANOUT~
bwea_i[1] => ~NO_FANOUT~
bwea_i[2] => ~NO_FANOUT~
bwea_i[3] => ~NO_FANOUT~
wea_i => altsyncram:case_nobe_single:memory.wren_a
aa_i[0] => altsyncram:case_nobe_single:memory.address_a[0]
aa_i[1] => altsyncram:case_nobe_single:memory.address_a[1]
aa_i[2] => altsyncram:case_nobe_single:memory.address_a[2]
aa_i[3] => altsyncram:case_nobe_single:memory.address_a[3]
aa_i[4] => altsyncram:case_nobe_single:memory.address_a[4]
aa_i[5] => altsyncram:case_nobe_single:memory.address_a[5]
aa_i[6] => altsyncram:case_nobe_single:memory.address_a[6]
aa_i[7] => altsyncram:case_nobe_single:memory.address_a[7]
da_i[0] => altsyncram:case_nobe_single:memory.data_a[0]
da_i[1] => altsyncram:case_nobe_single:memory.data_a[1]
da_i[2] => altsyncram:case_nobe_single:memory.data_a[2]
da_i[3] => altsyncram:case_nobe_single:memory.data_a[3]
da_i[4] => altsyncram:case_nobe_single:memory.data_a[4]
da_i[5] => altsyncram:case_nobe_single:memory.data_a[5]
da_i[6] => altsyncram:case_nobe_single:memory.data_a[6]
da_i[7] => altsyncram:case_nobe_single:memory.data_a[7]
da_i[8] => altsyncram:case_nobe_single:memory.data_a[8]
da_i[9] => altsyncram:case_nobe_single:memory.data_a[9]
da_i[10] => altsyncram:case_nobe_single:memory.data_a[10]
da_i[11] => altsyncram:case_nobe_single:memory.data_a[11]
da_i[12] => altsyncram:case_nobe_single:memory.data_a[12]
da_i[13] => altsyncram:case_nobe_single:memory.data_a[13]
da_i[14] => altsyncram:case_nobe_single:memory.data_a[14]
da_i[15] => altsyncram:case_nobe_single:memory.data_a[15]
da_i[16] => altsyncram:case_nobe_single:memory.data_a[16]
da_i[17] => altsyncram:case_nobe_single:memory.data_a[17]
da_i[18] => altsyncram:case_nobe_single:memory.data_a[18]
da_i[19] => altsyncram:case_nobe_single:memory.data_a[19]
da_i[20] => altsyncram:case_nobe_single:memory.data_a[20]
da_i[21] => altsyncram:case_nobe_single:memory.data_a[21]
da_i[22] => altsyncram:case_nobe_single:memory.data_a[22]
da_i[23] => altsyncram:case_nobe_single:memory.data_a[23]
da_i[24] => altsyncram:case_nobe_single:memory.data_a[24]
da_i[25] => altsyncram:case_nobe_single:memory.data_a[25]
da_i[26] => altsyncram:case_nobe_single:memory.data_a[26]
da_i[27] => altsyncram:case_nobe_single:memory.data_a[27]
da_i[28] => altsyncram:case_nobe_single:memory.data_a[28]
da_i[29] => altsyncram:case_nobe_single:memory.data_a[29]
da_i[30] => altsyncram:case_nobe_single:memory.data_a[30]
da_i[31] => altsyncram:case_nobe_single:memory.data_a[31]
clkb_i => ~NO_FANOUT~
ab_i[0] => altsyncram:case_nobe_single:memory.address_b[0]
ab_i[1] => altsyncram:case_nobe_single:memory.address_b[1]
ab_i[2] => altsyncram:case_nobe_single:memory.address_b[2]
ab_i[3] => altsyncram:case_nobe_single:memory.address_b[3]
ab_i[4] => altsyncram:case_nobe_single:memory.address_b[4]
ab_i[5] => altsyncram:case_nobe_single:memory.address_b[5]
ab_i[6] => altsyncram:case_nobe_single:memory.address_b[6]
ab_i[7] => altsyncram:case_nobe_single:memory.address_b[7]
qb_o[0] <= altsyncram:case_nobe_single:memory.q_b[0]
qb_o[1] <= altsyncram:case_nobe_single:memory.q_b[1]
qb_o[2] <= altsyncram:case_nobe_single:memory.q_b[2]
qb_o[3] <= altsyncram:case_nobe_single:memory.q_b[3]
qb_o[4] <= altsyncram:case_nobe_single:memory.q_b[4]
qb_o[5] <= altsyncram:case_nobe_single:memory.q_b[5]
qb_o[6] <= altsyncram:case_nobe_single:memory.q_b[6]
qb_o[7] <= altsyncram:case_nobe_single:memory.q_b[7]
qb_o[8] <= altsyncram:case_nobe_single:memory.q_b[8]
qb_o[9] <= altsyncram:case_nobe_single:memory.q_b[9]
qb_o[10] <= altsyncram:case_nobe_single:memory.q_b[10]
qb_o[11] <= altsyncram:case_nobe_single:memory.q_b[11]
qb_o[12] <= altsyncram:case_nobe_single:memory.q_b[12]
qb_o[13] <= altsyncram:case_nobe_single:memory.q_b[13]
qb_o[14] <= altsyncram:case_nobe_single:memory.q_b[14]
qb_o[15] <= altsyncram:case_nobe_single:memory.q_b[15]
qb_o[16] <= altsyncram:case_nobe_single:memory.q_b[16]
qb_o[17] <= altsyncram:case_nobe_single:memory.q_b[17]
qb_o[18] <= altsyncram:case_nobe_single:memory.q_b[18]
qb_o[19] <= altsyncram:case_nobe_single:memory.q_b[19]
qb_o[20] <= altsyncram:case_nobe_single:memory.q_b[20]
qb_o[21] <= altsyncram:case_nobe_single:memory.q_b[21]
qb_o[22] <= altsyncram:case_nobe_single:memory.q_b[22]
qb_o[23] <= altsyncram:case_nobe_single:memory.q_b[23]
qb_o[24] <= altsyncram:case_nobe_single:memory.q_b[24]
qb_o[25] <= altsyncram:case_nobe_single:memory.q_b[25]
qb_o[26] <= altsyncram:case_nobe_single:memory.q_b[26]
qb_o[27] <= altsyncram:case_nobe_single:memory.q_b[27]
qb_o[28] <= altsyncram:case_nobe_single:memory.q_b[28]
qb_o[29] <= altsyncram:case_nobe_single:memory.q_b[29]
qb_o[30] <= altsyncram:case_nobe_single:memory.q_b[30]
qb_o[31] <= altsyncram:case_nobe_single:memory.q_b[31]


|pexaria|ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory
wren_a => altsyncram_lku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lku3:auto_generated.data_a[0]
data_a[1] => altsyncram_lku3:auto_generated.data_a[1]
data_a[2] => altsyncram_lku3:auto_generated.data_a[2]
data_a[3] => altsyncram_lku3:auto_generated.data_a[3]
data_a[4] => altsyncram_lku3:auto_generated.data_a[4]
data_a[5] => altsyncram_lku3:auto_generated.data_a[5]
data_a[6] => altsyncram_lku3:auto_generated.data_a[6]
data_a[7] => altsyncram_lku3:auto_generated.data_a[7]
data_a[8] => altsyncram_lku3:auto_generated.data_a[8]
data_a[9] => altsyncram_lku3:auto_generated.data_a[9]
data_a[10] => altsyncram_lku3:auto_generated.data_a[10]
data_a[11] => altsyncram_lku3:auto_generated.data_a[11]
data_a[12] => altsyncram_lku3:auto_generated.data_a[12]
data_a[13] => altsyncram_lku3:auto_generated.data_a[13]
data_a[14] => altsyncram_lku3:auto_generated.data_a[14]
data_a[15] => altsyncram_lku3:auto_generated.data_a[15]
data_a[16] => altsyncram_lku3:auto_generated.data_a[16]
data_a[17] => altsyncram_lku3:auto_generated.data_a[17]
data_a[18] => altsyncram_lku3:auto_generated.data_a[18]
data_a[19] => altsyncram_lku3:auto_generated.data_a[19]
data_a[20] => altsyncram_lku3:auto_generated.data_a[20]
data_a[21] => altsyncram_lku3:auto_generated.data_a[21]
data_a[22] => altsyncram_lku3:auto_generated.data_a[22]
data_a[23] => altsyncram_lku3:auto_generated.data_a[23]
data_a[24] => altsyncram_lku3:auto_generated.data_a[24]
data_a[25] => altsyncram_lku3:auto_generated.data_a[25]
data_a[26] => altsyncram_lku3:auto_generated.data_a[26]
data_a[27] => altsyncram_lku3:auto_generated.data_a[27]
data_a[28] => altsyncram_lku3:auto_generated.data_a[28]
data_a[29] => altsyncram_lku3:auto_generated.data_a[29]
data_a[30] => altsyncram_lku3:auto_generated.data_a[30]
data_a[31] => altsyncram_lku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_lku3:auto_generated.address_a[0]
address_a[1] => altsyncram_lku3:auto_generated.address_a[1]
address_a[2] => altsyncram_lku3:auto_generated.address_a[2]
address_a[3] => altsyncram_lku3:auto_generated.address_a[3]
address_a[4] => altsyncram_lku3:auto_generated.address_a[4]
address_a[5] => altsyncram_lku3:auto_generated.address_a[5]
address_a[6] => altsyncram_lku3:auto_generated.address_a[6]
address_a[7] => altsyncram_lku3:auto_generated.address_a[7]
address_b[0] => altsyncram_lku3:auto_generated.address_b[0]
address_b[1] => altsyncram_lku3:auto_generated.address_b[1]
address_b[2] => altsyncram_lku3:auto_generated.address_b[2]
address_b[3] => altsyncram_lku3:auto_generated.address_b[3]
address_b[4] => altsyncram_lku3:auto_generated.address_b[4]
address_b[5] => altsyncram_lku3:auto_generated.address_b[5]
address_b[6] => altsyncram_lku3:auto_generated.address_b[6]
address_b[7] => altsyncram_lku3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_lku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_lku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_lku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_lku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_lku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_lku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_lku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_lku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_lku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_lku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_lku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_lku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_lku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_lku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_lku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_lku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_lku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_lku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_lku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_lku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_lku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_lku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_lku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_lku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_lku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_lku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_lku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_lku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_lku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_lku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_lku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_lku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pexaria|ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|pexaria|ez_usb:usb|uart_baud_gen:U_BAUD_GEN
clk_sys_i => Baud_sreg[0].CLK
clk_sys_i => Baud_sreg[1].CLK
clk_sys_i => Baud_sreg[2].CLK
clk_sys_i => Baud_sreg[3].CLK
clk_sys_i => Baud_sreg[4].CLK
clk_sys_i => Baud_sreg[5].CLK
clk_sys_i => Baud_sreg[6].CLK
clk_sys_i => Baud_sreg[7].CLK
clk_sys_i => Baud8GeneratorAcc[0].CLK
clk_sys_i => Baud8GeneratorAcc[1].CLK
clk_sys_i => Baud8GeneratorAcc[2].CLK
clk_sys_i => Baud8GeneratorAcc[3].CLK
clk_sys_i => Baud8GeneratorAcc[4].CLK
clk_sys_i => Baud8GeneratorAcc[5].CLK
clk_sys_i => Baud8GeneratorAcc[6].CLK
clk_sys_i => Baud8GeneratorAcc[7].CLK
clk_sys_i => Baud8GeneratorAcc[8].CLK
clk_sys_i => Baud8GeneratorAcc[9].CLK
clk_sys_i => Baud8GeneratorAcc[10].CLK
clk_sys_i => Baud8GeneratorAcc[11].CLK
clk_sys_i => Baud8GeneratorAcc[12].CLK
clk_sys_i => Baud8GeneratorAcc[13].CLK
clk_sys_i => Baud8GeneratorAcc[14].CLK
clk_sys_i => Baud8GeneratorAcc[15].CLK
clk_sys_i => Baud8GeneratorAcc[16].CLK
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud8GeneratorAcc.OUTPUTSELECT
rst_n_i => Baud_sreg.OUTPUTSELECT
rst_n_i => Baud_sreg.OUTPUTSELECT
rst_n_i => Baud_sreg.OUTPUTSELECT
rst_n_i => Baud_sreg.OUTPUTSELECT
rst_n_i => Baud_sreg.OUTPUTSELECT
rst_n_i => Baud_sreg.OUTPUTSELECT
rst_n_i => Baud_sreg.OUTPUTSELECT
rst_n_i => Baud_sreg.OUTPUTSELECT
baudrate_i[0] => Add0.IN18
baudrate_i[1] => Add0.IN17
baudrate_i[2] => Add0.IN16
baudrate_i[3] => Add0.IN15
baudrate_i[4] => Add0.IN14
baudrate_i[5] => Add0.IN13
baudrate_i[6] => Add0.IN12
baudrate_i[7] => Add0.IN11
baudrate_i[8] => Add0.IN10
baudrate_i[9] => Add0.IN9
baudrate_i[10] => Add0.IN8
baudrate_i[11] => Add0.IN7
baudrate_i[12] => Add0.IN6
baudrate_i[13] => Add0.IN5
baudrate_i[14] => Add0.IN4
baudrate_i[15] => Add0.IN3
baudrate_i[16] => Add0.IN2
baud_tick_o <= baud_tick_o.DB_MAX_OUTPUT_PORT_TYPE
baud8_tick_o <= Baud8GeneratorAcc[16].DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|uart_async_tx:U_TX
clk_sys_i => TxD.CLK
clk_sys_i => state[0].CLK
clk_sys_i => state[1].CLK
clk_sys_i => state[2].CLK
clk_sys_i => state[3].CLK
clk_sys_i => TxD_dataReg[0].CLK
clk_sys_i => TxD_dataReg[1].CLK
clk_sys_i => TxD_dataReg[2].CLK
clk_sys_i => TxD_dataReg[3].CLK
clk_sys_i => TxD_dataReg[4].CLK
clk_sys_i => TxD_dataReg[5].CLK
clk_sys_i => TxD_dataReg[6].CLK
clk_sys_i => TxD_dataReg[7].CLK
rst_n_i => TxD.OUTPUTSELECT
rst_n_i => TxD_dataReg.OUTPUTSELECT
rst_n_i => TxD_dataReg.OUTPUTSELECT
rst_n_i => TxD_dataReg.OUTPUTSELECT
rst_n_i => TxD_dataReg.OUTPUTSELECT
rst_n_i => TxD_dataReg.OUTPUTSELECT
rst_n_i => TxD_dataReg.OUTPUTSELECT
rst_n_i => TxD_dataReg.OUTPUTSELECT
rst_n_i => TxD_dataReg.OUTPUTSELECT
rst_n_i => state.OUTPUTSELECT
rst_n_i => state.OUTPUTSELECT
rst_n_i => state.OUTPUTSELECT
rst_n_i => state.OUTPUTSELECT
baud_tick_i => state.OUTPUTSELECT
baud_tick_i => state.OUTPUTSELECT
baud_tick_i => state.OUTPUTSELECT
baud_tick_i => state.OUTPUTSELECT
baud_tick_i => state.OUTPUTSELECT
baud_tick_i => state.OUTPUTSELECT
baud_tick_i => state.OUTPUTSELECT
baud_tick_i => state.OUTPUTSELECT
txd_o <= TxD.DB_MAX_OUTPUT_PORT_TYPE
tx_start_p_i => process_0.IN1
tx_start_p_i => state.OUTPUTSELECT
tx_start_p_i => state.OUTPUTSELECT
tx_start_p_i => state.OUTPUTSELECT
tx_start_p_i => state.OUTPUTSELECT
tx_data_i[0] => TxD_dataReg.DATAB
tx_data_i[1] => TxD_dataReg.DATAB
tx_data_i[2] => TxD_dataReg.DATAB
tx_data_i[3] => TxD_dataReg.DATAB
tx_data_i[4] => TxD_dataReg.DATAB
tx_data_i[5] => TxD_dataReg.DATAB
tx_data_i[6] => TxD_dataReg.DATAB
tx_data_i[7] => TxD_dataReg.DATAB
tx_busy_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|uart_async_rx:U_RX
clk_sys_i => RxD_data_ready.CLK
clk_sys_i => RxD_data_error.CLK
clk_sys_i => RxD_data[0].CLK
clk_sys_i => RxD_data[1].CLK
clk_sys_i => RxD_data[2].CLK
clk_sys_i => RxD_data[3].CLK
clk_sys_i => RxD_data[4].CLK
clk_sys_i => RxD_data[5].CLK
clk_sys_i => RxD_data[6].CLK
clk_sys_i => RxD_data[7].CLK
clk_sys_i => state[0].CLK
clk_sys_i => state[1].CLK
clk_sys_i => state[2].CLK
clk_sys_i => state[3].CLK
clk_sys_i => bit_spacing[0].CLK
clk_sys_i => bit_spacing[1].CLK
clk_sys_i => bit_spacing[2].CLK
clk_sys_i => bit_spacing[3].CLK
clk_sys_i => RxD_cnt_inv[0].CLK
clk_sys_i => RxD_cnt_inv[1].CLK
clk_sys_i => RxD_bit_inv.CLK
clk_sys_i => RxD_sync_inv[0].CLK
clk_sys_i => RxD_sync_inv[1].CLK
rst_n_i => RxD_data.OUTPUTSELECT
rst_n_i => RxD_data.OUTPUTSELECT
rst_n_i => RxD_data.OUTPUTSELECT
rst_n_i => RxD_data.OUTPUTSELECT
rst_n_i => RxD_data.OUTPUTSELECT
rst_n_i => RxD_data.OUTPUTSELECT
rst_n_i => RxD_data.OUTPUTSELECT
rst_n_i => RxD_data.OUTPUTSELECT
rst_n_i => RxD_data_error.OUTPUTSELECT
rst_n_i => RxD_data_ready.OUTPUTSELECT
rst_n_i => RxD_sync_inv.OUTPUTSELECT
rst_n_i => RxD_sync_inv.OUTPUTSELECT
rst_n_i => RxD_bit_inv.OUTPUTSELECT
rst_n_i => RxD_cnt_inv.OUTPUTSELECT
rst_n_i => RxD_cnt_inv.OUTPUTSELECT
rst_n_i => bit_spacing.OUTPUTSELECT
rst_n_i => bit_spacing.OUTPUTSELECT
rst_n_i => bit_spacing.OUTPUTSELECT
rst_n_i => bit_spacing.OUTPUTSELECT
rst_n_i => state.OUTPUTSELECT
rst_n_i => state.OUTPUTSELECT
rst_n_i => state.OUTPUTSELECT
rst_n_i => state.OUTPUTSELECT
baud8_tick_i => RxD_sync_inv.OUTPUTSELECT
baud8_tick_i => RxD_sync_inv.OUTPUTSELECT
baud8_tick_i => RxD_cnt_inv.OUTPUTSELECT
baud8_tick_i => RxD_cnt_inv.OUTPUTSELECT
baud8_tick_i => RxD_bit_inv.OUTPUTSELECT
baud8_tick_i => bit_spacing.OUTPUTSELECT
baud8_tick_i => bit_spacing.OUTPUTSELECT
baud8_tick_i => bit_spacing.OUTPUTSELECT
baud8_tick_i => bit_spacing.OUTPUTSELECT
baud8_tick_i => state.OUTPUTSELECT
baud8_tick_i => state.OUTPUTSELECT
baud8_tick_i => state.OUTPUTSELECT
baud8_tick_i => state.OUTPUTSELECT
baud8_tick_i => process_5.IN1
rxd_i => RxD_sync_inv.DATAB
rx_ready_o <= RxD_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_error_o <= RxD_data_error.DB_MAX_OUTPUT_PORT_TYPE
rx_data_o[0] <= RxD_data[0].DB_MAX_OUTPUT_PORT_TYPE
rx_data_o[1] <= RxD_data[1].DB_MAX_OUTPUT_PORT_TYPE
rx_data_o[2] <= RxD_data[2].DB_MAX_OUTPUT_PORT_TYPE
rx_data_o[3] <= RxD_data[3].DB_MAX_OUTPUT_PORT_TYPE
rx_data_o[4] <= RxD_data[4].DB_MAX_OUTPUT_PORT_TYPE
rx_data_o[5] <= RxD_data[5].DB_MAX_OUTPUT_PORT_TYPE
rx_data_o[6] <= RxD_data[6].DB_MAX_OUTPUT_PORT_TYPE
rx_data_o[7] <= RxD_data[7].DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|xwb_streamer:USB2EB
clk_i => xwb_dma:dma.clk_i
rst_n_i => xwb_dma:dma.rst_n_i
r_master_i.dat[0] => xwb_dma:dma.r_master_i.dat[0]
r_master_i.dat[1] => xwb_dma:dma.r_master_i.dat[1]
r_master_i.dat[2] => xwb_dma:dma.r_master_i.dat[2]
r_master_i.dat[3] => xwb_dma:dma.r_master_i.dat[3]
r_master_i.dat[4] => xwb_dma:dma.r_master_i.dat[4]
r_master_i.dat[5] => xwb_dma:dma.r_master_i.dat[5]
r_master_i.dat[6] => xwb_dma:dma.r_master_i.dat[6]
r_master_i.dat[7] => xwb_dma:dma.r_master_i.dat[7]
r_master_i.dat[8] => xwb_dma:dma.r_master_i.dat[8]
r_master_i.dat[9] => xwb_dma:dma.r_master_i.dat[9]
r_master_i.dat[10] => xwb_dma:dma.r_master_i.dat[10]
r_master_i.dat[11] => xwb_dma:dma.r_master_i.dat[11]
r_master_i.dat[12] => xwb_dma:dma.r_master_i.dat[12]
r_master_i.dat[13] => xwb_dma:dma.r_master_i.dat[13]
r_master_i.dat[14] => xwb_dma:dma.r_master_i.dat[14]
r_master_i.dat[15] => xwb_dma:dma.r_master_i.dat[15]
r_master_i.dat[16] => xwb_dma:dma.r_master_i.dat[16]
r_master_i.dat[17] => xwb_dma:dma.r_master_i.dat[17]
r_master_i.dat[18] => xwb_dma:dma.r_master_i.dat[18]
r_master_i.dat[19] => xwb_dma:dma.r_master_i.dat[19]
r_master_i.dat[20] => xwb_dma:dma.r_master_i.dat[20]
r_master_i.dat[21] => xwb_dma:dma.r_master_i.dat[21]
r_master_i.dat[22] => xwb_dma:dma.r_master_i.dat[22]
r_master_i.dat[23] => xwb_dma:dma.r_master_i.dat[23]
r_master_i.dat[24] => xwb_dma:dma.r_master_i.dat[24]
r_master_i.dat[25] => xwb_dma:dma.r_master_i.dat[25]
r_master_i.dat[26] => xwb_dma:dma.r_master_i.dat[26]
r_master_i.dat[27] => xwb_dma:dma.r_master_i.dat[27]
r_master_i.dat[28] => xwb_dma:dma.r_master_i.dat[28]
r_master_i.dat[29] => xwb_dma:dma.r_master_i.dat[29]
r_master_i.dat[30] => xwb_dma:dma.r_master_i.dat[30]
r_master_i.dat[31] => xwb_dma:dma.r_master_i.dat[31]
r_master_i.int => xwb_dma:dma.r_master_i.int
r_master_i.stall => xwb_dma:dma.r_master_i.stall
r_master_i.rty => xwb_dma:dma.r_master_i.rty
r_master_i.err => xwb_dma:dma.r_master_i.err
r_master_i.ack => xwb_dma:dma.r_master_i.ack
r_master_o.dat[0] <= xwb_dma:dma.r_master_o.dat[0]
r_master_o.dat[1] <= xwb_dma:dma.r_master_o.dat[1]
r_master_o.dat[2] <= xwb_dma:dma.r_master_o.dat[2]
r_master_o.dat[3] <= xwb_dma:dma.r_master_o.dat[3]
r_master_o.dat[4] <= xwb_dma:dma.r_master_o.dat[4]
r_master_o.dat[5] <= xwb_dma:dma.r_master_o.dat[5]
r_master_o.dat[6] <= xwb_dma:dma.r_master_o.dat[6]
r_master_o.dat[7] <= xwb_dma:dma.r_master_o.dat[7]
r_master_o.dat[8] <= xwb_dma:dma.r_master_o.dat[8]
r_master_o.dat[9] <= xwb_dma:dma.r_master_o.dat[9]
r_master_o.dat[10] <= xwb_dma:dma.r_master_o.dat[10]
r_master_o.dat[11] <= xwb_dma:dma.r_master_o.dat[11]
r_master_o.dat[12] <= xwb_dma:dma.r_master_o.dat[12]
r_master_o.dat[13] <= xwb_dma:dma.r_master_o.dat[13]
r_master_o.dat[14] <= xwb_dma:dma.r_master_o.dat[14]
r_master_o.dat[15] <= xwb_dma:dma.r_master_o.dat[15]
r_master_o.dat[16] <= xwb_dma:dma.r_master_o.dat[16]
r_master_o.dat[17] <= xwb_dma:dma.r_master_o.dat[17]
r_master_o.dat[18] <= xwb_dma:dma.r_master_o.dat[18]
r_master_o.dat[19] <= xwb_dma:dma.r_master_o.dat[19]
r_master_o.dat[20] <= xwb_dma:dma.r_master_o.dat[20]
r_master_o.dat[21] <= xwb_dma:dma.r_master_o.dat[21]
r_master_o.dat[22] <= xwb_dma:dma.r_master_o.dat[22]
r_master_o.dat[23] <= xwb_dma:dma.r_master_o.dat[23]
r_master_o.dat[24] <= xwb_dma:dma.r_master_o.dat[24]
r_master_o.dat[25] <= xwb_dma:dma.r_master_o.dat[25]
r_master_o.dat[26] <= xwb_dma:dma.r_master_o.dat[26]
r_master_o.dat[27] <= xwb_dma:dma.r_master_o.dat[27]
r_master_o.dat[28] <= xwb_dma:dma.r_master_o.dat[28]
r_master_o.dat[29] <= xwb_dma:dma.r_master_o.dat[29]
r_master_o.dat[30] <= xwb_dma:dma.r_master_o.dat[30]
r_master_o.dat[31] <= xwb_dma:dma.r_master_o.dat[31]
r_master_o.we <= xwb_dma:dma.r_master_o.we
r_master_o.sel[0] <= xwb_dma:dma.r_master_o.sel[0]
r_master_o.sel[1] <= xwb_dma:dma.r_master_o.sel[1]
r_master_o.sel[2] <= xwb_dma:dma.r_master_o.sel[2]
r_master_o.sel[3] <= xwb_dma:dma.r_master_o.sel[3]
r_master_o.adr[0] <= xwb_dma:dma.r_master_o.adr[0]
r_master_o.adr[1] <= xwb_dma:dma.r_master_o.adr[1]
r_master_o.adr[2] <= xwb_dma:dma.r_master_o.adr[2]
r_master_o.adr[3] <= xwb_dma:dma.r_master_o.adr[3]
r_master_o.adr[4] <= xwb_dma:dma.r_master_o.adr[4]
r_master_o.adr[5] <= xwb_dma:dma.r_master_o.adr[5]
r_master_o.adr[6] <= xwb_dma:dma.r_master_o.adr[6]
r_master_o.adr[7] <= xwb_dma:dma.r_master_o.adr[7]
r_master_o.adr[8] <= xwb_dma:dma.r_master_o.adr[8]
r_master_o.adr[9] <= xwb_dma:dma.r_master_o.adr[9]
r_master_o.adr[10] <= xwb_dma:dma.r_master_o.adr[10]
r_master_o.adr[11] <= xwb_dma:dma.r_master_o.adr[11]
r_master_o.adr[12] <= xwb_dma:dma.r_master_o.adr[12]
r_master_o.adr[13] <= xwb_dma:dma.r_master_o.adr[13]
r_master_o.adr[14] <= xwb_dma:dma.r_master_o.adr[14]
r_master_o.adr[15] <= xwb_dma:dma.r_master_o.adr[15]
r_master_o.adr[16] <= xwb_dma:dma.r_master_o.adr[16]
r_master_o.adr[17] <= xwb_dma:dma.r_master_o.adr[17]
r_master_o.adr[18] <= xwb_dma:dma.r_master_o.adr[18]
r_master_o.adr[19] <= xwb_dma:dma.r_master_o.adr[19]
r_master_o.adr[20] <= xwb_dma:dma.r_master_o.adr[20]
r_master_o.adr[21] <= xwb_dma:dma.r_master_o.adr[21]
r_master_o.adr[22] <= xwb_dma:dma.r_master_o.adr[22]
r_master_o.adr[23] <= xwb_dma:dma.r_master_o.adr[23]
r_master_o.adr[24] <= xwb_dma:dma.r_master_o.adr[24]
r_master_o.adr[25] <= xwb_dma:dma.r_master_o.adr[25]
r_master_o.adr[26] <= xwb_dma:dma.r_master_o.adr[26]
r_master_o.adr[27] <= xwb_dma:dma.r_master_o.adr[27]
r_master_o.adr[28] <= xwb_dma:dma.r_master_o.adr[28]
r_master_o.adr[29] <= xwb_dma:dma.r_master_o.adr[29]
r_master_o.adr[30] <= xwb_dma:dma.r_master_o.adr[30]
r_master_o.adr[31] <= xwb_dma:dma.r_master_o.adr[31]
r_master_o.stb <= xwb_dma:dma.r_master_o.stb
r_master_o.cyc <= xwb_dma:dma.r_master_o.cyc
w_master_i.dat[0] => xwb_dma:dma.w_master_i.dat[0]
w_master_i.dat[1] => xwb_dma:dma.w_master_i.dat[1]
w_master_i.dat[2] => xwb_dma:dma.w_master_i.dat[2]
w_master_i.dat[3] => xwb_dma:dma.w_master_i.dat[3]
w_master_i.dat[4] => xwb_dma:dma.w_master_i.dat[4]
w_master_i.dat[5] => xwb_dma:dma.w_master_i.dat[5]
w_master_i.dat[6] => xwb_dma:dma.w_master_i.dat[6]
w_master_i.dat[7] => xwb_dma:dma.w_master_i.dat[7]
w_master_i.dat[8] => xwb_dma:dma.w_master_i.dat[8]
w_master_i.dat[9] => xwb_dma:dma.w_master_i.dat[9]
w_master_i.dat[10] => xwb_dma:dma.w_master_i.dat[10]
w_master_i.dat[11] => xwb_dma:dma.w_master_i.dat[11]
w_master_i.dat[12] => xwb_dma:dma.w_master_i.dat[12]
w_master_i.dat[13] => xwb_dma:dma.w_master_i.dat[13]
w_master_i.dat[14] => xwb_dma:dma.w_master_i.dat[14]
w_master_i.dat[15] => xwb_dma:dma.w_master_i.dat[15]
w_master_i.dat[16] => xwb_dma:dma.w_master_i.dat[16]
w_master_i.dat[17] => xwb_dma:dma.w_master_i.dat[17]
w_master_i.dat[18] => xwb_dma:dma.w_master_i.dat[18]
w_master_i.dat[19] => xwb_dma:dma.w_master_i.dat[19]
w_master_i.dat[20] => xwb_dma:dma.w_master_i.dat[20]
w_master_i.dat[21] => xwb_dma:dma.w_master_i.dat[21]
w_master_i.dat[22] => xwb_dma:dma.w_master_i.dat[22]
w_master_i.dat[23] => xwb_dma:dma.w_master_i.dat[23]
w_master_i.dat[24] => xwb_dma:dma.w_master_i.dat[24]
w_master_i.dat[25] => xwb_dma:dma.w_master_i.dat[25]
w_master_i.dat[26] => xwb_dma:dma.w_master_i.dat[26]
w_master_i.dat[27] => xwb_dma:dma.w_master_i.dat[27]
w_master_i.dat[28] => xwb_dma:dma.w_master_i.dat[28]
w_master_i.dat[29] => xwb_dma:dma.w_master_i.dat[29]
w_master_i.dat[30] => xwb_dma:dma.w_master_i.dat[30]
w_master_i.dat[31] => xwb_dma:dma.w_master_i.dat[31]
w_master_i.int => xwb_dma:dma.w_master_i.int
w_master_i.stall => xwb_dma:dma.w_master_i.stall
w_master_i.rty => xwb_dma:dma.w_master_i.rty
w_master_i.err => xwb_dma:dma.w_master_i.err
w_master_i.ack => xwb_dma:dma.w_master_i.ack
w_master_o.dat[0] <= xwb_dma:dma.w_master_o.dat[0]
w_master_o.dat[1] <= xwb_dma:dma.w_master_o.dat[1]
w_master_o.dat[2] <= xwb_dma:dma.w_master_o.dat[2]
w_master_o.dat[3] <= xwb_dma:dma.w_master_o.dat[3]
w_master_o.dat[4] <= xwb_dma:dma.w_master_o.dat[4]
w_master_o.dat[5] <= xwb_dma:dma.w_master_o.dat[5]
w_master_o.dat[6] <= xwb_dma:dma.w_master_o.dat[6]
w_master_o.dat[7] <= xwb_dma:dma.w_master_o.dat[7]
w_master_o.dat[8] <= xwb_dma:dma.w_master_o.dat[8]
w_master_o.dat[9] <= xwb_dma:dma.w_master_o.dat[9]
w_master_o.dat[10] <= xwb_dma:dma.w_master_o.dat[10]
w_master_o.dat[11] <= xwb_dma:dma.w_master_o.dat[11]
w_master_o.dat[12] <= xwb_dma:dma.w_master_o.dat[12]
w_master_o.dat[13] <= xwb_dma:dma.w_master_o.dat[13]
w_master_o.dat[14] <= xwb_dma:dma.w_master_o.dat[14]
w_master_o.dat[15] <= xwb_dma:dma.w_master_o.dat[15]
w_master_o.dat[16] <= xwb_dma:dma.w_master_o.dat[16]
w_master_o.dat[17] <= xwb_dma:dma.w_master_o.dat[17]
w_master_o.dat[18] <= xwb_dma:dma.w_master_o.dat[18]
w_master_o.dat[19] <= xwb_dma:dma.w_master_o.dat[19]
w_master_o.dat[20] <= xwb_dma:dma.w_master_o.dat[20]
w_master_o.dat[21] <= xwb_dma:dma.w_master_o.dat[21]
w_master_o.dat[22] <= xwb_dma:dma.w_master_o.dat[22]
w_master_o.dat[23] <= xwb_dma:dma.w_master_o.dat[23]
w_master_o.dat[24] <= xwb_dma:dma.w_master_o.dat[24]
w_master_o.dat[25] <= xwb_dma:dma.w_master_o.dat[25]
w_master_o.dat[26] <= xwb_dma:dma.w_master_o.dat[26]
w_master_o.dat[27] <= xwb_dma:dma.w_master_o.dat[27]
w_master_o.dat[28] <= xwb_dma:dma.w_master_o.dat[28]
w_master_o.dat[29] <= xwb_dma:dma.w_master_o.dat[29]
w_master_o.dat[30] <= xwb_dma:dma.w_master_o.dat[30]
w_master_o.dat[31] <= xwb_dma:dma.w_master_o.dat[31]
w_master_o.we <= xwb_dma:dma.w_master_o.we
w_master_o.sel[0] <= xwb_dma:dma.w_master_o.sel[0]
w_master_o.sel[1] <= xwb_dma:dma.w_master_o.sel[1]
w_master_o.sel[2] <= xwb_dma:dma.w_master_o.sel[2]
w_master_o.sel[3] <= xwb_dma:dma.w_master_o.sel[3]
w_master_o.adr[0] <= xwb_dma:dma.w_master_o.adr[0]
w_master_o.adr[1] <= xwb_dma:dma.w_master_o.adr[1]
w_master_o.adr[2] <= xwb_dma:dma.w_master_o.adr[2]
w_master_o.adr[3] <= xwb_dma:dma.w_master_o.adr[3]
w_master_o.adr[4] <= xwb_dma:dma.w_master_o.adr[4]
w_master_o.adr[5] <= xwb_dma:dma.w_master_o.adr[5]
w_master_o.adr[6] <= xwb_dma:dma.w_master_o.adr[6]
w_master_o.adr[7] <= xwb_dma:dma.w_master_o.adr[7]
w_master_o.adr[8] <= xwb_dma:dma.w_master_o.adr[8]
w_master_o.adr[9] <= xwb_dma:dma.w_master_o.adr[9]
w_master_o.adr[10] <= xwb_dma:dma.w_master_o.adr[10]
w_master_o.adr[11] <= xwb_dma:dma.w_master_o.adr[11]
w_master_o.adr[12] <= xwb_dma:dma.w_master_o.adr[12]
w_master_o.adr[13] <= xwb_dma:dma.w_master_o.adr[13]
w_master_o.adr[14] <= xwb_dma:dma.w_master_o.adr[14]
w_master_o.adr[15] <= xwb_dma:dma.w_master_o.adr[15]
w_master_o.adr[16] <= xwb_dma:dma.w_master_o.adr[16]
w_master_o.adr[17] <= xwb_dma:dma.w_master_o.adr[17]
w_master_o.adr[18] <= xwb_dma:dma.w_master_o.adr[18]
w_master_o.adr[19] <= xwb_dma:dma.w_master_o.adr[19]
w_master_o.adr[20] <= xwb_dma:dma.w_master_o.adr[20]
w_master_o.adr[21] <= xwb_dma:dma.w_master_o.adr[21]
w_master_o.adr[22] <= xwb_dma:dma.w_master_o.adr[22]
w_master_o.adr[23] <= xwb_dma:dma.w_master_o.adr[23]
w_master_o.adr[24] <= xwb_dma:dma.w_master_o.adr[24]
w_master_o.adr[25] <= xwb_dma:dma.w_master_o.adr[25]
w_master_o.adr[26] <= xwb_dma:dma.w_master_o.adr[26]
w_master_o.adr[27] <= xwb_dma:dma.w_master_o.adr[27]
w_master_o.adr[28] <= xwb_dma:dma.w_master_o.adr[28]
w_master_o.adr[29] <= xwb_dma:dma.w_master_o.adr[29]
w_master_o.adr[30] <= xwb_dma:dma.w_master_o.adr[30]
w_master_o.adr[31] <= xwb_dma:dma.w_master_o.adr[31]
w_master_o.stb <= xwb_dma:dma.w_master_o.stb
w_master_o.cyc <= xwb_dma:dma.w_master_o.cyc


|pexaria|ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma
clk_i => generic_simple_dpram:ring.clka_i
clk_i => interrupt_o~reg0.CLK
clk_i => slave_o_DAT[0].CLK
clk_i => slave_o_DAT[1].CLK
clk_i => slave_o_DAT[2].CLK
clk_i => slave_o_DAT[3].CLK
clk_i => slave_o_DAT[4].CLK
clk_i => slave_o_DAT[5].CLK
clk_i => slave_o_DAT[6].CLK
clk_i => slave_o_DAT[7].CLK
clk_i => slave_o_DAT[8].CLK
clk_i => slave_o_DAT[9].CLK
clk_i => slave_o_DAT[10].CLK
clk_i => slave_o_DAT[11].CLK
clk_i => slave_o_DAT[12].CLK
clk_i => slave_o_DAT[13].CLK
clk_i => slave_o_DAT[14].CLK
clk_i => slave_o_DAT[15].CLK
clk_i => slave_o_DAT[16].CLK
clk_i => slave_o_DAT[17].CLK
clk_i => slave_o_DAT[18].CLK
clk_i => slave_o_DAT[19].CLK
clk_i => slave_o_DAT[20].CLK
clk_i => slave_o_DAT[21].CLK
clk_i => slave_o_DAT[22].CLK
clk_i => slave_o_DAT[23].CLK
clk_i => slave_o_DAT[24].CLK
clk_i => slave_o_DAT[25].CLK
clk_i => slave_o_DAT[26].CLK
clk_i => slave_o_DAT[27].CLK
clk_i => slave_o_DAT[28].CLK
clk_i => slave_o_DAT[29].CLK
clk_i => slave_o_DAT[30].CLK
clk_i => slave_o_DAT[31].CLK
clk_i => slave_o_ACK.CLK
clk_i => w_master_o_STB.CLK
clk_i => r_master_o_STB.CLK
clk_i => w_master_o_CYC.CLK
clk_i => r_master_o_CYC.CLK
clk_i => transfer_count[0].CLK
clk_i => transfer_count[1].CLK
clk_i => transfer_count[2].CLK
clk_i => transfer_count[3].CLK
clk_i => transfer_count[4].CLK
clk_i => transfer_count[5].CLK
clk_i => transfer_count[6].CLK
clk_i => transfer_count[7].CLK
clk_i => transfer_count[8].CLK
clk_i => transfer_count[9].CLK
clk_i => transfer_count[10].CLK
clk_i => transfer_count[11].CLK
clk_i => transfer_count[12].CLK
clk_i => transfer_count[13].CLK
clk_i => transfer_count[14].CLK
clk_i => transfer_count[15].CLK
clk_i => transfer_count[16].CLK
clk_i => transfer_count[17].CLK
clk_i => transfer_count[18].CLK
clk_i => transfer_count[19].CLK
clk_i => transfer_count[20].CLK
clk_i => transfer_count[21].CLK
clk_i => transfer_count[22].CLK
clk_i => transfer_count[23].CLK
clk_i => transfer_count[24].CLK
clk_i => transfer_count[25].CLK
clk_i => transfer_count[26].CLK
clk_i => transfer_count[27].CLK
clk_i => transfer_count[28].CLK
clk_i => transfer_count[29].CLK
clk_i => transfer_count[30].CLK
clk_i => transfer_count[31].CLK
clk_i => write_stride[0].CLK
clk_i => write_stride[1].CLK
clk_i => write_stride[2].CLK
clk_i => write_stride[3].CLK
clk_i => write_stride[4].CLK
clk_i => write_stride[5].CLK
clk_i => write_stride[6].CLK
clk_i => write_stride[7].CLK
clk_i => write_stride[8].CLK
clk_i => write_stride[9].CLK
clk_i => write_stride[10].CLK
clk_i => write_stride[11].CLK
clk_i => write_stride[12].CLK
clk_i => write_stride[13].CLK
clk_i => write_stride[14].CLK
clk_i => write_stride[15].CLK
clk_i => write_stride[16].CLK
clk_i => write_stride[17].CLK
clk_i => write_stride[18].CLK
clk_i => write_stride[19].CLK
clk_i => write_stride[20].CLK
clk_i => write_stride[21].CLK
clk_i => write_stride[22].CLK
clk_i => write_stride[23].CLK
clk_i => write_stride[24].CLK
clk_i => write_stride[25].CLK
clk_i => write_stride[26].CLK
clk_i => write_stride[27].CLK
clk_i => write_stride[28].CLK
clk_i => write_stride[29].CLK
clk_i => write_stride[30].CLK
clk_i => write_stride[31].CLK
clk_i => read_stride[0].CLK
clk_i => read_stride[1].CLK
clk_i => read_stride[2].CLK
clk_i => read_stride[3].CLK
clk_i => read_stride[4].CLK
clk_i => read_stride[5].CLK
clk_i => read_stride[6].CLK
clk_i => read_stride[7].CLK
clk_i => read_stride[8].CLK
clk_i => read_stride[9].CLK
clk_i => read_stride[10].CLK
clk_i => read_stride[11].CLK
clk_i => read_stride[12].CLK
clk_i => read_stride[13].CLK
clk_i => read_stride[14].CLK
clk_i => read_stride[15].CLK
clk_i => read_stride[16].CLK
clk_i => read_stride[17].CLK
clk_i => read_stride[18].CLK
clk_i => read_stride[19].CLK
clk_i => read_stride[20].CLK
clk_i => read_stride[21].CLK
clk_i => read_stride[22].CLK
clk_i => read_stride[23].CLK
clk_i => read_stride[24].CLK
clk_i => read_stride[25].CLK
clk_i => read_stride[26].CLK
clk_i => read_stride[27].CLK
clk_i => read_stride[28].CLK
clk_i => read_stride[29].CLK
clk_i => read_stride[30].CLK
clk_i => read_stride[31].CLK
clk_i => write_issue_address[0].CLK
clk_i => write_issue_address[1].CLK
clk_i => write_issue_address[2].CLK
clk_i => write_issue_address[3].CLK
clk_i => write_issue_address[4].CLK
clk_i => write_issue_address[5].CLK
clk_i => write_issue_address[6].CLK
clk_i => write_issue_address[7].CLK
clk_i => write_issue_address[8].CLK
clk_i => write_issue_address[9].CLK
clk_i => write_issue_address[10].CLK
clk_i => write_issue_address[11].CLK
clk_i => write_issue_address[12].CLK
clk_i => write_issue_address[13].CLK
clk_i => write_issue_address[14].CLK
clk_i => write_issue_address[15].CLK
clk_i => write_issue_address[16].CLK
clk_i => write_issue_address[17].CLK
clk_i => write_issue_address[18].CLK
clk_i => write_issue_address[19].CLK
clk_i => write_issue_address[20].CLK
clk_i => write_issue_address[21].CLK
clk_i => write_issue_address[22].CLK
clk_i => write_issue_address[23].CLK
clk_i => write_issue_address[24].CLK
clk_i => write_issue_address[25].CLK
clk_i => write_issue_address[26].CLK
clk_i => write_issue_address[27].CLK
clk_i => write_issue_address[28].CLK
clk_i => write_issue_address[29].CLK
clk_i => write_issue_address[30].CLK
clk_i => write_issue_address[31].CLK
clk_i => read_issue_address[0].CLK
clk_i => read_issue_address[1].CLK
clk_i => read_issue_address[2].CLK
clk_i => read_issue_address[3].CLK
clk_i => read_issue_address[4].CLK
clk_i => read_issue_address[5].CLK
clk_i => read_issue_address[6].CLK
clk_i => read_issue_address[7].CLK
clk_i => read_issue_address[8].CLK
clk_i => read_issue_address[9].CLK
clk_i => read_issue_address[10].CLK
clk_i => read_issue_address[11].CLK
clk_i => read_issue_address[12].CLK
clk_i => read_issue_address[13].CLK
clk_i => read_issue_address[14].CLK
clk_i => read_issue_address[15].CLK
clk_i => read_issue_address[16].CLK
clk_i => read_issue_address[17].CLK
clk_i => read_issue_address[18].CLK
clk_i => read_issue_address[19].CLK
clk_i => read_issue_address[20].CLK
clk_i => read_issue_address[21].CLK
clk_i => read_issue_address[22].CLK
clk_i => read_issue_address[23].CLK
clk_i => read_issue_address[24].CLK
clk_i => read_issue_address[25].CLK
clk_i => read_issue_address[26].CLK
clk_i => read_issue_address[27].CLK
clk_i => read_issue_address[28].CLK
clk_i => read_issue_address[29].CLK
clk_i => read_issue_address[30].CLK
clk_i => read_issue_address[31].CLK
clk_i => write_result_offset[0].CLK
clk_i => write_result_offset[1].CLK
clk_i => write_result_offset[2].CLK
clk_i => write_result_offset[3].CLK
clk_i => write_result_offset[4].CLK
clk_i => write_result_offset[5].CLK
clk_i => write_result_offset[6].CLK
clk_i => write_result_offset[7].CLK
clk_i => write_result_offset[8].CLK
clk_i => write_result_offset[9].CLK
clk_i => write_result_offset[10].CLK
clk_i => write_issue_offset[0].CLK
clk_i => write_issue_offset[1].CLK
clk_i => write_issue_offset[2].CLK
clk_i => write_issue_offset[3].CLK
clk_i => write_issue_offset[4].CLK
clk_i => write_issue_offset[5].CLK
clk_i => write_issue_offset[6].CLK
clk_i => write_issue_offset[7].CLK
clk_i => write_issue_offset[8].CLK
clk_i => write_issue_offset[9].CLK
clk_i => write_issue_offset[10].CLK
clk_i => read_result_offset[0].CLK
clk_i => read_result_offset[1].CLK
clk_i => read_result_offset[2].CLK
clk_i => read_result_offset[3].CLK
clk_i => read_result_offset[4].CLK
clk_i => read_result_offset[5].CLK
clk_i => read_result_offset[6].CLK
clk_i => read_result_offset[7].CLK
clk_i => read_result_offset[8].CLK
clk_i => read_result_offset[9].CLK
clk_i => read_result_offset[10].CLK
clk_i => read_issue_offset[0].CLK
clk_i => read_issue_offset[1].CLK
clk_i => read_issue_offset[2].CLK
clk_i => read_issue_offset[3].CLK
clk_i => read_issue_offset[4].CLK
clk_i => read_issue_offset[5].CLK
clk_i => read_issue_offset[6].CLK
clk_i => read_issue_offset[7].CLK
clk_i => read_issue_offset[8].CLK
clk_i => read_issue_offset[9].CLK
clk_i => read_issue_offset[10].CLK
clk_i => generic_simple_dpram:ring.clkb_i
rst_n_i => generic_simple_dpram:ring.rst_n_i
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_issue_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => read_result_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_issue_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => write_result_offset.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => read_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => write_issue_address.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => read_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => write_stride.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => transfer_count.OUTPUTSELECT
rst_n_i => r_master_o_CYC.OUTPUTSELECT
rst_n_i => w_master_o_CYC.OUTPUTSELECT
rst_n_i => r_master_o_STB.OUTPUTSELECT
rst_n_i => w_master_o_STB.OUTPUTSELECT
rst_n_i => slave_o_ACK.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => slave_o_DAT.OUTPUTSELECT
rst_n_i => interrupt_o.OUTPUTSELECT
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[0] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[1] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[2] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[3] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[4] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[5] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[6] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[7] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[8] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[9] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[10] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[11] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[12] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[13] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[14] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[15] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[16] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[17] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[18] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[19] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[20] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[21] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[22] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[23] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[24] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[25] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[26] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[27] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[28] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[29] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[30] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.dat[31] => o.DATAB
slave_i.we => main.IN1
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[0] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[1] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[2] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.sel[3] => o.OUTPUTSELECT
slave_i.adr[0] => ~NO_FANOUT~
slave_i.adr[1] => ~NO_FANOUT~
slave_i.adr[2] => Mux0.IN5
slave_i.adr[2] => Mux1.IN5
slave_i.adr[2] => Mux2.IN5
slave_i.adr[2] => Mux3.IN5
slave_i.adr[2] => Mux4.IN5
slave_i.adr[2] => Mux5.IN5
slave_i.adr[2] => Mux6.IN5
slave_i.adr[2] => Mux7.IN5
slave_i.adr[2] => Mux8.IN5
slave_i.adr[2] => Mux9.IN5
slave_i.adr[2] => Mux10.IN5
slave_i.adr[2] => Mux11.IN5
slave_i.adr[2] => Mux12.IN5
slave_i.adr[2] => Mux13.IN5
slave_i.adr[2] => Mux14.IN5
slave_i.adr[2] => Mux15.IN5
slave_i.adr[2] => Mux16.IN5
slave_i.adr[2] => Mux17.IN5
slave_i.adr[2] => Mux18.IN5
slave_i.adr[2] => Mux19.IN5
slave_i.adr[2] => Mux20.IN5
slave_i.adr[2] => Mux21.IN5
slave_i.adr[2] => Mux22.IN5
slave_i.adr[2] => Mux23.IN5
slave_i.adr[2] => Mux24.IN5
slave_i.adr[2] => Mux25.IN5
slave_i.adr[2] => Mux26.IN5
slave_i.adr[2] => Mux27.IN5
slave_i.adr[2] => Mux28.IN5
slave_i.adr[2] => Mux29.IN5
slave_i.adr[2] => Mux30.IN5
slave_i.adr[2] => Mux31.IN5
slave_i.adr[2] => Mux32.IN10
slave_i.adr[2] => Mux33.IN10
slave_i.adr[2] => Mux34.IN10
slave_i.adr[2] => Mux35.IN10
slave_i.adr[2] => Mux36.IN10
slave_i.adr[2] => Mux37.IN10
slave_i.adr[2] => Mux38.IN10
slave_i.adr[2] => Mux39.IN10
slave_i.adr[2] => Mux40.IN10
slave_i.adr[2] => Mux41.IN10
slave_i.adr[2] => Mux42.IN10
slave_i.adr[2] => Mux43.IN10
slave_i.adr[2] => Mux44.IN10
slave_i.adr[2] => Mux45.IN10
slave_i.adr[2] => Mux46.IN10
slave_i.adr[2] => Mux47.IN10
slave_i.adr[2] => Mux48.IN10
slave_i.adr[2] => Mux49.IN10
slave_i.adr[2] => Mux50.IN10
slave_i.adr[2] => Mux51.IN10
slave_i.adr[2] => Mux52.IN10
slave_i.adr[2] => Mux53.IN10
slave_i.adr[2] => Mux54.IN10
slave_i.adr[2] => Mux55.IN10
slave_i.adr[2] => Mux56.IN10
slave_i.adr[2] => Mux57.IN10
slave_i.adr[2] => Mux58.IN10
slave_i.adr[2] => Mux59.IN10
slave_i.adr[2] => Mux60.IN10
slave_i.adr[2] => Mux61.IN10
slave_i.adr[2] => Mux62.IN10
slave_i.adr[2] => Mux63.IN10
slave_i.adr[2] => Mux64.IN10
slave_i.adr[2] => Mux65.IN10
slave_i.adr[2] => Mux66.IN10
slave_i.adr[2] => Mux67.IN10
slave_i.adr[2] => Mux68.IN10
slave_i.adr[2] => Mux69.IN10
slave_i.adr[2] => Mux70.IN10
slave_i.adr[2] => Mux71.IN10
slave_i.adr[2] => Mux72.IN10
slave_i.adr[2] => Mux73.IN10
slave_i.adr[2] => Mux74.IN10
slave_i.adr[2] => Mux75.IN10
slave_i.adr[2] => Mux76.IN10
slave_i.adr[2] => Mux77.IN10
slave_i.adr[2] => Mux78.IN10
slave_i.adr[2] => Mux79.IN10
slave_i.adr[2] => Mux80.IN10
slave_i.adr[2] => Mux81.IN10
slave_i.adr[2] => Mux82.IN10
slave_i.adr[2] => Mux83.IN10
slave_i.adr[2] => Mux84.IN10
slave_i.adr[2] => Mux85.IN10
slave_i.adr[2] => Mux86.IN10
slave_i.adr[2] => Mux87.IN10
slave_i.adr[2] => Mux88.IN10
slave_i.adr[2] => Mux89.IN10
slave_i.adr[2] => Mux90.IN10
slave_i.adr[2] => Mux91.IN10
slave_i.adr[2] => Mux92.IN10
slave_i.adr[2] => Mux93.IN10
slave_i.adr[2] => Mux94.IN10
slave_i.adr[2] => Mux95.IN10
slave_i.adr[2] => Mux96.IN3
slave_i.adr[2] => Mux97.IN3
slave_i.adr[2] => Mux98.IN3
slave_i.adr[2] => Mux99.IN3
slave_i.adr[2] => Mux100.IN3
slave_i.adr[2] => Mux101.IN3
slave_i.adr[2] => Mux102.IN3
slave_i.adr[2] => Mux103.IN3
slave_i.adr[2] => Mux104.IN3
slave_i.adr[2] => Mux105.IN3
slave_i.adr[2] => Mux106.IN3
slave_i.adr[2] => Mux107.IN3
slave_i.adr[2] => Mux108.IN3
slave_i.adr[2] => Mux109.IN3
slave_i.adr[2] => Mux110.IN3
slave_i.adr[2] => Mux111.IN3
slave_i.adr[2] => Mux112.IN3
slave_i.adr[2] => Mux113.IN3
slave_i.adr[2] => Mux114.IN3
slave_i.adr[2] => Mux115.IN3
slave_i.adr[2] => Mux116.IN3
slave_i.adr[2] => Mux117.IN3
slave_i.adr[2] => Mux118.IN3
slave_i.adr[2] => Mux119.IN3
slave_i.adr[2] => Mux120.IN3
slave_i.adr[2] => Mux121.IN3
slave_i.adr[2] => Mux122.IN3
slave_i.adr[2] => Mux123.IN3
slave_i.adr[2] => Mux124.IN3
slave_i.adr[2] => Mux125.IN3
slave_i.adr[2] => Mux126.IN3
slave_i.adr[2] => Mux127.IN3
slave_i.adr[2] => Mux128.IN3
slave_i.adr[2] => Mux129.IN3
slave_i.adr[2] => Mux130.IN3
slave_i.adr[2] => Mux131.IN3
slave_i.adr[2] => Mux132.IN3
slave_i.adr[2] => Mux133.IN3
slave_i.adr[2] => Mux134.IN3
slave_i.adr[2] => Mux135.IN3
slave_i.adr[2] => Mux136.IN3
slave_i.adr[2] => Mux137.IN3
slave_i.adr[2] => Mux138.IN3
slave_i.adr[2] => Mux139.IN3
slave_i.adr[2] => Mux140.IN3
slave_i.adr[2] => Mux141.IN3
slave_i.adr[2] => Mux142.IN3
slave_i.adr[2] => Mux143.IN3
slave_i.adr[2] => Mux144.IN3
slave_i.adr[2] => Mux145.IN3
slave_i.adr[2] => Mux146.IN3
slave_i.adr[2] => Mux147.IN3
slave_i.adr[2] => Mux148.IN3
slave_i.adr[2] => Mux149.IN3
slave_i.adr[2] => Mux150.IN3
slave_i.adr[2] => Mux151.IN3
slave_i.adr[2] => Mux152.IN3
slave_i.adr[2] => Mux153.IN3
slave_i.adr[2] => Mux154.IN3
slave_i.adr[2] => Mux155.IN3
slave_i.adr[2] => Mux156.IN3
slave_i.adr[2] => Mux157.IN3
slave_i.adr[2] => Mux158.IN3
slave_i.adr[2] => Mux159.IN3
slave_i.adr[2] => Mux160.IN3
slave_i.adr[2] => Mux161.IN3
slave_i.adr[2] => Mux162.IN3
slave_i.adr[2] => Mux163.IN3
slave_i.adr[2] => Mux164.IN3
slave_i.adr[2] => Mux165.IN3
slave_i.adr[2] => Mux166.IN3
slave_i.adr[2] => Mux167.IN3
slave_i.adr[2] => Mux168.IN3
slave_i.adr[2] => Mux169.IN3
slave_i.adr[2] => Mux170.IN3
slave_i.adr[2] => Mux171.IN3
slave_i.adr[2] => Mux172.IN3
slave_i.adr[2] => Mux173.IN3
slave_i.adr[2] => Mux174.IN3
slave_i.adr[2] => Mux175.IN3
slave_i.adr[2] => Mux176.IN3
slave_i.adr[2] => Mux177.IN3
slave_i.adr[2] => Mux178.IN3
slave_i.adr[2] => Mux179.IN3
slave_i.adr[2] => Mux180.IN3
slave_i.adr[2] => Mux181.IN3
slave_i.adr[2] => Mux182.IN3
slave_i.adr[2] => Mux183.IN3
slave_i.adr[2] => Mux184.IN3
slave_i.adr[2] => Mux185.IN3
slave_i.adr[2] => Mux186.IN3
slave_i.adr[2] => Mux187.IN3
slave_i.adr[2] => Mux188.IN3
slave_i.adr[2] => Mux189.IN3
slave_i.adr[2] => Mux190.IN3
slave_i.adr[2] => Mux191.IN3
slave_i.adr[3] => Mux0.IN4
slave_i.adr[3] => Mux1.IN4
slave_i.adr[3] => Mux2.IN4
slave_i.adr[3] => Mux3.IN4
slave_i.adr[3] => Mux4.IN4
slave_i.adr[3] => Mux5.IN4
slave_i.adr[3] => Mux6.IN4
slave_i.adr[3] => Mux7.IN4
slave_i.adr[3] => Mux8.IN4
slave_i.adr[3] => Mux9.IN4
slave_i.adr[3] => Mux10.IN4
slave_i.adr[3] => Mux11.IN4
slave_i.adr[3] => Mux12.IN4
slave_i.adr[3] => Mux13.IN4
slave_i.adr[3] => Mux14.IN4
slave_i.adr[3] => Mux15.IN4
slave_i.adr[3] => Mux16.IN4
slave_i.adr[3] => Mux17.IN4
slave_i.adr[3] => Mux18.IN4
slave_i.adr[3] => Mux19.IN4
slave_i.adr[3] => Mux20.IN4
slave_i.adr[3] => Mux21.IN4
slave_i.adr[3] => Mux22.IN4
slave_i.adr[3] => Mux23.IN4
slave_i.adr[3] => Mux24.IN4
slave_i.adr[3] => Mux25.IN4
slave_i.adr[3] => Mux26.IN4
slave_i.adr[3] => Mux27.IN4
slave_i.adr[3] => Mux28.IN4
slave_i.adr[3] => Mux29.IN4
slave_i.adr[3] => Mux30.IN4
slave_i.adr[3] => Mux31.IN4
slave_i.adr[3] => Mux32.IN9
slave_i.adr[3] => Mux33.IN9
slave_i.adr[3] => Mux34.IN9
slave_i.adr[3] => Mux35.IN9
slave_i.adr[3] => Mux36.IN9
slave_i.adr[3] => Mux37.IN9
slave_i.adr[3] => Mux38.IN9
slave_i.adr[3] => Mux39.IN9
slave_i.adr[3] => Mux40.IN9
slave_i.adr[3] => Mux41.IN9
slave_i.adr[3] => Mux42.IN9
slave_i.adr[3] => Mux43.IN9
slave_i.adr[3] => Mux44.IN9
slave_i.adr[3] => Mux45.IN9
slave_i.adr[3] => Mux46.IN9
slave_i.adr[3] => Mux47.IN9
slave_i.adr[3] => Mux48.IN9
slave_i.adr[3] => Mux49.IN9
slave_i.adr[3] => Mux50.IN9
slave_i.adr[3] => Mux51.IN9
slave_i.adr[3] => Mux52.IN9
slave_i.adr[3] => Mux53.IN9
slave_i.adr[3] => Mux54.IN9
slave_i.adr[3] => Mux55.IN9
slave_i.adr[3] => Mux56.IN9
slave_i.adr[3] => Mux57.IN9
slave_i.adr[3] => Mux58.IN9
slave_i.adr[3] => Mux59.IN9
slave_i.adr[3] => Mux60.IN9
slave_i.adr[3] => Mux61.IN9
slave_i.adr[3] => Mux62.IN9
slave_i.adr[3] => Mux63.IN9
slave_i.adr[3] => Mux64.IN9
slave_i.adr[3] => Mux65.IN9
slave_i.adr[3] => Mux66.IN9
slave_i.adr[3] => Mux67.IN9
slave_i.adr[3] => Mux68.IN9
slave_i.adr[3] => Mux69.IN9
slave_i.adr[3] => Mux70.IN9
slave_i.adr[3] => Mux71.IN9
slave_i.adr[3] => Mux72.IN9
slave_i.adr[3] => Mux73.IN9
slave_i.adr[3] => Mux74.IN9
slave_i.adr[3] => Mux75.IN9
slave_i.adr[3] => Mux76.IN9
slave_i.adr[3] => Mux77.IN9
slave_i.adr[3] => Mux78.IN9
slave_i.adr[3] => Mux79.IN9
slave_i.adr[3] => Mux80.IN9
slave_i.adr[3] => Mux81.IN9
slave_i.adr[3] => Mux82.IN9
slave_i.adr[3] => Mux83.IN9
slave_i.adr[3] => Mux84.IN9
slave_i.adr[3] => Mux85.IN9
slave_i.adr[3] => Mux86.IN9
slave_i.adr[3] => Mux87.IN9
slave_i.adr[3] => Mux88.IN9
slave_i.adr[3] => Mux89.IN9
slave_i.adr[3] => Mux90.IN9
slave_i.adr[3] => Mux91.IN9
slave_i.adr[3] => Mux92.IN9
slave_i.adr[3] => Mux93.IN9
slave_i.adr[3] => Mux94.IN9
slave_i.adr[3] => Mux95.IN9
slave_i.adr[3] => Mux96.IN2
slave_i.adr[3] => Mux97.IN2
slave_i.adr[3] => Mux98.IN2
slave_i.adr[3] => Mux99.IN2
slave_i.adr[3] => Mux100.IN2
slave_i.adr[3] => Mux101.IN2
slave_i.adr[3] => Mux102.IN2
slave_i.adr[3] => Mux103.IN2
slave_i.adr[3] => Mux104.IN2
slave_i.adr[3] => Mux105.IN2
slave_i.adr[3] => Mux106.IN2
slave_i.adr[3] => Mux107.IN2
slave_i.adr[3] => Mux108.IN2
slave_i.adr[3] => Mux109.IN2
slave_i.adr[3] => Mux110.IN2
slave_i.adr[3] => Mux111.IN2
slave_i.adr[3] => Mux112.IN2
slave_i.adr[3] => Mux113.IN2
slave_i.adr[3] => Mux114.IN2
slave_i.adr[3] => Mux115.IN2
slave_i.adr[3] => Mux116.IN2
slave_i.adr[3] => Mux117.IN2
slave_i.adr[3] => Mux118.IN2
slave_i.adr[3] => Mux119.IN2
slave_i.adr[3] => Mux120.IN2
slave_i.adr[3] => Mux121.IN2
slave_i.adr[3] => Mux122.IN2
slave_i.adr[3] => Mux123.IN2
slave_i.adr[3] => Mux124.IN2
slave_i.adr[3] => Mux125.IN2
slave_i.adr[3] => Mux126.IN2
slave_i.adr[3] => Mux127.IN2
slave_i.adr[3] => Mux128.IN2
slave_i.adr[3] => Mux129.IN2
slave_i.adr[3] => Mux130.IN2
slave_i.adr[3] => Mux131.IN2
slave_i.adr[3] => Mux132.IN2
slave_i.adr[3] => Mux133.IN2
slave_i.adr[3] => Mux134.IN2
slave_i.adr[3] => Mux135.IN2
slave_i.adr[3] => Mux136.IN2
slave_i.adr[3] => Mux137.IN2
slave_i.adr[3] => Mux138.IN2
slave_i.adr[3] => Mux139.IN2
slave_i.adr[3] => Mux140.IN2
slave_i.adr[3] => Mux141.IN2
slave_i.adr[3] => Mux142.IN2
slave_i.adr[3] => Mux143.IN2
slave_i.adr[3] => Mux144.IN2
slave_i.adr[3] => Mux145.IN2
slave_i.adr[3] => Mux146.IN2
slave_i.adr[3] => Mux147.IN2
slave_i.adr[3] => Mux148.IN2
slave_i.adr[3] => Mux149.IN2
slave_i.adr[3] => Mux150.IN2
slave_i.adr[3] => Mux151.IN2
slave_i.adr[3] => Mux152.IN2
slave_i.adr[3] => Mux153.IN2
slave_i.adr[3] => Mux154.IN2
slave_i.adr[3] => Mux155.IN2
slave_i.adr[3] => Mux156.IN2
slave_i.adr[3] => Mux157.IN2
slave_i.adr[3] => Mux158.IN2
slave_i.adr[3] => Mux159.IN2
slave_i.adr[3] => Mux160.IN2
slave_i.adr[3] => Mux161.IN2
slave_i.adr[3] => Mux162.IN2
slave_i.adr[3] => Mux163.IN2
slave_i.adr[3] => Mux164.IN2
slave_i.adr[3] => Mux165.IN2
slave_i.adr[3] => Mux166.IN2
slave_i.adr[3] => Mux167.IN2
slave_i.adr[3] => Mux168.IN2
slave_i.adr[3] => Mux169.IN2
slave_i.adr[3] => Mux170.IN2
slave_i.adr[3] => Mux171.IN2
slave_i.adr[3] => Mux172.IN2
slave_i.adr[3] => Mux173.IN2
slave_i.adr[3] => Mux174.IN2
slave_i.adr[3] => Mux175.IN2
slave_i.adr[3] => Mux176.IN2
slave_i.adr[3] => Mux177.IN2
slave_i.adr[3] => Mux178.IN2
slave_i.adr[3] => Mux179.IN2
slave_i.adr[3] => Mux180.IN2
slave_i.adr[3] => Mux181.IN2
slave_i.adr[3] => Mux182.IN2
slave_i.adr[3] => Mux183.IN2
slave_i.adr[3] => Mux184.IN2
slave_i.adr[3] => Mux185.IN2
slave_i.adr[3] => Mux186.IN2
slave_i.adr[3] => Mux187.IN2
slave_i.adr[3] => Mux188.IN2
slave_i.adr[3] => Mux189.IN2
slave_i.adr[3] => Mux190.IN2
slave_i.adr[3] => Mux191.IN2
slave_i.adr[4] => Mux0.IN3
slave_i.adr[4] => Mux1.IN3
slave_i.adr[4] => Mux2.IN3
slave_i.adr[4] => Mux3.IN3
slave_i.adr[4] => Mux4.IN3
slave_i.adr[4] => Mux5.IN3
slave_i.adr[4] => Mux6.IN3
slave_i.adr[4] => Mux7.IN3
slave_i.adr[4] => Mux8.IN3
slave_i.adr[4] => Mux9.IN3
slave_i.adr[4] => Mux10.IN3
slave_i.adr[4] => Mux11.IN3
slave_i.adr[4] => Mux12.IN3
slave_i.adr[4] => Mux13.IN3
slave_i.adr[4] => Mux14.IN3
slave_i.adr[4] => Mux15.IN3
slave_i.adr[4] => Mux16.IN3
slave_i.adr[4] => Mux17.IN3
slave_i.adr[4] => Mux18.IN3
slave_i.adr[4] => Mux19.IN3
slave_i.adr[4] => Mux20.IN3
slave_i.adr[4] => Mux21.IN3
slave_i.adr[4] => Mux22.IN3
slave_i.adr[4] => Mux23.IN3
slave_i.adr[4] => Mux24.IN3
slave_i.adr[4] => Mux25.IN3
slave_i.adr[4] => Mux26.IN3
slave_i.adr[4] => Mux27.IN3
slave_i.adr[4] => Mux28.IN3
slave_i.adr[4] => Mux29.IN3
slave_i.adr[4] => Mux30.IN3
slave_i.adr[4] => Mux31.IN3
slave_i.adr[4] => Mux32.IN8
slave_i.adr[4] => Mux33.IN8
slave_i.adr[4] => Mux34.IN8
slave_i.adr[4] => Mux35.IN8
slave_i.adr[4] => Mux36.IN8
slave_i.adr[4] => Mux37.IN8
slave_i.adr[4] => Mux38.IN8
slave_i.adr[4] => Mux39.IN8
slave_i.adr[4] => Mux40.IN8
slave_i.adr[4] => Mux41.IN8
slave_i.adr[4] => Mux42.IN8
slave_i.adr[4] => Mux43.IN8
slave_i.adr[4] => Mux44.IN8
slave_i.adr[4] => Mux45.IN8
slave_i.adr[4] => Mux46.IN8
slave_i.adr[4] => Mux47.IN8
slave_i.adr[4] => Mux48.IN8
slave_i.adr[4] => Mux49.IN8
slave_i.adr[4] => Mux50.IN8
slave_i.adr[4] => Mux51.IN8
slave_i.adr[4] => Mux52.IN8
slave_i.adr[4] => Mux53.IN8
slave_i.adr[4] => Mux54.IN8
slave_i.adr[4] => Mux55.IN8
slave_i.adr[4] => Mux56.IN8
slave_i.adr[4] => Mux57.IN8
slave_i.adr[4] => Mux58.IN8
slave_i.adr[4] => Mux59.IN8
slave_i.adr[4] => Mux60.IN8
slave_i.adr[4] => Mux61.IN8
slave_i.adr[4] => Mux62.IN8
slave_i.adr[4] => Mux63.IN8
slave_i.adr[4] => Mux64.IN8
slave_i.adr[4] => Mux65.IN8
slave_i.adr[4] => Mux66.IN8
slave_i.adr[4] => Mux67.IN8
slave_i.adr[4] => Mux68.IN8
slave_i.adr[4] => Mux69.IN8
slave_i.adr[4] => Mux70.IN8
slave_i.adr[4] => Mux71.IN8
slave_i.adr[4] => Mux72.IN8
slave_i.adr[4] => Mux73.IN8
slave_i.adr[4] => Mux74.IN8
slave_i.adr[4] => Mux75.IN8
slave_i.adr[4] => Mux76.IN8
slave_i.adr[4] => Mux77.IN8
slave_i.adr[4] => Mux78.IN8
slave_i.adr[4] => Mux79.IN8
slave_i.adr[4] => Mux80.IN8
slave_i.adr[4] => Mux81.IN8
slave_i.adr[4] => Mux82.IN8
slave_i.adr[4] => Mux83.IN8
slave_i.adr[4] => Mux84.IN8
slave_i.adr[4] => Mux85.IN8
slave_i.adr[4] => Mux86.IN8
slave_i.adr[4] => Mux87.IN8
slave_i.adr[4] => Mux88.IN8
slave_i.adr[4] => Mux89.IN8
slave_i.adr[4] => Mux90.IN8
slave_i.adr[4] => Mux91.IN8
slave_i.adr[4] => Mux92.IN8
slave_i.adr[4] => Mux93.IN8
slave_i.adr[4] => Mux94.IN8
slave_i.adr[4] => Mux95.IN8
slave_i.adr[4] => Mux96.IN1
slave_i.adr[4] => Mux97.IN1
slave_i.adr[4] => Mux98.IN1
slave_i.adr[4] => Mux99.IN1
slave_i.adr[4] => Mux100.IN1
slave_i.adr[4] => Mux101.IN1
slave_i.adr[4] => Mux102.IN1
slave_i.adr[4] => Mux103.IN1
slave_i.adr[4] => Mux104.IN1
slave_i.adr[4] => Mux105.IN1
slave_i.adr[4] => Mux106.IN1
slave_i.adr[4] => Mux107.IN1
slave_i.adr[4] => Mux108.IN1
slave_i.adr[4] => Mux109.IN1
slave_i.adr[4] => Mux110.IN1
slave_i.adr[4] => Mux111.IN1
slave_i.adr[4] => Mux112.IN1
slave_i.adr[4] => Mux113.IN1
slave_i.adr[4] => Mux114.IN1
slave_i.adr[4] => Mux115.IN1
slave_i.adr[4] => Mux116.IN1
slave_i.adr[4] => Mux117.IN1
slave_i.adr[4] => Mux118.IN1
slave_i.adr[4] => Mux119.IN1
slave_i.adr[4] => Mux120.IN1
slave_i.adr[4] => Mux121.IN1
slave_i.adr[4] => Mux122.IN1
slave_i.adr[4] => Mux123.IN1
slave_i.adr[4] => Mux124.IN1
slave_i.adr[4] => Mux125.IN1
slave_i.adr[4] => Mux126.IN1
slave_i.adr[4] => Mux127.IN1
slave_i.adr[4] => Mux128.IN1
slave_i.adr[4] => Mux129.IN1
slave_i.adr[4] => Mux130.IN1
slave_i.adr[4] => Mux131.IN1
slave_i.adr[4] => Mux132.IN1
slave_i.adr[4] => Mux133.IN1
slave_i.adr[4] => Mux134.IN1
slave_i.adr[4] => Mux135.IN1
slave_i.adr[4] => Mux136.IN1
slave_i.adr[4] => Mux137.IN1
slave_i.adr[4] => Mux138.IN1
slave_i.adr[4] => Mux139.IN1
slave_i.adr[4] => Mux140.IN1
slave_i.adr[4] => Mux141.IN1
slave_i.adr[4] => Mux142.IN1
slave_i.adr[4] => Mux143.IN1
slave_i.adr[4] => Mux144.IN1
slave_i.adr[4] => Mux145.IN1
slave_i.adr[4] => Mux146.IN1
slave_i.adr[4] => Mux147.IN1
slave_i.adr[4] => Mux148.IN1
slave_i.adr[4] => Mux149.IN1
slave_i.adr[4] => Mux150.IN1
slave_i.adr[4] => Mux151.IN1
slave_i.adr[4] => Mux152.IN1
slave_i.adr[4] => Mux153.IN1
slave_i.adr[4] => Mux154.IN1
slave_i.adr[4] => Mux155.IN1
slave_i.adr[4] => Mux156.IN1
slave_i.adr[4] => Mux157.IN1
slave_i.adr[4] => Mux158.IN1
slave_i.adr[4] => Mux159.IN1
slave_i.adr[4] => Mux160.IN1
slave_i.adr[4] => Mux161.IN1
slave_i.adr[4] => Mux162.IN1
slave_i.adr[4] => Mux163.IN1
slave_i.adr[4] => Mux164.IN1
slave_i.adr[4] => Mux165.IN1
slave_i.adr[4] => Mux166.IN1
slave_i.adr[4] => Mux167.IN1
slave_i.adr[4] => Mux168.IN1
slave_i.adr[4] => Mux169.IN1
slave_i.adr[4] => Mux170.IN1
slave_i.adr[4] => Mux171.IN1
slave_i.adr[4] => Mux172.IN1
slave_i.adr[4] => Mux173.IN1
slave_i.adr[4] => Mux174.IN1
slave_i.adr[4] => Mux175.IN1
slave_i.adr[4] => Mux176.IN1
slave_i.adr[4] => Mux177.IN1
slave_i.adr[4] => Mux178.IN1
slave_i.adr[4] => Mux179.IN1
slave_i.adr[4] => Mux180.IN1
slave_i.adr[4] => Mux181.IN1
slave_i.adr[4] => Mux182.IN1
slave_i.adr[4] => Mux183.IN1
slave_i.adr[4] => Mux184.IN1
slave_i.adr[4] => Mux185.IN1
slave_i.adr[4] => Mux186.IN1
slave_i.adr[4] => Mux187.IN1
slave_i.adr[4] => Mux188.IN1
slave_i.adr[4] => Mux189.IN1
slave_i.adr[4] => Mux190.IN1
slave_i.adr[4] => Mux191.IN1
slave_i.adr[5] => ~NO_FANOUT~
slave_i.adr[6] => ~NO_FANOUT~
slave_i.adr[7] => ~NO_FANOUT~
slave_i.adr[8] => ~NO_FANOUT~
slave_i.adr[9] => ~NO_FANOUT~
slave_i.adr[10] => ~NO_FANOUT~
slave_i.adr[11] => ~NO_FANOUT~
slave_i.adr[12] => ~NO_FANOUT~
slave_i.adr[13] => ~NO_FANOUT~
slave_i.adr[14] => ~NO_FANOUT~
slave_i.adr[15] => ~NO_FANOUT~
slave_i.adr[16] => ~NO_FANOUT~
slave_i.adr[17] => ~NO_FANOUT~
slave_i.adr[18] => ~NO_FANOUT~
slave_i.adr[19] => ~NO_FANOUT~
slave_i.adr[20] => ~NO_FANOUT~
slave_i.adr[21] => ~NO_FANOUT~
slave_i.adr[22] => ~NO_FANOUT~
slave_i.adr[23] => ~NO_FANOUT~
slave_i.adr[24] => ~NO_FANOUT~
slave_i.adr[25] => ~NO_FANOUT~
slave_i.adr[26] => ~NO_FANOUT~
slave_i.adr[27] => ~NO_FANOUT~
slave_i.adr[28] => ~NO_FANOUT~
slave_i.adr[29] => ~NO_FANOUT~
slave_i.adr[30] => ~NO_FANOUT~
slave_i.adr[31] => ~NO_FANOUT~
slave_i.stb => slave_o_ACK.IN0
slave_i.cyc => slave_o_ACK.IN1
slave_o.dat[0] <= slave_o_DAT[0].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[1] <= slave_o_DAT[1].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[2] <= slave_o_DAT[2].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[3] <= slave_o_DAT[3].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[4] <= slave_o_DAT[4].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[5] <= slave_o_DAT[5].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[6] <= slave_o_DAT[6].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[7] <= slave_o_DAT[7].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[8] <= slave_o_DAT[8].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[9] <= slave_o_DAT[9].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[10] <= slave_o_DAT[10].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[11] <= slave_o_DAT[11].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[12] <= slave_o_DAT[12].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[13] <= slave_o_DAT[13].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[14] <= slave_o_DAT[14].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[15] <= slave_o_DAT[15].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[16] <= slave_o_DAT[16].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[17] <= slave_o_DAT[17].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[18] <= slave_o_DAT[18].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[19] <= slave_o_DAT[19].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[20] <= slave_o_DAT[20].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[21] <= slave_o_DAT[21].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[22] <= slave_o_DAT[22].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[23] <= slave_o_DAT[23].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[24] <= slave_o_DAT[24].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[25] <= slave_o_DAT[25].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[26] <= slave_o_DAT[26].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[27] <= slave_o_DAT[27].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[28] <= slave_o_DAT[28].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[29] <= slave_o_DAT[29].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[30] <= slave_o_DAT[30].DB_MAX_OUTPUT_PORT_TYPE
slave_o.dat[31] <= slave_o_DAT[31].DB_MAX_OUTPUT_PORT_TYPE
slave_o.int <= <GND>
slave_o.stall <= <GND>
slave_o.rty <= <GND>
slave_o.err <= <GND>
slave_o.ack <= slave_o_ACK.DB_MAX_OUTPUT_PORT_TYPE
r_master_i.dat[0] => generic_simple_dpram:ring.da_i[0]
r_master_i.dat[1] => generic_simple_dpram:ring.da_i[1]
r_master_i.dat[2] => generic_simple_dpram:ring.da_i[2]
r_master_i.dat[3] => generic_simple_dpram:ring.da_i[3]
r_master_i.dat[4] => generic_simple_dpram:ring.da_i[4]
r_master_i.dat[5] => generic_simple_dpram:ring.da_i[5]
r_master_i.dat[6] => generic_simple_dpram:ring.da_i[6]
r_master_i.dat[7] => generic_simple_dpram:ring.da_i[7]
r_master_i.dat[8] => generic_simple_dpram:ring.da_i[8]
r_master_i.dat[9] => generic_simple_dpram:ring.da_i[9]
r_master_i.dat[10] => generic_simple_dpram:ring.da_i[10]
r_master_i.dat[11] => generic_simple_dpram:ring.da_i[11]
r_master_i.dat[12] => generic_simple_dpram:ring.da_i[12]
r_master_i.dat[13] => generic_simple_dpram:ring.da_i[13]
r_master_i.dat[14] => generic_simple_dpram:ring.da_i[14]
r_master_i.dat[15] => generic_simple_dpram:ring.da_i[15]
r_master_i.dat[16] => generic_simple_dpram:ring.da_i[16]
r_master_i.dat[17] => generic_simple_dpram:ring.da_i[17]
r_master_i.dat[18] => generic_simple_dpram:ring.da_i[18]
r_master_i.dat[19] => generic_simple_dpram:ring.da_i[19]
r_master_i.dat[20] => generic_simple_dpram:ring.da_i[20]
r_master_i.dat[21] => generic_simple_dpram:ring.da_i[21]
r_master_i.dat[22] => generic_simple_dpram:ring.da_i[22]
r_master_i.dat[23] => generic_simple_dpram:ring.da_i[23]
r_master_i.dat[24] => generic_simple_dpram:ring.da_i[24]
r_master_i.dat[25] => generic_simple_dpram:ring.da_i[25]
r_master_i.dat[26] => generic_simple_dpram:ring.da_i[26]
r_master_i.dat[27] => generic_simple_dpram:ring.da_i[27]
r_master_i.dat[28] => generic_simple_dpram:ring.da_i[28]
r_master_i.dat[29] => generic_simple_dpram:ring.da_i[29]
r_master_i.dat[30] => generic_simple_dpram:ring.da_i[30]
r_master_i.dat[31] => generic_simple_dpram:ring.da_i[31]
r_master_i.int => ~NO_FANOUT~
r_master_i.stall => read_issue_progress.IN1
r_master_i.rty => read_result_progress.IN1
r_master_i.err => read_result_progress.IN0
r_master_i.ack => read_result_progress.IN1
r_master_o.dat[0] <= <GND>
r_master_o.dat[1] <= <GND>
r_master_o.dat[2] <= <GND>
r_master_o.dat[3] <= <GND>
r_master_o.dat[4] <= <GND>
r_master_o.dat[5] <= <GND>
r_master_o.dat[6] <= <GND>
r_master_o.dat[7] <= <GND>
r_master_o.dat[8] <= <GND>
r_master_o.dat[9] <= <GND>
r_master_o.dat[10] <= <GND>
r_master_o.dat[11] <= <GND>
r_master_o.dat[12] <= <GND>
r_master_o.dat[13] <= <GND>
r_master_o.dat[14] <= <GND>
r_master_o.dat[15] <= <GND>
r_master_o.dat[16] <= <GND>
r_master_o.dat[17] <= <GND>
r_master_o.dat[18] <= <GND>
r_master_o.dat[19] <= <GND>
r_master_o.dat[20] <= <GND>
r_master_o.dat[21] <= <GND>
r_master_o.dat[22] <= <GND>
r_master_o.dat[23] <= <GND>
r_master_o.dat[24] <= <GND>
r_master_o.dat[25] <= <GND>
r_master_o.dat[26] <= <GND>
r_master_o.dat[27] <= <GND>
r_master_o.dat[28] <= <GND>
r_master_o.dat[29] <= <GND>
r_master_o.dat[30] <= <GND>
r_master_o.dat[31] <= <GND>
r_master_o.we <= <GND>
r_master_o.sel[0] <= <VCC>
r_master_o.sel[1] <= <VCC>
r_master_o.sel[2] <= <VCC>
r_master_o.sel[3] <= <VCC>
r_master_o.adr[0] <= read_issue_address[0].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[1] <= read_issue_address[1].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[2] <= read_issue_address[2].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[3] <= read_issue_address[3].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[4] <= read_issue_address[4].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[5] <= read_issue_address[5].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[6] <= read_issue_address[6].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[7] <= read_issue_address[7].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[8] <= read_issue_address[8].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[9] <= read_issue_address[9].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[10] <= read_issue_address[10].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[11] <= read_issue_address[11].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[12] <= read_issue_address[12].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[13] <= read_issue_address[13].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[14] <= read_issue_address[14].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[15] <= read_issue_address[15].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[16] <= read_issue_address[16].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[17] <= read_issue_address[17].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[18] <= read_issue_address[18].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[19] <= read_issue_address[19].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[20] <= read_issue_address[20].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[21] <= read_issue_address[21].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[22] <= read_issue_address[22].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[23] <= read_issue_address[23].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[24] <= read_issue_address[24].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[25] <= read_issue_address[25].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[26] <= read_issue_address[26].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[27] <= read_issue_address[27].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[28] <= read_issue_address[28].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[29] <= read_issue_address[29].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[30] <= read_issue_address[30].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.adr[31] <= read_issue_address[31].DB_MAX_OUTPUT_PORT_TYPE
r_master_o.stb <= r_master_o_STB.DB_MAX_OUTPUT_PORT_TYPE
r_master_o.cyc <= r_master_o_CYC.DB_MAX_OUTPUT_PORT_TYPE
w_master_i.dat[0] => ~NO_FANOUT~
w_master_i.dat[1] => ~NO_FANOUT~
w_master_i.dat[2] => ~NO_FANOUT~
w_master_i.dat[3] => ~NO_FANOUT~
w_master_i.dat[4] => ~NO_FANOUT~
w_master_i.dat[5] => ~NO_FANOUT~
w_master_i.dat[6] => ~NO_FANOUT~
w_master_i.dat[7] => ~NO_FANOUT~
w_master_i.dat[8] => ~NO_FANOUT~
w_master_i.dat[9] => ~NO_FANOUT~
w_master_i.dat[10] => ~NO_FANOUT~
w_master_i.dat[11] => ~NO_FANOUT~
w_master_i.dat[12] => ~NO_FANOUT~
w_master_i.dat[13] => ~NO_FANOUT~
w_master_i.dat[14] => ~NO_FANOUT~
w_master_i.dat[15] => ~NO_FANOUT~
w_master_i.dat[16] => ~NO_FANOUT~
w_master_i.dat[17] => ~NO_FANOUT~
w_master_i.dat[18] => ~NO_FANOUT~
w_master_i.dat[19] => ~NO_FANOUT~
w_master_i.dat[20] => ~NO_FANOUT~
w_master_i.dat[21] => ~NO_FANOUT~
w_master_i.dat[22] => ~NO_FANOUT~
w_master_i.dat[23] => ~NO_FANOUT~
w_master_i.dat[24] => ~NO_FANOUT~
w_master_i.dat[25] => ~NO_FANOUT~
w_master_i.dat[26] => ~NO_FANOUT~
w_master_i.dat[27] => ~NO_FANOUT~
w_master_i.dat[28] => ~NO_FANOUT~
w_master_i.dat[29] => ~NO_FANOUT~
w_master_i.dat[30] => ~NO_FANOUT~
w_master_i.dat[31] => ~NO_FANOUT~
w_master_i.int => ~NO_FANOUT~
w_master_i.stall => write_issue_progress.IN1
w_master_i.rty => write_result_progress.IN1
w_master_i.err => write_result_progress.IN0
w_master_i.ack => write_result_progress.IN1
w_master_o.dat[0] <= generic_simple_dpram:ring.qb_o[0]
w_master_o.dat[1] <= generic_simple_dpram:ring.qb_o[1]
w_master_o.dat[2] <= generic_simple_dpram:ring.qb_o[2]
w_master_o.dat[3] <= generic_simple_dpram:ring.qb_o[3]
w_master_o.dat[4] <= generic_simple_dpram:ring.qb_o[4]
w_master_o.dat[5] <= generic_simple_dpram:ring.qb_o[5]
w_master_o.dat[6] <= generic_simple_dpram:ring.qb_o[6]
w_master_o.dat[7] <= generic_simple_dpram:ring.qb_o[7]
w_master_o.dat[8] <= generic_simple_dpram:ring.qb_o[8]
w_master_o.dat[9] <= generic_simple_dpram:ring.qb_o[9]
w_master_o.dat[10] <= generic_simple_dpram:ring.qb_o[10]
w_master_o.dat[11] <= generic_simple_dpram:ring.qb_o[11]
w_master_o.dat[12] <= generic_simple_dpram:ring.qb_o[12]
w_master_o.dat[13] <= generic_simple_dpram:ring.qb_o[13]
w_master_o.dat[14] <= generic_simple_dpram:ring.qb_o[14]
w_master_o.dat[15] <= generic_simple_dpram:ring.qb_o[15]
w_master_o.dat[16] <= generic_simple_dpram:ring.qb_o[16]
w_master_o.dat[17] <= generic_simple_dpram:ring.qb_o[17]
w_master_o.dat[18] <= generic_simple_dpram:ring.qb_o[18]
w_master_o.dat[19] <= generic_simple_dpram:ring.qb_o[19]
w_master_o.dat[20] <= generic_simple_dpram:ring.qb_o[20]
w_master_o.dat[21] <= generic_simple_dpram:ring.qb_o[21]
w_master_o.dat[22] <= generic_simple_dpram:ring.qb_o[22]
w_master_o.dat[23] <= generic_simple_dpram:ring.qb_o[23]
w_master_o.dat[24] <= generic_simple_dpram:ring.qb_o[24]
w_master_o.dat[25] <= generic_simple_dpram:ring.qb_o[25]
w_master_o.dat[26] <= generic_simple_dpram:ring.qb_o[26]
w_master_o.dat[27] <= generic_simple_dpram:ring.qb_o[27]
w_master_o.dat[28] <= generic_simple_dpram:ring.qb_o[28]
w_master_o.dat[29] <= generic_simple_dpram:ring.qb_o[29]
w_master_o.dat[30] <= generic_simple_dpram:ring.qb_o[30]
w_master_o.dat[31] <= generic_simple_dpram:ring.qb_o[31]
w_master_o.we <= <VCC>
w_master_o.sel[0] <= <VCC>
w_master_o.sel[1] <= <VCC>
w_master_o.sel[2] <= <VCC>
w_master_o.sel[3] <= <VCC>
w_master_o.adr[0] <= write_issue_address[0].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[1] <= write_issue_address[1].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[2] <= write_issue_address[2].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[3] <= write_issue_address[3].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[4] <= write_issue_address[4].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[5] <= write_issue_address[5].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[6] <= write_issue_address[6].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[7] <= write_issue_address[7].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[8] <= write_issue_address[8].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[9] <= write_issue_address[9].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[10] <= write_issue_address[10].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[11] <= write_issue_address[11].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[12] <= write_issue_address[12].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[13] <= write_issue_address[13].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[14] <= write_issue_address[14].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[15] <= write_issue_address[15].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[16] <= write_issue_address[16].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[17] <= write_issue_address[17].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[18] <= write_issue_address[18].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[19] <= write_issue_address[19].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[20] <= write_issue_address[20].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[21] <= write_issue_address[21].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[22] <= write_issue_address[22].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[23] <= write_issue_address[23].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[24] <= write_issue_address[24].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[25] <= write_issue_address[25].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[26] <= write_issue_address[26].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[27] <= write_issue_address[27].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[28] <= write_issue_address[28].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[29] <= write_issue_address[29].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[30] <= write_issue_address[30].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.adr[31] <= write_issue_address[31].DB_MAX_OUTPUT_PORT_TYPE
w_master_o.stb <= w_master_o_STB.DB_MAX_OUTPUT_PORT_TYPE
w_master_o.cyc <= w_master_o_CYC.DB_MAX_OUTPUT_PORT_TYPE
interrupt_o <= interrupt_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring
rst_n_i => ~NO_FANOUT~
clka_i => altsyncram:case_nobe_single:memory.clock0
bwea_i[0] => ~NO_FANOUT~
bwea_i[1] => ~NO_FANOUT~
bwea_i[2] => ~NO_FANOUT~
bwea_i[3] => ~NO_FANOUT~
wea_i => altsyncram:case_nobe_single:memory.wren_a
aa_i[0] => altsyncram:case_nobe_single:memory.address_a[0]
aa_i[1] => altsyncram:case_nobe_single:memory.address_a[1]
aa_i[2] => altsyncram:case_nobe_single:memory.address_a[2]
aa_i[3] => altsyncram:case_nobe_single:memory.address_a[3]
aa_i[4] => altsyncram:case_nobe_single:memory.address_a[4]
aa_i[5] => altsyncram:case_nobe_single:memory.address_a[5]
aa_i[6] => altsyncram:case_nobe_single:memory.address_a[6]
aa_i[7] => altsyncram:case_nobe_single:memory.address_a[7]
aa_i[8] => altsyncram:case_nobe_single:memory.address_a[8]
aa_i[9] => altsyncram:case_nobe_single:memory.address_a[9]
da_i[0] => altsyncram:case_nobe_single:memory.data_a[0]
da_i[1] => altsyncram:case_nobe_single:memory.data_a[1]
da_i[2] => altsyncram:case_nobe_single:memory.data_a[2]
da_i[3] => altsyncram:case_nobe_single:memory.data_a[3]
da_i[4] => altsyncram:case_nobe_single:memory.data_a[4]
da_i[5] => altsyncram:case_nobe_single:memory.data_a[5]
da_i[6] => altsyncram:case_nobe_single:memory.data_a[6]
da_i[7] => altsyncram:case_nobe_single:memory.data_a[7]
da_i[8] => altsyncram:case_nobe_single:memory.data_a[8]
da_i[9] => altsyncram:case_nobe_single:memory.data_a[9]
da_i[10] => altsyncram:case_nobe_single:memory.data_a[10]
da_i[11] => altsyncram:case_nobe_single:memory.data_a[11]
da_i[12] => altsyncram:case_nobe_single:memory.data_a[12]
da_i[13] => altsyncram:case_nobe_single:memory.data_a[13]
da_i[14] => altsyncram:case_nobe_single:memory.data_a[14]
da_i[15] => altsyncram:case_nobe_single:memory.data_a[15]
da_i[16] => altsyncram:case_nobe_single:memory.data_a[16]
da_i[17] => altsyncram:case_nobe_single:memory.data_a[17]
da_i[18] => altsyncram:case_nobe_single:memory.data_a[18]
da_i[19] => altsyncram:case_nobe_single:memory.data_a[19]
da_i[20] => altsyncram:case_nobe_single:memory.data_a[20]
da_i[21] => altsyncram:case_nobe_single:memory.data_a[21]
da_i[22] => altsyncram:case_nobe_single:memory.data_a[22]
da_i[23] => altsyncram:case_nobe_single:memory.data_a[23]
da_i[24] => altsyncram:case_nobe_single:memory.data_a[24]
da_i[25] => altsyncram:case_nobe_single:memory.data_a[25]
da_i[26] => altsyncram:case_nobe_single:memory.data_a[26]
da_i[27] => altsyncram:case_nobe_single:memory.data_a[27]
da_i[28] => altsyncram:case_nobe_single:memory.data_a[28]
da_i[29] => altsyncram:case_nobe_single:memory.data_a[29]
da_i[30] => altsyncram:case_nobe_single:memory.data_a[30]
da_i[31] => altsyncram:case_nobe_single:memory.data_a[31]
clkb_i => ~NO_FANOUT~
ab_i[0] => altsyncram:case_nobe_single:memory.address_b[0]
ab_i[1] => altsyncram:case_nobe_single:memory.address_b[1]
ab_i[2] => altsyncram:case_nobe_single:memory.address_b[2]
ab_i[3] => altsyncram:case_nobe_single:memory.address_b[3]
ab_i[4] => altsyncram:case_nobe_single:memory.address_b[4]
ab_i[5] => altsyncram:case_nobe_single:memory.address_b[5]
ab_i[6] => altsyncram:case_nobe_single:memory.address_b[6]
ab_i[7] => altsyncram:case_nobe_single:memory.address_b[7]
ab_i[8] => altsyncram:case_nobe_single:memory.address_b[8]
ab_i[9] => altsyncram:case_nobe_single:memory.address_b[9]
qb_o[0] <= altsyncram:case_nobe_single:memory.q_b[0]
qb_o[1] <= altsyncram:case_nobe_single:memory.q_b[1]
qb_o[2] <= altsyncram:case_nobe_single:memory.q_b[2]
qb_o[3] <= altsyncram:case_nobe_single:memory.q_b[3]
qb_o[4] <= altsyncram:case_nobe_single:memory.q_b[4]
qb_o[5] <= altsyncram:case_nobe_single:memory.q_b[5]
qb_o[6] <= altsyncram:case_nobe_single:memory.q_b[6]
qb_o[7] <= altsyncram:case_nobe_single:memory.q_b[7]
qb_o[8] <= altsyncram:case_nobe_single:memory.q_b[8]
qb_o[9] <= altsyncram:case_nobe_single:memory.q_b[9]
qb_o[10] <= altsyncram:case_nobe_single:memory.q_b[10]
qb_o[11] <= altsyncram:case_nobe_single:memory.q_b[11]
qb_o[12] <= altsyncram:case_nobe_single:memory.q_b[12]
qb_o[13] <= altsyncram:case_nobe_single:memory.q_b[13]
qb_o[14] <= altsyncram:case_nobe_single:memory.q_b[14]
qb_o[15] <= altsyncram:case_nobe_single:memory.q_b[15]
qb_o[16] <= altsyncram:case_nobe_single:memory.q_b[16]
qb_o[17] <= altsyncram:case_nobe_single:memory.q_b[17]
qb_o[18] <= altsyncram:case_nobe_single:memory.q_b[18]
qb_o[19] <= altsyncram:case_nobe_single:memory.q_b[19]
qb_o[20] <= altsyncram:case_nobe_single:memory.q_b[20]
qb_o[21] <= altsyncram:case_nobe_single:memory.q_b[21]
qb_o[22] <= altsyncram:case_nobe_single:memory.q_b[22]
qb_o[23] <= altsyncram:case_nobe_single:memory.q_b[23]
qb_o[24] <= altsyncram:case_nobe_single:memory.q_b[24]
qb_o[25] <= altsyncram:case_nobe_single:memory.q_b[25]
qb_o[26] <= altsyncram:case_nobe_single:memory.q_b[26]
qb_o[27] <= altsyncram:case_nobe_single:memory.q_b[27]
qb_o[28] <= altsyncram:case_nobe_single:memory.q_b[28]
qb_o[29] <= altsyncram:case_nobe_single:memory.q_b[29]
qb_o[30] <= altsyncram:case_nobe_single:memory.q_b[30]
qb_o[31] <= altsyncram:case_nobe_single:memory.q_b[31]


|pexaria|ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory
wren_a => altsyncram_rpu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rpu3:auto_generated.data_a[0]
data_a[1] => altsyncram_rpu3:auto_generated.data_a[1]
data_a[2] => altsyncram_rpu3:auto_generated.data_a[2]
data_a[3] => altsyncram_rpu3:auto_generated.data_a[3]
data_a[4] => altsyncram_rpu3:auto_generated.data_a[4]
data_a[5] => altsyncram_rpu3:auto_generated.data_a[5]
data_a[6] => altsyncram_rpu3:auto_generated.data_a[6]
data_a[7] => altsyncram_rpu3:auto_generated.data_a[7]
data_a[8] => altsyncram_rpu3:auto_generated.data_a[8]
data_a[9] => altsyncram_rpu3:auto_generated.data_a[9]
data_a[10] => altsyncram_rpu3:auto_generated.data_a[10]
data_a[11] => altsyncram_rpu3:auto_generated.data_a[11]
data_a[12] => altsyncram_rpu3:auto_generated.data_a[12]
data_a[13] => altsyncram_rpu3:auto_generated.data_a[13]
data_a[14] => altsyncram_rpu3:auto_generated.data_a[14]
data_a[15] => altsyncram_rpu3:auto_generated.data_a[15]
data_a[16] => altsyncram_rpu3:auto_generated.data_a[16]
data_a[17] => altsyncram_rpu3:auto_generated.data_a[17]
data_a[18] => altsyncram_rpu3:auto_generated.data_a[18]
data_a[19] => altsyncram_rpu3:auto_generated.data_a[19]
data_a[20] => altsyncram_rpu3:auto_generated.data_a[20]
data_a[21] => altsyncram_rpu3:auto_generated.data_a[21]
data_a[22] => altsyncram_rpu3:auto_generated.data_a[22]
data_a[23] => altsyncram_rpu3:auto_generated.data_a[23]
data_a[24] => altsyncram_rpu3:auto_generated.data_a[24]
data_a[25] => altsyncram_rpu3:auto_generated.data_a[25]
data_a[26] => altsyncram_rpu3:auto_generated.data_a[26]
data_a[27] => altsyncram_rpu3:auto_generated.data_a[27]
data_a[28] => altsyncram_rpu3:auto_generated.data_a[28]
data_a[29] => altsyncram_rpu3:auto_generated.data_a[29]
data_a[30] => altsyncram_rpu3:auto_generated.data_a[30]
data_a[31] => altsyncram_rpu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_rpu3:auto_generated.address_a[0]
address_a[1] => altsyncram_rpu3:auto_generated.address_a[1]
address_a[2] => altsyncram_rpu3:auto_generated.address_a[2]
address_a[3] => altsyncram_rpu3:auto_generated.address_a[3]
address_a[4] => altsyncram_rpu3:auto_generated.address_a[4]
address_a[5] => altsyncram_rpu3:auto_generated.address_a[5]
address_a[6] => altsyncram_rpu3:auto_generated.address_a[6]
address_a[7] => altsyncram_rpu3:auto_generated.address_a[7]
address_a[8] => altsyncram_rpu3:auto_generated.address_a[8]
address_a[9] => altsyncram_rpu3:auto_generated.address_a[9]
address_b[0] => altsyncram_rpu3:auto_generated.address_b[0]
address_b[1] => altsyncram_rpu3:auto_generated.address_b[1]
address_b[2] => altsyncram_rpu3:auto_generated.address_b[2]
address_b[3] => altsyncram_rpu3:auto_generated.address_b[3]
address_b[4] => altsyncram_rpu3:auto_generated.address_b[4]
address_b[5] => altsyncram_rpu3:auto_generated.address_b[5]
address_b[6] => altsyncram_rpu3:auto_generated.address_b[6]
address_b[7] => altsyncram_rpu3:auto_generated.address_b[7]
address_b[8] => altsyncram_rpu3:auto_generated.address_b[8]
address_b[9] => altsyncram_rpu3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rpu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_rpu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_rpu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_rpu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_rpu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_rpu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_rpu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_rpu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_rpu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_rpu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_rpu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_rpu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_rpu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_rpu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_rpu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_rpu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_rpu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_rpu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_rpu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_rpu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_rpu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_rpu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_rpu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_rpu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_rpu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_rpu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_rpu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_rpu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_rpu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_rpu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_rpu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_rpu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_rpu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pexaria|ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|pexaria|ez_usb:usb|eb_raw_slave:EB
clk_i => eb_stream_widen:RX.clk_i
clk_i => eb_stream_narrow:TX.clk_i
clk_i => eb_slave_top:EB.clk_i
nRst_i => eb_stream_widen:RX.rst_n_i
nRst_i => eb_stream_narrow:TX.rst_n_i
nRst_i => eb_slave_top:EB.nRst_i
snk_i.dat[0] => eb_stream_widen:RX.slave_i.dat[0]
snk_i.dat[1] => eb_stream_widen:RX.slave_i.dat[1]
snk_i.dat[2] => eb_stream_widen:RX.slave_i.dat[2]
snk_i.dat[3] => eb_stream_widen:RX.slave_i.dat[3]
snk_i.dat[4] => eb_stream_widen:RX.slave_i.dat[4]
snk_i.dat[5] => eb_stream_widen:RX.slave_i.dat[5]
snk_i.dat[6] => eb_stream_widen:RX.slave_i.dat[6]
snk_i.dat[7] => eb_stream_widen:RX.slave_i.dat[7]
snk_i.dat[8] => eb_stream_widen:RX.slave_i.dat[8]
snk_i.dat[9] => eb_stream_widen:RX.slave_i.dat[9]
snk_i.dat[10] => eb_stream_widen:RX.slave_i.dat[10]
snk_i.dat[11] => eb_stream_widen:RX.slave_i.dat[11]
snk_i.dat[12] => eb_stream_widen:RX.slave_i.dat[12]
snk_i.dat[13] => eb_stream_widen:RX.slave_i.dat[13]
snk_i.dat[14] => eb_stream_widen:RX.slave_i.dat[14]
snk_i.dat[15] => eb_stream_widen:RX.slave_i.dat[15]
snk_i.dat[16] => eb_stream_widen:RX.slave_i.dat[16]
snk_i.dat[17] => eb_stream_widen:RX.slave_i.dat[17]
snk_i.dat[18] => eb_stream_widen:RX.slave_i.dat[18]
snk_i.dat[19] => eb_stream_widen:RX.slave_i.dat[19]
snk_i.dat[20] => eb_stream_widen:RX.slave_i.dat[20]
snk_i.dat[21] => eb_stream_widen:RX.slave_i.dat[21]
snk_i.dat[22] => eb_stream_widen:RX.slave_i.dat[22]
snk_i.dat[23] => eb_stream_widen:RX.slave_i.dat[23]
snk_i.dat[24] => eb_stream_widen:RX.slave_i.dat[24]
snk_i.dat[25] => eb_stream_widen:RX.slave_i.dat[25]
snk_i.dat[26] => eb_stream_widen:RX.slave_i.dat[26]
snk_i.dat[27] => eb_stream_widen:RX.slave_i.dat[27]
snk_i.dat[28] => eb_stream_widen:RX.slave_i.dat[28]
snk_i.dat[29] => eb_stream_widen:RX.slave_i.dat[29]
snk_i.dat[30] => eb_stream_widen:RX.slave_i.dat[30]
snk_i.dat[31] => eb_stream_widen:RX.slave_i.dat[31]
snk_i.we => eb_stream_widen:RX.slave_i.we
snk_i.sel[0] => eb_stream_widen:RX.slave_i.sel[0]
snk_i.sel[1] => eb_stream_widen:RX.slave_i.sel[1]
snk_i.sel[2] => eb_stream_widen:RX.slave_i.sel[2]
snk_i.sel[3] => eb_stream_widen:RX.slave_i.sel[3]
snk_i.adr[0] => eb_stream_widen:RX.slave_i.adr[0]
snk_i.adr[1] => eb_stream_widen:RX.slave_i.adr[1]
snk_i.adr[2] => eb_stream_widen:RX.slave_i.adr[2]
snk_i.adr[3] => eb_stream_widen:RX.slave_i.adr[3]
snk_i.adr[4] => eb_stream_widen:RX.slave_i.adr[4]
snk_i.adr[5] => eb_stream_widen:RX.slave_i.adr[5]
snk_i.adr[6] => eb_stream_widen:RX.slave_i.adr[6]
snk_i.adr[7] => eb_stream_widen:RX.slave_i.adr[7]
snk_i.adr[8] => eb_stream_widen:RX.slave_i.adr[8]
snk_i.adr[9] => eb_stream_widen:RX.slave_i.adr[9]
snk_i.adr[10] => eb_stream_widen:RX.slave_i.adr[10]
snk_i.adr[11] => eb_stream_widen:RX.slave_i.adr[11]
snk_i.adr[12] => eb_stream_widen:RX.slave_i.adr[12]
snk_i.adr[13] => eb_stream_widen:RX.slave_i.adr[13]
snk_i.adr[14] => eb_stream_widen:RX.slave_i.adr[14]
snk_i.adr[15] => eb_stream_widen:RX.slave_i.adr[15]
snk_i.adr[16] => eb_stream_widen:RX.slave_i.adr[16]
snk_i.adr[17] => eb_stream_widen:RX.slave_i.adr[17]
snk_i.adr[18] => eb_stream_widen:RX.slave_i.adr[18]
snk_i.adr[19] => eb_stream_widen:RX.slave_i.adr[19]
snk_i.adr[20] => eb_stream_widen:RX.slave_i.adr[20]
snk_i.adr[21] => eb_stream_widen:RX.slave_i.adr[21]
snk_i.adr[22] => eb_stream_widen:RX.slave_i.adr[22]
snk_i.adr[23] => eb_stream_widen:RX.slave_i.adr[23]
snk_i.adr[24] => eb_stream_widen:RX.slave_i.adr[24]
snk_i.adr[25] => eb_stream_widen:RX.slave_i.adr[25]
snk_i.adr[26] => eb_stream_widen:RX.slave_i.adr[26]
snk_i.adr[27] => eb_stream_widen:RX.slave_i.adr[27]
snk_i.adr[28] => eb_stream_widen:RX.slave_i.adr[28]
snk_i.adr[29] => eb_stream_widen:RX.slave_i.adr[29]
snk_i.adr[30] => eb_stream_widen:RX.slave_i.adr[30]
snk_i.adr[31] => eb_stream_widen:RX.slave_i.adr[31]
snk_i.stb => eb_stream_widen:RX.slave_i.stb
snk_i.cyc => eb_stream_widen:RX.slave_i.cyc
snk_o.dat[0] <= eb_stream_widen:RX.slave_o.dat[0]
snk_o.dat[1] <= eb_stream_widen:RX.slave_o.dat[1]
snk_o.dat[2] <= eb_stream_widen:RX.slave_o.dat[2]
snk_o.dat[3] <= eb_stream_widen:RX.slave_o.dat[3]
snk_o.dat[4] <= eb_stream_widen:RX.slave_o.dat[4]
snk_o.dat[5] <= eb_stream_widen:RX.slave_o.dat[5]
snk_o.dat[6] <= eb_stream_widen:RX.slave_o.dat[6]
snk_o.dat[7] <= eb_stream_widen:RX.slave_o.dat[7]
snk_o.dat[8] <= eb_stream_widen:RX.slave_o.dat[8]
snk_o.dat[9] <= eb_stream_widen:RX.slave_o.dat[9]
snk_o.dat[10] <= eb_stream_widen:RX.slave_o.dat[10]
snk_o.dat[11] <= eb_stream_widen:RX.slave_o.dat[11]
snk_o.dat[12] <= eb_stream_widen:RX.slave_o.dat[12]
snk_o.dat[13] <= eb_stream_widen:RX.slave_o.dat[13]
snk_o.dat[14] <= eb_stream_widen:RX.slave_o.dat[14]
snk_o.dat[15] <= eb_stream_widen:RX.slave_o.dat[15]
snk_o.dat[16] <= eb_stream_widen:RX.slave_o.dat[16]
snk_o.dat[17] <= eb_stream_widen:RX.slave_o.dat[17]
snk_o.dat[18] <= eb_stream_widen:RX.slave_o.dat[18]
snk_o.dat[19] <= eb_stream_widen:RX.slave_o.dat[19]
snk_o.dat[20] <= eb_stream_widen:RX.slave_o.dat[20]
snk_o.dat[21] <= eb_stream_widen:RX.slave_o.dat[21]
snk_o.dat[22] <= eb_stream_widen:RX.slave_o.dat[22]
snk_o.dat[23] <= eb_stream_widen:RX.slave_o.dat[23]
snk_o.dat[24] <= eb_stream_widen:RX.slave_o.dat[24]
snk_o.dat[25] <= eb_stream_widen:RX.slave_o.dat[25]
snk_o.dat[26] <= eb_stream_widen:RX.slave_o.dat[26]
snk_o.dat[27] <= eb_stream_widen:RX.slave_o.dat[27]
snk_o.dat[28] <= eb_stream_widen:RX.slave_o.dat[28]
snk_o.dat[29] <= eb_stream_widen:RX.slave_o.dat[29]
snk_o.dat[30] <= eb_stream_widen:RX.slave_o.dat[30]
snk_o.dat[31] <= eb_stream_widen:RX.slave_o.dat[31]
snk_o.int <= eb_stream_widen:RX.slave_o.int
snk_o.stall <= eb_stream_widen:RX.slave_o.stall
snk_o.rty <= eb_stream_widen:RX.slave_o.rty
snk_o.err <= eb_stream_widen:RX.slave_o.err
snk_o.ack <= eb_stream_widen:RX.slave_o.ack
src_o.dat[0] <= eb_stream_narrow:TX.master_o.dat[0]
src_o.dat[1] <= eb_stream_narrow:TX.master_o.dat[1]
src_o.dat[2] <= eb_stream_narrow:TX.master_o.dat[2]
src_o.dat[3] <= eb_stream_narrow:TX.master_o.dat[3]
src_o.dat[4] <= eb_stream_narrow:TX.master_o.dat[4]
src_o.dat[5] <= eb_stream_narrow:TX.master_o.dat[5]
src_o.dat[6] <= eb_stream_narrow:TX.master_o.dat[6]
src_o.dat[7] <= eb_stream_narrow:TX.master_o.dat[7]
src_o.dat[8] <= eb_stream_narrow:TX.master_o.dat[8]
src_o.dat[9] <= eb_stream_narrow:TX.master_o.dat[9]
src_o.dat[10] <= eb_stream_narrow:TX.master_o.dat[10]
src_o.dat[11] <= eb_stream_narrow:TX.master_o.dat[11]
src_o.dat[12] <= eb_stream_narrow:TX.master_o.dat[12]
src_o.dat[13] <= eb_stream_narrow:TX.master_o.dat[13]
src_o.dat[14] <= eb_stream_narrow:TX.master_o.dat[14]
src_o.dat[15] <= eb_stream_narrow:TX.master_o.dat[15]
src_o.dat[16] <= eb_stream_narrow:TX.master_o.dat[16]
src_o.dat[17] <= eb_stream_narrow:TX.master_o.dat[17]
src_o.dat[18] <= eb_stream_narrow:TX.master_o.dat[18]
src_o.dat[19] <= eb_stream_narrow:TX.master_o.dat[19]
src_o.dat[20] <= eb_stream_narrow:TX.master_o.dat[20]
src_o.dat[21] <= eb_stream_narrow:TX.master_o.dat[21]
src_o.dat[22] <= eb_stream_narrow:TX.master_o.dat[22]
src_o.dat[23] <= eb_stream_narrow:TX.master_o.dat[23]
src_o.dat[24] <= eb_stream_narrow:TX.master_o.dat[24]
src_o.dat[25] <= eb_stream_narrow:TX.master_o.dat[25]
src_o.dat[26] <= eb_stream_narrow:TX.master_o.dat[26]
src_o.dat[27] <= eb_stream_narrow:TX.master_o.dat[27]
src_o.dat[28] <= eb_stream_narrow:TX.master_o.dat[28]
src_o.dat[29] <= eb_stream_narrow:TX.master_o.dat[29]
src_o.dat[30] <= eb_stream_narrow:TX.master_o.dat[30]
src_o.dat[31] <= eb_stream_narrow:TX.master_o.dat[31]
src_o.we <= eb_stream_narrow:TX.master_o.we
src_o.sel[0] <= eb_stream_narrow:TX.master_o.sel[0]
src_o.sel[1] <= eb_stream_narrow:TX.master_o.sel[1]
src_o.sel[2] <= eb_stream_narrow:TX.master_o.sel[2]
src_o.sel[3] <= eb_stream_narrow:TX.master_o.sel[3]
src_o.adr[0] <= eb_stream_narrow:TX.master_o.adr[0]
src_o.adr[1] <= eb_stream_narrow:TX.master_o.adr[1]
src_o.adr[2] <= eb_stream_narrow:TX.master_o.adr[2]
src_o.adr[3] <= eb_stream_narrow:TX.master_o.adr[3]
src_o.adr[4] <= eb_stream_narrow:TX.master_o.adr[4]
src_o.adr[5] <= eb_stream_narrow:TX.master_o.adr[5]
src_o.adr[6] <= eb_stream_narrow:TX.master_o.adr[6]
src_o.adr[7] <= eb_stream_narrow:TX.master_o.adr[7]
src_o.adr[8] <= eb_stream_narrow:TX.master_o.adr[8]
src_o.adr[9] <= eb_stream_narrow:TX.master_o.adr[9]
src_o.adr[10] <= eb_stream_narrow:TX.master_o.adr[10]
src_o.adr[11] <= eb_stream_narrow:TX.master_o.adr[11]
src_o.adr[12] <= eb_stream_narrow:TX.master_o.adr[12]
src_o.adr[13] <= eb_stream_narrow:TX.master_o.adr[13]
src_o.adr[14] <= eb_stream_narrow:TX.master_o.adr[14]
src_o.adr[15] <= eb_stream_narrow:TX.master_o.adr[15]
src_o.adr[16] <= eb_stream_narrow:TX.master_o.adr[16]
src_o.adr[17] <= eb_stream_narrow:TX.master_o.adr[17]
src_o.adr[18] <= eb_stream_narrow:TX.master_o.adr[18]
src_o.adr[19] <= eb_stream_narrow:TX.master_o.adr[19]
src_o.adr[20] <= eb_stream_narrow:TX.master_o.adr[20]
src_o.adr[21] <= eb_stream_narrow:TX.master_o.adr[21]
src_o.adr[22] <= eb_stream_narrow:TX.master_o.adr[22]
src_o.adr[23] <= eb_stream_narrow:TX.master_o.adr[23]
src_o.adr[24] <= eb_stream_narrow:TX.master_o.adr[24]
src_o.adr[25] <= eb_stream_narrow:TX.master_o.adr[25]
src_o.adr[26] <= eb_stream_narrow:TX.master_o.adr[26]
src_o.adr[27] <= eb_stream_narrow:TX.master_o.adr[27]
src_o.adr[28] <= eb_stream_narrow:TX.master_o.adr[28]
src_o.adr[29] <= eb_stream_narrow:TX.master_o.adr[29]
src_o.adr[30] <= eb_stream_narrow:TX.master_o.adr[30]
src_o.adr[31] <= eb_stream_narrow:TX.master_o.adr[31]
src_o.stb <= eb_stream_narrow:TX.master_o.stb
src_o.cyc <= eb_stream_narrow:TX.master_o.cyc
src_i.dat[0] => eb_stream_narrow:TX.master_i.dat[0]
src_i.dat[1] => eb_stream_narrow:TX.master_i.dat[1]
src_i.dat[2] => eb_stream_narrow:TX.master_i.dat[2]
src_i.dat[3] => eb_stream_narrow:TX.master_i.dat[3]
src_i.dat[4] => eb_stream_narrow:TX.master_i.dat[4]
src_i.dat[5] => eb_stream_narrow:TX.master_i.dat[5]
src_i.dat[6] => eb_stream_narrow:TX.master_i.dat[6]
src_i.dat[7] => eb_stream_narrow:TX.master_i.dat[7]
src_i.dat[8] => eb_stream_narrow:TX.master_i.dat[8]
src_i.dat[9] => eb_stream_narrow:TX.master_i.dat[9]
src_i.dat[10] => eb_stream_narrow:TX.master_i.dat[10]
src_i.dat[11] => eb_stream_narrow:TX.master_i.dat[11]
src_i.dat[12] => eb_stream_narrow:TX.master_i.dat[12]
src_i.dat[13] => eb_stream_narrow:TX.master_i.dat[13]
src_i.dat[14] => eb_stream_narrow:TX.master_i.dat[14]
src_i.dat[15] => eb_stream_narrow:TX.master_i.dat[15]
src_i.dat[16] => eb_stream_narrow:TX.master_i.dat[16]
src_i.dat[17] => eb_stream_narrow:TX.master_i.dat[17]
src_i.dat[18] => eb_stream_narrow:TX.master_i.dat[18]
src_i.dat[19] => eb_stream_narrow:TX.master_i.dat[19]
src_i.dat[20] => eb_stream_narrow:TX.master_i.dat[20]
src_i.dat[21] => eb_stream_narrow:TX.master_i.dat[21]
src_i.dat[22] => eb_stream_narrow:TX.master_i.dat[22]
src_i.dat[23] => eb_stream_narrow:TX.master_i.dat[23]
src_i.dat[24] => eb_stream_narrow:TX.master_i.dat[24]
src_i.dat[25] => eb_stream_narrow:TX.master_i.dat[25]
src_i.dat[26] => eb_stream_narrow:TX.master_i.dat[26]
src_i.dat[27] => eb_stream_narrow:TX.master_i.dat[27]
src_i.dat[28] => eb_stream_narrow:TX.master_i.dat[28]
src_i.dat[29] => eb_stream_narrow:TX.master_i.dat[29]
src_i.dat[30] => eb_stream_narrow:TX.master_i.dat[30]
src_i.dat[31] => eb_stream_narrow:TX.master_i.dat[31]
src_i.int => eb_stream_narrow:TX.master_i.int
src_i.stall => eb_stream_narrow:TX.master_i.stall
src_i.rty => eb_stream_narrow:TX.master_i.rty
src_i.err => eb_stream_narrow:TX.master_i.err
src_i.ack => eb_stream_narrow:TX.master_i.ack
cfg_slave_o.dat[0] <= eb_slave_top:EB.WB_config_o.dat[0]
cfg_slave_o.dat[1] <= eb_slave_top:EB.WB_config_o.dat[1]
cfg_slave_o.dat[2] <= eb_slave_top:EB.WB_config_o.dat[2]
cfg_slave_o.dat[3] <= eb_slave_top:EB.WB_config_o.dat[3]
cfg_slave_o.dat[4] <= eb_slave_top:EB.WB_config_o.dat[4]
cfg_slave_o.dat[5] <= eb_slave_top:EB.WB_config_o.dat[5]
cfg_slave_o.dat[6] <= eb_slave_top:EB.WB_config_o.dat[6]
cfg_slave_o.dat[7] <= eb_slave_top:EB.WB_config_o.dat[7]
cfg_slave_o.dat[8] <= eb_slave_top:EB.WB_config_o.dat[8]
cfg_slave_o.dat[9] <= eb_slave_top:EB.WB_config_o.dat[9]
cfg_slave_o.dat[10] <= eb_slave_top:EB.WB_config_o.dat[10]
cfg_slave_o.dat[11] <= eb_slave_top:EB.WB_config_o.dat[11]
cfg_slave_o.dat[12] <= eb_slave_top:EB.WB_config_o.dat[12]
cfg_slave_o.dat[13] <= eb_slave_top:EB.WB_config_o.dat[13]
cfg_slave_o.dat[14] <= eb_slave_top:EB.WB_config_o.dat[14]
cfg_slave_o.dat[15] <= eb_slave_top:EB.WB_config_o.dat[15]
cfg_slave_o.dat[16] <= eb_slave_top:EB.WB_config_o.dat[16]
cfg_slave_o.dat[17] <= eb_slave_top:EB.WB_config_o.dat[17]
cfg_slave_o.dat[18] <= eb_slave_top:EB.WB_config_o.dat[18]
cfg_slave_o.dat[19] <= eb_slave_top:EB.WB_config_o.dat[19]
cfg_slave_o.dat[20] <= eb_slave_top:EB.WB_config_o.dat[20]
cfg_slave_o.dat[21] <= eb_slave_top:EB.WB_config_o.dat[21]
cfg_slave_o.dat[22] <= eb_slave_top:EB.WB_config_o.dat[22]
cfg_slave_o.dat[23] <= eb_slave_top:EB.WB_config_o.dat[23]
cfg_slave_o.dat[24] <= eb_slave_top:EB.WB_config_o.dat[24]
cfg_slave_o.dat[25] <= eb_slave_top:EB.WB_config_o.dat[25]
cfg_slave_o.dat[26] <= eb_slave_top:EB.WB_config_o.dat[26]
cfg_slave_o.dat[27] <= eb_slave_top:EB.WB_config_o.dat[27]
cfg_slave_o.dat[28] <= eb_slave_top:EB.WB_config_o.dat[28]
cfg_slave_o.dat[29] <= eb_slave_top:EB.WB_config_o.dat[29]
cfg_slave_o.dat[30] <= eb_slave_top:EB.WB_config_o.dat[30]
cfg_slave_o.dat[31] <= eb_slave_top:EB.WB_config_o.dat[31]
cfg_slave_o.int <= eb_slave_top:EB.WB_config_o.int
cfg_slave_o.stall <= eb_slave_top:EB.WB_config_o.stall
cfg_slave_o.rty <= eb_slave_top:EB.WB_config_o.rty
cfg_slave_o.err <= eb_slave_top:EB.WB_config_o.err
cfg_slave_o.ack <= eb_slave_top:EB.WB_config_o.ack
cfg_slave_i.dat[0] => eb_slave_top:EB.WB_config_i.dat[0]
cfg_slave_i.dat[1] => eb_slave_top:EB.WB_config_i.dat[1]
cfg_slave_i.dat[2] => eb_slave_top:EB.WB_config_i.dat[2]
cfg_slave_i.dat[3] => eb_slave_top:EB.WB_config_i.dat[3]
cfg_slave_i.dat[4] => eb_slave_top:EB.WB_config_i.dat[4]
cfg_slave_i.dat[5] => eb_slave_top:EB.WB_config_i.dat[5]
cfg_slave_i.dat[6] => eb_slave_top:EB.WB_config_i.dat[6]
cfg_slave_i.dat[7] => eb_slave_top:EB.WB_config_i.dat[7]
cfg_slave_i.dat[8] => eb_slave_top:EB.WB_config_i.dat[8]
cfg_slave_i.dat[9] => eb_slave_top:EB.WB_config_i.dat[9]
cfg_slave_i.dat[10] => eb_slave_top:EB.WB_config_i.dat[10]
cfg_slave_i.dat[11] => eb_slave_top:EB.WB_config_i.dat[11]
cfg_slave_i.dat[12] => eb_slave_top:EB.WB_config_i.dat[12]
cfg_slave_i.dat[13] => eb_slave_top:EB.WB_config_i.dat[13]
cfg_slave_i.dat[14] => eb_slave_top:EB.WB_config_i.dat[14]
cfg_slave_i.dat[15] => eb_slave_top:EB.WB_config_i.dat[15]
cfg_slave_i.dat[16] => eb_slave_top:EB.WB_config_i.dat[16]
cfg_slave_i.dat[17] => eb_slave_top:EB.WB_config_i.dat[17]
cfg_slave_i.dat[18] => eb_slave_top:EB.WB_config_i.dat[18]
cfg_slave_i.dat[19] => eb_slave_top:EB.WB_config_i.dat[19]
cfg_slave_i.dat[20] => eb_slave_top:EB.WB_config_i.dat[20]
cfg_slave_i.dat[21] => eb_slave_top:EB.WB_config_i.dat[21]
cfg_slave_i.dat[22] => eb_slave_top:EB.WB_config_i.dat[22]
cfg_slave_i.dat[23] => eb_slave_top:EB.WB_config_i.dat[23]
cfg_slave_i.dat[24] => eb_slave_top:EB.WB_config_i.dat[24]
cfg_slave_i.dat[25] => eb_slave_top:EB.WB_config_i.dat[25]
cfg_slave_i.dat[26] => eb_slave_top:EB.WB_config_i.dat[26]
cfg_slave_i.dat[27] => eb_slave_top:EB.WB_config_i.dat[27]
cfg_slave_i.dat[28] => eb_slave_top:EB.WB_config_i.dat[28]
cfg_slave_i.dat[29] => eb_slave_top:EB.WB_config_i.dat[29]
cfg_slave_i.dat[30] => eb_slave_top:EB.WB_config_i.dat[30]
cfg_slave_i.dat[31] => eb_slave_top:EB.WB_config_i.dat[31]
cfg_slave_i.we => eb_slave_top:EB.WB_config_i.we
cfg_slave_i.sel[0] => eb_slave_top:EB.WB_config_i.sel[0]
cfg_slave_i.sel[1] => eb_slave_top:EB.WB_config_i.sel[1]
cfg_slave_i.sel[2] => eb_slave_top:EB.WB_config_i.sel[2]
cfg_slave_i.sel[3] => eb_slave_top:EB.WB_config_i.sel[3]
cfg_slave_i.adr[0] => eb_slave_top:EB.WB_config_i.adr[0]
cfg_slave_i.adr[1] => eb_slave_top:EB.WB_config_i.adr[1]
cfg_slave_i.adr[2] => eb_slave_top:EB.WB_config_i.adr[2]
cfg_slave_i.adr[3] => eb_slave_top:EB.WB_config_i.adr[3]
cfg_slave_i.adr[4] => eb_slave_top:EB.WB_config_i.adr[4]
cfg_slave_i.adr[5] => eb_slave_top:EB.WB_config_i.adr[5]
cfg_slave_i.adr[6] => eb_slave_top:EB.WB_config_i.adr[6]
cfg_slave_i.adr[7] => eb_slave_top:EB.WB_config_i.adr[7]
cfg_slave_i.adr[8] => eb_slave_top:EB.WB_config_i.adr[8]
cfg_slave_i.adr[9] => eb_slave_top:EB.WB_config_i.adr[9]
cfg_slave_i.adr[10] => eb_slave_top:EB.WB_config_i.adr[10]
cfg_slave_i.adr[11] => eb_slave_top:EB.WB_config_i.adr[11]
cfg_slave_i.adr[12] => eb_slave_top:EB.WB_config_i.adr[12]
cfg_slave_i.adr[13] => eb_slave_top:EB.WB_config_i.adr[13]
cfg_slave_i.adr[14] => eb_slave_top:EB.WB_config_i.adr[14]
cfg_slave_i.adr[15] => eb_slave_top:EB.WB_config_i.adr[15]
cfg_slave_i.adr[16] => eb_slave_top:EB.WB_config_i.adr[16]
cfg_slave_i.adr[17] => eb_slave_top:EB.WB_config_i.adr[17]
cfg_slave_i.adr[18] => eb_slave_top:EB.WB_config_i.adr[18]
cfg_slave_i.adr[19] => eb_slave_top:EB.WB_config_i.adr[19]
cfg_slave_i.adr[20] => eb_slave_top:EB.WB_config_i.adr[20]
cfg_slave_i.adr[21] => eb_slave_top:EB.WB_config_i.adr[21]
cfg_slave_i.adr[22] => eb_slave_top:EB.WB_config_i.adr[22]
cfg_slave_i.adr[23] => eb_slave_top:EB.WB_config_i.adr[23]
cfg_slave_i.adr[24] => eb_slave_top:EB.WB_config_i.adr[24]
cfg_slave_i.adr[25] => eb_slave_top:EB.WB_config_i.adr[25]
cfg_slave_i.adr[26] => eb_slave_top:EB.WB_config_i.adr[26]
cfg_slave_i.adr[27] => eb_slave_top:EB.WB_config_i.adr[27]
cfg_slave_i.adr[28] => eb_slave_top:EB.WB_config_i.adr[28]
cfg_slave_i.adr[29] => eb_slave_top:EB.WB_config_i.adr[29]
cfg_slave_i.adr[30] => eb_slave_top:EB.WB_config_i.adr[30]
cfg_slave_i.adr[31] => eb_slave_top:EB.WB_config_i.adr[31]
cfg_slave_i.stb => eb_slave_top:EB.WB_config_i.stb
cfg_slave_i.cyc => eb_slave_top:EB.WB_config_i.cyc
master_o.dat[0] <= eb_slave_top:EB.WB_master_o.dat[0]
master_o.dat[1] <= eb_slave_top:EB.WB_master_o.dat[1]
master_o.dat[2] <= eb_slave_top:EB.WB_master_o.dat[2]
master_o.dat[3] <= eb_slave_top:EB.WB_master_o.dat[3]
master_o.dat[4] <= eb_slave_top:EB.WB_master_o.dat[4]
master_o.dat[5] <= eb_slave_top:EB.WB_master_o.dat[5]
master_o.dat[6] <= eb_slave_top:EB.WB_master_o.dat[6]
master_o.dat[7] <= eb_slave_top:EB.WB_master_o.dat[7]
master_o.dat[8] <= eb_slave_top:EB.WB_master_o.dat[8]
master_o.dat[9] <= eb_slave_top:EB.WB_master_o.dat[9]
master_o.dat[10] <= eb_slave_top:EB.WB_master_o.dat[10]
master_o.dat[11] <= eb_slave_top:EB.WB_master_o.dat[11]
master_o.dat[12] <= eb_slave_top:EB.WB_master_o.dat[12]
master_o.dat[13] <= eb_slave_top:EB.WB_master_o.dat[13]
master_o.dat[14] <= eb_slave_top:EB.WB_master_o.dat[14]
master_o.dat[15] <= eb_slave_top:EB.WB_master_o.dat[15]
master_o.dat[16] <= eb_slave_top:EB.WB_master_o.dat[16]
master_o.dat[17] <= eb_slave_top:EB.WB_master_o.dat[17]
master_o.dat[18] <= eb_slave_top:EB.WB_master_o.dat[18]
master_o.dat[19] <= eb_slave_top:EB.WB_master_o.dat[19]
master_o.dat[20] <= eb_slave_top:EB.WB_master_o.dat[20]
master_o.dat[21] <= eb_slave_top:EB.WB_master_o.dat[21]
master_o.dat[22] <= eb_slave_top:EB.WB_master_o.dat[22]
master_o.dat[23] <= eb_slave_top:EB.WB_master_o.dat[23]
master_o.dat[24] <= eb_slave_top:EB.WB_master_o.dat[24]
master_o.dat[25] <= eb_slave_top:EB.WB_master_o.dat[25]
master_o.dat[26] <= eb_slave_top:EB.WB_master_o.dat[26]
master_o.dat[27] <= eb_slave_top:EB.WB_master_o.dat[27]
master_o.dat[28] <= eb_slave_top:EB.WB_master_o.dat[28]
master_o.dat[29] <= eb_slave_top:EB.WB_master_o.dat[29]
master_o.dat[30] <= eb_slave_top:EB.WB_master_o.dat[30]
master_o.dat[31] <= eb_slave_top:EB.WB_master_o.dat[31]
master_o.we <= eb_slave_top:EB.WB_master_o.we
master_o.sel[0] <= eb_slave_top:EB.WB_master_o.sel[0]
master_o.sel[1] <= eb_slave_top:EB.WB_master_o.sel[1]
master_o.sel[2] <= eb_slave_top:EB.WB_master_o.sel[2]
master_o.sel[3] <= eb_slave_top:EB.WB_master_o.sel[3]
master_o.adr[0] <= eb_slave_top:EB.WB_master_o.adr[0]
master_o.adr[1] <= eb_slave_top:EB.WB_master_o.adr[1]
master_o.adr[2] <= eb_slave_top:EB.WB_master_o.adr[2]
master_o.adr[3] <= eb_slave_top:EB.WB_master_o.adr[3]
master_o.adr[4] <= eb_slave_top:EB.WB_master_o.adr[4]
master_o.adr[5] <= eb_slave_top:EB.WB_master_o.adr[5]
master_o.adr[6] <= eb_slave_top:EB.WB_master_o.adr[6]
master_o.adr[7] <= eb_slave_top:EB.WB_master_o.adr[7]
master_o.adr[8] <= eb_slave_top:EB.WB_master_o.adr[8]
master_o.adr[9] <= eb_slave_top:EB.WB_master_o.adr[9]
master_o.adr[10] <= eb_slave_top:EB.WB_master_o.adr[10]
master_o.adr[11] <= eb_slave_top:EB.WB_master_o.adr[11]
master_o.adr[12] <= eb_slave_top:EB.WB_master_o.adr[12]
master_o.adr[13] <= eb_slave_top:EB.WB_master_o.adr[13]
master_o.adr[14] <= eb_slave_top:EB.WB_master_o.adr[14]
master_o.adr[15] <= eb_slave_top:EB.WB_master_o.adr[15]
master_o.adr[16] <= eb_slave_top:EB.WB_master_o.adr[16]
master_o.adr[17] <= eb_slave_top:EB.WB_master_o.adr[17]
master_o.adr[18] <= eb_slave_top:EB.WB_master_o.adr[18]
master_o.adr[19] <= eb_slave_top:EB.WB_master_o.adr[19]
master_o.adr[20] <= eb_slave_top:EB.WB_master_o.adr[20]
master_o.adr[21] <= eb_slave_top:EB.WB_master_o.adr[21]
master_o.adr[22] <= eb_slave_top:EB.WB_master_o.adr[22]
master_o.adr[23] <= eb_slave_top:EB.WB_master_o.adr[23]
master_o.adr[24] <= eb_slave_top:EB.WB_master_o.adr[24]
master_o.adr[25] <= eb_slave_top:EB.WB_master_o.adr[25]
master_o.adr[26] <= eb_slave_top:EB.WB_master_o.adr[26]
master_o.adr[27] <= eb_slave_top:EB.WB_master_o.adr[27]
master_o.adr[28] <= eb_slave_top:EB.WB_master_o.adr[28]
master_o.adr[29] <= eb_slave_top:EB.WB_master_o.adr[29]
master_o.adr[30] <= eb_slave_top:EB.WB_master_o.adr[30]
master_o.adr[31] <= eb_slave_top:EB.WB_master_o.adr[31]
master_o.stb <= eb_slave_top:EB.WB_master_o.stb
master_o.cyc <= eb_slave_top:EB.WB_master_o.cyc
master_i.dat[0] => eb_slave_top:EB.WB_master_i.dat[0]
master_i.dat[1] => eb_slave_top:EB.WB_master_i.dat[1]
master_i.dat[2] => eb_slave_top:EB.WB_master_i.dat[2]
master_i.dat[3] => eb_slave_top:EB.WB_master_i.dat[3]
master_i.dat[4] => eb_slave_top:EB.WB_master_i.dat[4]
master_i.dat[5] => eb_slave_top:EB.WB_master_i.dat[5]
master_i.dat[6] => eb_slave_top:EB.WB_master_i.dat[6]
master_i.dat[7] => eb_slave_top:EB.WB_master_i.dat[7]
master_i.dat[8] => eb_slave_top:EB.WB_master_i.dat[8]
master_i.dat[9] => eb_slave_top:EB.WB_master_i.dat[9]
master_i.dat[10] => eb_slave_top:EB.WB_master_i.dat[10]
master_i.dat[11] => eb_slave_top:EB.WB_master_i.dat[11]
master_i.dat[12] => eb_slave_top:EB.WB_master_i.dat[12]
master_i.dat[13] => eb_slave_top:EB.WB_master_i.dat[13]
master_i.dat[14] => eb_slave_top:EB.WB_master_i.dat[14]
master_i.dat[15] => eb_slave_top:EB.WB_master_i.dat[15]
master_i.dat[16] => eb_slave_top:EB.WB_master_i.dat[16]
master_i.dat[17] => eb_slave_top:EB.WB_master_i.dat[17]
master_i.dat[18] => eb_slave_top:EB.WB_master_i.dat[18]
master_i.dat[19] => eb_slave_top:EB.WB_master_i.dat[19]
master_i.dat[20] => eb_slave_top:EB.WB_master_i.dat[20]
master_i.dat[21] => eb_slave_top:EB.WB_master_i.dat[21]
master_i.dat[22] => eb_slave_top:EB.WB_master_i.dat[22]
master_i.dat[23] => eb_slave_top:EB.WB_master_i.dat[23]
master_i.dat[24] => eb_slave_top:EB.WB_master_i.dat[24]
master_i.dat[25] => eb_slave_top:EB.WB_master_i.dat[25]
master_i.dat[26] => eb_slave_top:EB.WB_master_i.dat[26]
master_i.dat[27] => eb_slave_top:EB.WB_master_i.dat[27]
master_i.dat[28] => eb_slave_top:EB.WB_master_i.dat[28]
master_i.dat[29] => eb_slave_top:EB.WB_master_i.dat[29]
master_i.dat[30] => eb_slave_top:EB.WB_master_i.dat[30]
master_i.dat[31] => eb_slave_top:EB.WB_master_i.dat[31]
master_i.int => eb_slave_top:EB.WB_master_i.int
master_i.stall => eb_slave_top:EB.WB_master_i.stall
master_i.rty => eb_slave_top:EB.WB_master_i.rty
master_i.err => eb_slave_top:EB.WB_master_i.err
master_i.ack => eb_slave_top:EB.WB_master_i.ack


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_stream_widen:RX
clk_i => r_dat[0].CLK
clk_i => r_dat[1].CLK
clk_i => r_dat[2].CLK
clk_i => r_dat[3].CLK
clk_i => r_dat[4].CLK
clk_i => r_dat[5].CLK
clk_i => r_dat[6].CLK
clk_i => r_dat[7].CLK
clk_i => r_dat[8].CLK
clk_i => r_dat[9].CLK
clk_i => r_dat[10].CLK
clk_i => r_dat[11].CLK
clk_i => r_dat[12].CLK
clk_i => r_dat[13].CLK
clk_i => r_dat[14].CLK
clk_i => r_dat[15].CLK
clk_i => r_dat[16].CLK
clk_i => r_dat[17].CLK
clk_i => r_dat[18].CLK
clk_i => r_dat[19].CLK
clk_i => r_dat[20].CLK
clk_i => r_dat[21].CLK
clk_i => r_dat[22].CLK
clk_i => r_dat[23].CLK
clk_i => r_dat[24].CLK
clk_i => r_dat[25].CLK
clk_i => r_dat[26].CLK
clk_i => r_dat[27].CLK
clk_i => r_dat[28].CLK
clk_i => r_dat[29].CLK
clk_i => r_dat[30].CLK
clk_i => r_dat[31].CLK
clk_i => r_idx[0].CLK
clk_i => r_idx[1].CLK
clk_i => r_stb.CLK
clk_i => r_drop.CLK
clk_i => r_cyc.CLK
clk_i => r_ack.CLK
rst_n_i => r_dat[0].ACLR
rst_n_i => r_dat[1].ACLR
rst_n_i => r_dat[2].ACLR
rst_n_i => r_dat[3].ACLR
rst_n_i => r_dat[4].ACLR
rst_n_i => r_dat[5].ACLR
rst_n_i => r_dat[6].ACLR
rst_n_i => r_dat[7].ACLR
rst_n_i => r_dat[8].ACLR
rst_n_i => r_dat[9].ACLR
rst_n_i => r_dat[10].ACLR
rst_n_i => r_dat[11].ACLR
rst_n_i => r_dat[12].ACLR
rst_n_i => r_dat[13].ACLR
rst_n_i => r_dat[14].ACLR
rst_n_i => r_dat[15].ACLR
rst_n_i => r_dat[16].ACLR
rst_n_i => r_dat[17].ACLR
rst_n_i => r_dat[18].ACLR
rst_n_i => r_dat[19].ACLR
rst_n_i => r_dat[20].ACLR
rst_n_i => r_dat[21].ACLR
rst_n_i => r_dat[22].ACLR
rst_n_i => r_dat[23].ACLR
rst_n_i => r_dat[24].ACLR
rst_n_i => r_dat[25].ACLR
rst_n_i => r_dat[26].ACLR
rst_n_i => r_dat[27].ACLR
rst_n_i => r_dat[28].ACLR
rst_n_i => r_dat[29].ACLR
rst_n_i => r_dat[30].ACLR
rst_n_i => r_dat[31].ACLR
rst_n_i => r_idx[0].PRESET
rst_n_i => r_idx[1].PRESET
rst_n_i => r_stb.ACLR
rst_n_i => r_drop.ACLR
rst_n_i => r_cyc.ACLR
rst_n_i => r_ack.ACLR
slave_i.dat[0] => r_dat.DATAB
slave_i.dat[0] => r_dat.DATAB
slave_i.dat[0] => r_dat.DATAB
slave_i.dat[0] => r_dat.DATAB
slave_i.dat[1] => r_dat.DATAB
slave_i.dat[1] => r_dat.DATAB
slave_i.dat[1] => r_dat.DATAB
slave_i.dat[1] => r_dat.DATAB
slave_i.dat[2] => r_dat.DATAB
slave_i.dat[2] => r_dat.DATAB
slave_i.dat[2] => r_dat.DATAB
slave_i.dat[2] => r_dat.DATAB
slave_i.dat[3] => r_dat.DATAB
slave_i.dat[3] => r_dat.DATAB
slave_i.dat[3] => r_dat.DATAB
slave_i.dat[3] => r_dat.DATAB
slave_i.dat[4] => r_dat.DATAB
slave_i.dat[4] => r_dat.DATAB
slave_i.dat[4] => r_dat.DATAB
slave_i.dat[4] => r_dat.DATAB
slave_i.dat[5] => r_dat.DATAB
slave_i.dat[5] => r_dat.DATAB
slave_i.dat[5] => r_dat.DATAB
slave_i.dat[5] => r_dat.DATAB
slave_i.dat[6] => r_dat.DATAB
slave_i.dat[6] => r_dat.DATAB
slave_i.dat[6] => r_dat.DATAB
slave_i.dat[6] => r_dat.DATAB
slave_i.dat[7] => r_dat.DATAA
slave_i.dat[7] => r_dat.DATAB
slave_i.dat[7] => r_dat.DATAB
slave_i.dat[7] => r_dat.DATAB
slave_i.dat[7] => r_dat.DATAB
slave_i.dat[8] => ~NO_FANOUT~
slave_i.dat[9] => ~NO_FANOUT~
slave_i.dat[10] => ~NO_FANOUT~
slave_i.dat[11] => ~NO_FANOUT~
slave_i.dat[12] => ~NO_FANOUT~
slave_i.dat[13] => ~NO_FANOUT~
slave_i.dat[14] => ~NO_FANOUT~
slave_i.dat[15] => ~NO_FANOUT~
slave_i.dat[16] => ~NO_FANOUT~
slave_i.dat[17] => ~NO_FANOUT~
slave_i.dat[18] => ~NO_FANOUT~
slave_i.dat[19] => ~NO_FANOUT~
slave_i.dat[20] => ~NO_FANOUT~
slave_i.dat[21] => ~NO_FANOUT~
slave_i.dat[22] => ~NO_FANOUT~
slave_i.dat[23] => ~NO_FANOUT~
slave_i.dat[24] => ~NO_FANOUT~
slave_i.dat[25] => ~NO_FANOUT~
slave_i.dat[26] => ~NO_FANOUT~
slave_i.dat[27] => ~NO_FANOUT~
slave_i.dat[28] => ~NO_FANOUT~
slave_i.dat[29] => ~NO_FANOUT~
slave_i.dat[30] => ~NO_FANOUT~
slave_i.dat[31] => ~NO_FANOUT~
slave_i.we => ~NO_FANOUT~
slave_i.sel[0] => ~NO_FANOUT~
slave_i.sel[1] => ~NO_FANOUT~
slave_i.sel[2] => ~NO_FANOUT~
slave_i.sel[3] => ~NO_FANOUT~
slave_i.adr[0] => ~NO_FANOUT~
slave_i.adr[1] => ~NO_FANOUT~
slave_i.adr[2] => ~NO_FANOUT~
slave_i.adr[3] => ~NO_FANOUT~
slave_i.adr[4] => ~NO_FANOUT~
slave_i.adr[5] => ~NO_FANOUT~
slave_i.adr[6] => ~NO_FANOUT~
slave_i.adr[7] => ~NO_FANOUT~
slave_i.adr[8] => ~NO_FANOUT~
slave_i.adr[9] => ~NO_FANOUT~
slave_i.adr[10] => ~NO_FANOUT~
slave_i.adr[11] => ~NO_FANOUT~
slave_i.adr[12] => ~NO_FANOUT~
slave_i.adr[13] => ~NO_FANOUT~
slave_i.adr[14] => ~NO_FANOUT~
slave_i.adr[15] => ~NO_FANOUT~
slave_i.adr[16] => ~NO_FANOUT~
slave_i.adr[17] => ~NO_FANOUT~
slave_i.adr[18] => ~NO_FANOUT~
slave_i.adr[19] => ~NO_FANOUT~
slave_i.adr[20] => ~NO_FANOUT~
slave_i.adr[21] => ~NO_FANOUT~
slave_i.adr[22] => ~NO_FANOUT~
slave_i.adr[23] => ~NO_FANOUT~
slave_i.adr[24] => ~NO_FANOUT~
slave_i.adr[25] => ~NO_FANOUT~
slave_i.adr[26] => ~NO_FANOUT~
slave_i.adr[27] => ~NO_FANOUT~
slave_i.adr[28] => ~NO_FANOUT~
slave_i.adr[29] => ~NO_FANOUT~
slave_i.adr[30] => ~NO_FANOUT~
slave_i.adr[31] => ~NO_FANOUT~
slave_i.stb => r_ack.IN0
slave_i.stb => main.IN1
slave_i.cyc => Mux0.IN10
slave_i.cyc => Mux1.IN10
slave_i.cyc => r_ack.IN1
slave_i.cyc => r_idx.OUTPUTSELECT
slave_i.cyc => r_idx.OUTPUTSELECT
slave_i.cyc => r_stb.OUTPUTSELECT
slave_i.cyc => r_dat[0].ENA
slave_i.cyc => r_dat[31].ENA
slave_i.cyc => r_dat[30].ENA
slave_i.cyc => r_dat[29].ENA
slave_i.cyc => r_dat[28].ENA
slave_i.cyc => r_dat[27].ENA
slave_i.cyc => r_dat[26].ENA
slave_i.cyc => r_dat[25].ENA
slave_i.cyc => r_dat[24].ENA
slave_i.cyc => r_dat[23].ENA
slave_i.cyc => r_dat[22].ENA
slave_i.cyc => r_dat[21].ENA
slave_i.cyc => r_dat[20].ENA
slave_i.cyc => r_dat[19].ENA
slave_i.cyc => r_dat[18].ENA
slave_i.cyc => r_dat[17].ENA
slave_i.cyc => r_dat[16].ENA
slave_i.cyc => r_dat[15].ENA
slave_i.cyc => r_dat[14].ENA
slave_i.cyc => r_dat[13].ENA
slave_i.cyc => r_dat[12].ENA
slave_i.cyc => r_dat[11].ENA
slave_i.cyc => r_dat[10].ENA
slave_i.cyc => r_dat[9].ENA
slave_i.cyc => r_dat[8].ENA
slave_i.cyc => r_dat[7].ENA
slave_i.cyc => r_dat[6].ENA
slave_i.cyc => r_dat[5].ENA
slave_i.cyc => r_dat[4].ENA
slave_i.cyc => r_dat[3].ENA
slave_i.cyc => r_dat[2].ENA
slave_i.cyc => r_dat[1].ENA
slave_o.dat[0] <= <GND>
slave_o.dat[1] <= <GND>
slave_o.dat[2] <= <GND>
slave_o.dat[3] <= <GND>
slave_o.dat[4] <= <GND>
slave_o.dat[5] <= <GND>
slave_o.dat[6] <= <GND>
slave_o.dat[7] <= <GND>
slave_o.dat[8] <= <GND>
slave_o.dat[9] <= <GND>
slave_o.dat[10] <= <GND>
slave_o.dat[11] <= <GND>
slave_o.dat[12] <= <GND>
slave_o.dat[13] <= <GND>
slave_o.dat[14] <= <GND>
slave_o.dat[15] <= <GND>
slave_o.dat[16] <= <GND>
slave_o.dat[17] <= <GND>
slave_o.dat[18] <= <GND>
slave_o.dat[19] <= <GND>
slave_o.dat[20] <= <GND>
slave_o.dat[21] <= <GND>
slave_o.dat[22] <= <GND>
slave_o.dat[23] <= <GND>
slave_o.dat[24] <= <GND>
slave_o.dat[25] <= <GND>
slave_o.dat[26] <= <GND>
slave_o.dat[27] <= <GND>
slave_o.dat[28] <= <GND>
slave_o.dat[29] <= <GND>
slave_o.dat[30] <= <GND>
slave_o.dat[31] <= <GND>
slave_o.int <= <GND>
slave_o.stall <= s_stall.DB_MAX_OUTPUT_PORT_TYPE
slave_o.rty <= <GND>
slave_o.err <= <GND>
slave_o.ack <= r_ack.DB_MAX_OUTPUT_PORT_TYPE
master_i.dat[0] => ~NO_FANOUT~
master_i.dat[1] => ~NO_FANOUT~
master_i.dat[2] => ~NO_FANOUT~
master_i.dat[3] => ~NO_FANOUT~
master_i.dat[4] => ~NO_FANOUT~
master_i.dat[5] => ~NO_FANOUT~
master_i.dat[6] => ~NO_FANOUT~
master_i.dat[7] => ~NO_FANOUT~
master_i.dat[8] => ~NO_FANOUT~
master_i.dat[9] => ~NO_FANOUT~
master_i.dat[10] => ~NO_FANOUT~
master_i.dat[11] => ~NO_FANOUT~
master_i.dat[12] => ~NO_FANOUT~
master_i.dat[13] => ~NO_FANOUT~
master_i.dat[14] => ~NO_FANOUT~
master_i.dat[15] => ~NO_FANOUT~
master_i.dat[16] => ~NO_FANOUT~
master_i.dat[17] => ~NO_FANOUT~
master_i.dat[18] => ~NO_FANOUT~
master_i.dat[19] => ~NO_FANOUT~
master_i.dat[20] => ~NO_FANOUT~
master_i.dat[21] => ~NO_FANOUT~
master_i.dat[22] => ~NO_FANOUT~
master_i.dat[23] => ~NO_FANOUT~
master_i.dat[24] => ~NO_FANOUT~
master_i.dat[25] => ~NO_FANOUT~
master_i.dat[26] => ~NO_FANOUT~
master_i.dat[27] => ~NO_FANOUT~
master_i.dat[28] => ~NO_FANOUT~
master_i.dat[29] => ~NO_FANOUT~
master_i.dat[30] => ~NO_FANOUT~
master_i.dat[31] => ~NO_FANOUT~
master_i.int => ~NO_FANOUT~
master_i.stall => s_stall.IN1
master_i.stall => main.IN1
master_i.rty => ~NO_FANOUT~
master_i.err => ~NO_FANOUT~
master_i.ack => ~NO_FANOUT~
master_o.dat[0] <= r_dat[0].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[1] <= r_dat[1].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[2] <= r_dat[2].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[3] <= r_dat[3].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[4] <= r_dat[4].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[5] <= r_dat[5].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[6] <= r_dat[6].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[7] <= r_dat[7].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[8] <= r_dat[8].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[9] <= r_dat[9].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[10] <= r_dat[10].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[11] <= r_dat[11].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[12] <= r_dat[12].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[13] <= r_dat[13].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[14] <= r_dat[14].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[15] <= r_dat[15].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[16] <= r_dat[16].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[17] <= r_dat[17].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[18] <= r_dat[18].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[19] <= r_dat[19].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[20] <= r_dat[20].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[21] <= r_dat[21].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[22] <= r_dat[22].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[23] <= r_dat[23].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[24] <= r_dat[24].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[25] <= r_dat[25].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[26] <= r_dat[26].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[27] <= r_dat[27].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[28] <= r_dat[28].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[29] <= r_dat[29].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[30] <= r_dat[30].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[31] <= r_dat[31].DB_MAX_OUTPUT_PORT_TYPE
master_o.we <= <VCC>
master_o.sel[0] <= <VCC>
master_o.sel[1] <= <VCC>
master_o.sel[2] <= <VCC>
master_o.sel[3] <= <VCC>
master_o.adr[0] <= <GND>
master_o.adr[1] <= <GND>
master_o.adr[2] <= <GND>
master_o.adr[3] <= <GND>
master_o.adr[4] <= <GND>
master_o.adr[5] <= <GND>
master_o.adr[6] <= <GND>
master_o.adr[7] <= <GND>
master_o.adr[8] <= <GND>
master_o.adr[9] <= <GND>
master_o.adr[10] <= <GND>
master_o.adr[11] <= <GND>
master_o.adr[12] <= <GND>
master_o.adr[13] <= <GND>
master_o.adr[14] <= <GND>
master_o.adr[15] <= <GND>
master_o.adr[16] <= <GND>
master_o.adr[17] <= <GND>
master_o.adr[18] <= <GND>
master_o.adr[19] <= <GND>
master_o.adr[20] <= <GND>
master_o.adr[21] <= <GND>
master_o.adr[22] <= <GND>
master_o.adr[23] <= <GND>
master_o.adr[24] <= <GND>
master_o.adr[25] <= <GND>
master_o.adr[26] <= <GND>
master_o.adr[27] <= <GND>
master_o.adr[28] <= <GND>
master_o.adr[29] <= <GND>
master_o.adr[30] <= <GND>
master_o.adr[31] <= <GND>
master_o.stb <= r_stb.DB_MAX_OUTPUT_PORT_TYPE
master_o.cyc <= r_cyc.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX
clk_i => r_dat[0].CLK
clk_i => r_dat[1].CLK
clk_i => r_dat[2].CLK
clk_i => r_dat[3].CLK
clk_i => r_dat[4].CLK
clk_i => r_dat[5].CLK
clk_i => r_dat[6].CLK
clk_i => r_dat[7].CLK
clk_i => r_idx[0].CLK
clk_i => r_idx[1].CLK
clk_i => r_last.CLK
clk_i => r_stb.CLK
clk_i => r_drop.CLK
clk_i => r_cyc.CLK
clk_i => r_ack.CLK
rst_n_i => r_dat[0].ACLR
rst_n_i => r_dat[1].ACLR
rst_n_i => r_dat[2].ACLR
rst_n_i => r_dat[3].ACLR
rst_n_i => r_dat[4].ACLR
rst_n_i => r_dat[5].ACLR
rst_n_i => r_dat[6].ACLR
rst_n_i => r_dat[7].ACLR
rst_n_i => r_idx[0].PRESET
rst_n_i => r_idx[1].PRESET
rst_n_i => r_last.ACLR
rst_n_i => r_stb.ACLR
rst_n_i => r_drop.ACLR
rst_n_i => r_cyc.ACLR
rst_n_i => r_ack.ACLR
slave_i.dat[0] => Mux9.IN36
slave_i.dat[1] => Mux8.IN36
slave_i.dat[2] => Mux7.IN36
slave_i.dat[3] => Mux6.IN36
slave_i.dat[4] => Mux5.IN36
slave_i.dat[5] => Mux4.IN36
slave_i.dat[6] => Mux3.IN36
slave_i.dat[7] => Mux2.IN36
slave_i.dat[8] => Mux9.IN28
slave_i.dat[9] => Mux8.IN28
slave_i.dat[10] => Mux7.IN28
slave_i.dat[11] => Mux6.IN28
slave_i.dat[12] => Mux5.IN28
slave_i.dat[13] => Mux4.IN28
slave_i.dat[14] => Mux3.IN28
slave_i.dat[15] => Mux2.IN28
slave_i.dat[16] => Mux9.IN20
slave_i.dat[17] => Mux8.IN20
slave_i.dat[18] => Mux7.IN20
slave_i.dat[19] => Mux6.IN20
slave_i.dat[20] => Mux5.IN20
slave_i.dat[21] => Mux4.IN20
slave_i.dat[22] => Mux3.IN20
slave_i.dat[23] => Mux2.IN20
slave_i.dat[24] => Mux9.IN12
slave_i.dat[25] => Mux8.IN12
slave_i.dat[26] => Mux7.IN12
slave_i.dat[27] => Mux6.IN12
slave_i.dat[28] => Mux5.IN12
slave_i.dat[29] => Mux4.IN12
slave_i.dat[30] => Mux3.IN12
slave_i.dat[31] => Mux2.IN12
slave_i.we => ~NO_FANOUT~
slave_i.sel[0] => ~NO_FANOUT~
slave_i.sel[1] => ~NO_FANOUT~
slave_i.sel[2] => ~NO_FANOUT~
slave_i.sel[3] => ~NO_FANOUT~
slave_i.adr[0] => ~NO_FANOUT~
slave_i.adr[1] => ~NO_FANOUT~
slave_i.adr[2] => ~NO_FANOUT~
slave_i.adr[3] => ~NO_FANOUT~
slave_i.adr[4] => ~NO_FANOUT~
slave_i.adr[5] => ~NO_FANOUT~
slave_i.adr[6] => ~NO_FANOUT~
slave_i.adr[7] => ~NO_FANOUT~
slave_i.adr[8] => ~NO_FANOUT~
slave_i.adr[9] => ~NO_FANOUT~
slave_i.adr[10] => ~NO_FANOUT~
slave_i.adr[11] => ~NO_FANOUT~
slave_i.adr[12] => ~NO_FANOUT~
slave_i.adr[13] => ~NO_FANOUT~
slave_i.adr[14] => ~NO_FANOUT~
slave_i.adr[15] => ~NO_FANOUT~
slave_i.adr[16] => ~NO_FANOUT~
slave_i.adr[17] => ~NO_FANOUT~
slave_i.adr[18] => ~NO_FANOUT~
slave_i.adr[19] => ~NO_FANOUT~
slave_i.adr[20] => ~NO_FANOUT~
slave_i.adr[21] => ~NO_FANOUT~
slave_i.adr[22] => ~NO_FANOUT~
slave_i.adr[23] => ~NO_FANOUT~
slave_i.adr[24] => ~NO_FANOUT~
slave_i.adr[25] => ~NO_FANOUT~
slave_i.adr[26] => ~NO_FANOUT~
slave_i.adr[27] => ~NO_FANOUT~
slave_i.adr[28] => ~NO_FANOUT~
slave_i.adr[29] => ~NO_FANOUT~
slave_i.adr[30] => ~NO_FANOUT~
slave_i.adr[31] => ~NO_FANOUT~
slave_i.stb => r_ack.IN0
slave_i.cyc => Mux0.IN10
slave_i.cyc => Mux1.IN10
slave_i.cyc => r_ack.IN1
slave_o.dat[0] <= <GND>
slave_o.dat[1] <= <GND>
slave_o.dat[2] <= <GND>
slave_o.dat[3] <= <GND>
slave_o.dat[4] <= <GND>
slave_o.dat[5] <= <GND>
slave_o.dat[6] <= <GND>
slave_o.dat[7] <= <GND>
slave_o.dat[8] <= <GND>
slave_o.dat[9] <= <GND>
slave_o.dat[10] <= <GND>
slave_o.dat[11] <= <GND>
slave_o.dat[12] <= <GND>
slave_o.dat[13] <= <GND>
slave_o.dat[14] <= <GND>
slave_o.dat[15] <= <GND>
slave_o.dat[16] <= <GND>
slave_o.dat[17] <= <GND>
slave_o.dat[18] <= <GND>
slave_o.dat[19] <= <GND>
slave_o.dat[20] <= <GND>
slave_o.dat[21] <= <GND>
slave_o.dat[22] <= <GND>
slave_o.dat[23] <= <GND>
slave_o.dat[24] <= <GND>
slave_o.dat[25] <= <GND>
slave_o.dat[26] <= <GND>
slave_o.dat[27] <= <GND>
slave_o.dat[28] <= <GND>
slave_o.dat[29] <= <GND>
slave_o.dat[30] <= <GND>
slave_o.dat[31] <= <GND>
slave_o.int <= <GND>
slave_o.stall <= s_stall.DB_MAX_OUTPUT_PORT_TYPE
slave_o.rty <= <GND>
slave_o.err <= <GND>
slave_o.ack <= r_ack.DB_MAX_OUTPUT_PORT_TYPE
master_i.dat[0] => ~NO_FANOUT~
master_i.dat[1] => ~NO_FANOUT~
master_i.dat[2] => ~NO_FANOUT~
master_i.dat[3] => ~NO_FANOUT~
master_i.dat[4] => ~NO_FANOUT~
master_i.dat[5] => ~NO_FANOUT~
master_i.dat[6] => ~NO_FANOUT~
master_i.dat[7] => ~NO_FANOUT~
master_i.dat[8] => ~NO_FANOUT~
master_i.dat[9] => ~NO_FANOUT~
master_i.dat[10] => ~NO_FANOUT~
master_i.dat[11] => ~NO_FANOUT~
master_i.dat[12] => ~NO_FANOUT~
master_i.dat[13] => ~NO_FANOUT~
master_i.dat[14] => ~NO_FANOUT~
master_i.dat[15] => ~NO_FANOUT~
master_i.dat[16] => ~NO_FANOUT~
master_i.dat[17] => ~NO_FANOUT~
master_i.dat[18] => ~NO_FANOUT~
master_i.dat[19] => ~NO_FANOUT~
master_i.dat[20] => ~NO_FANOUT~
master_i.dat[21] => ~NO_FANOUT~
master_i.dat[22] => ~NO_FANOUT~
master_i.dat[23] => ~NO_FANOUT~
master_i.dat[24] => ~NO_FANOUT~
master_i.dat[25] => ~NO_FANOUT~
master_i.dat[26] => ~NO_FANOUT~
master_i.dat[27] => ~NO_FANOUT~
master_i.dat[28] => ~NO_FANOUT~
master_i.dat[29] => ~NO_FANOUT~
master_i.dat[30] => ~NO_FANOUT~
master_i.dat[31] => ~NO_FANOUT~
master_i.int => ~NO_FANOUT~
master_i.stall => s_stall.IN1
master_i.stall => main.IN1
master_i.rty => ~NO_FANOUT~
master_i.err => ~NO_FANOUT~
master_i.ack => ~NO_FANOUT~
master_o.dat[0] <= r_dat[0].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[1] <= r_dat[1].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[2] <= r_dat[2].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[3] <= r_dat[3].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[4] <= r_dat[4].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[5] <= r_dat[5].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[6] <= r_dat[6].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[7] <= r_dat[7].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[8] <= <GND>
master_o.dat[9] <= <GND>
master_o.dat[10] <= <GND>
master_o.dat[11] <= <GND>
master_o.dat[12] <= <GND>
master_o.dat[13] <= <GND>
master_o.dat[14] <= <GND>
master_o.dat[15] <= <GND>
master_o.dat[16] <= <GND>
master_o.dat[17] <= <GND>
master_o.dat[18] <= <GND>
master_o.dat[19] <= <GND>
master_o.dat[20] <= <GND>
master_o.dat[21] <= <GND>
master_o.dat[22] <= <GND>
master_o.dat[23] <= <GND>
master_o.dat[24] <= <GND>
master_o.dat[25] <= <GND>
master_o.dat[26] <= <GND>
master_o.dat[27] <= <GND>
master_o.dat[28] <= <GND>
master_o.dat[29] <= <GND>
master_o.dat[30] <= <GND>
master_o.dat[31] <= <GND>
master_o.we <= <VCC>
master_o.sel[0] <= <VCC>
master_o.sel[1] <= <GND>
master_o.sel[2] <= <GND>
master_o.sel[3] <= <GND>
master_o.adr[0] <= <GND>
master_o.adr[1] <= <GND>
master_o.adr[2] <= <GND>
master_o.adr[3] <= <GND>
master_o.adr[4] <= <GND>
master_o.adr[5] <= <GND>
master_o.adr[6] <= <GND>
master_o.adr[7] <= <GND>
master_o.adr[8] <= <GND>
master_o.adr[9] <= <GND>
master_o.adr[10] <= <GND>
master_o.adr[11] <= <GND>
master_o.adr[12] <= <GND>
master_o.adr[13] <= <GND>
master_o.adr[14] <= <GND>
master_o.adr[15] <= <GND>
master_o.adr[16] <= <GND>
master_o.adr[17] <= <GND>
master_o.adr[18] <= <GND>
master_o.adr[19] <= <GND>
master_o.adr[20] <= <GND>
master_o.adr[21] <= <GND>
master_o.adr[22] <= <GND>
master_o.adr[23] <= <GND>
master_o.adr[24] <= <GND>
master_o.adr[25] <= <GND>
master_o.adr[26] <= <GND>
master_o.adr[27] <= <GND>
master_o.adr[28] <= <GND>
master_o.adr[29] <= <GND>
master_o.adr[30] <= <GND>
master_o.adr[31] <= <GND>
master_o.stb <= r_stb.DB_MAX_OUTPUT_PORT_TYPE
master_o.cyc <= r_cyc.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB
clk_i => eb_slave_fsm:fsm.clk_i
clk_i => eb_tx_mux:mux.clk_i
clk_i => eb_tag_fifo:tag.clk_i
clk_i => eb_pass_fifo:pass.clk_i
clk_i => eb_cfg_fifo:cfg.clk_i
clk_i => eb_wbm_fifo:wbm.clk_i
nRst_i => eb_slave_fsm:fsm.rstn_i
nRst_i => eb_tx_mux:mux.rstn_i
nRst_i => eb_tag_fifo:tag.rstn_i
nRst_i => eb_pass_fifo:pass.rstn_i
nRst_i => eb_cfg_fifo:cfg.rstn_i
nRst_i => eb_wbm_fifo:wbm.rstn_i
EB_RX_i.dat[0] => eb_slave_fsm:fsm.rx_dat_i[0]
EB_RX_i.dat[1] => eb_slave_fsm:fsm.rx_dat_i[1]
EB_RX_i.dat[2] => eb_slave_fsm:fsm.rx_dat_i[2]
EB_RX_i.dat[3] => eb_slave_fsm:fsm.rx_dat_i[3]
EB_RX_i.dat[4] => eb_slave_fsm:fsm.rx_dat_i[4]
EB_RX_i.dat[5] => eb_slave_fsm:fsm.rx_dat_i[5]
EB_RX_i.dat[6] => eb_slave_fsm:fsm.rx_dat_i[6]
EB_RX_i.dat[7] => eb_slave_fsm:fsm.rx_dat_i[7]
EB_RX_i.dat[8] => eb_slave_fsm:fsm.rx_dat_i[8]
EB_RX_i.dat[9] => eb_slave_fsm:fsm.rx_dat_i[9]
EB_RX_i.dat[10] => eb_slave_fsm:fsm.rx_dat_i[10]
EB_RX_i.dat[11] => eb_slave_fsm:fsm.rx_dat_i[11]
EB_RX_i.dat[12] => eb_slave_fsm:fsm.rx_dat_i[12]
EB_RX_i.dat[13] => eb_slave_fsm:fsm.rx_dat_i[13]
EB_RX_i.dat[14] => eb_slave_fsm:fsm.rx_dat_i[14]
EB_RX_i.dat[15] => eb_slave_fsm:fsm.rx_dat_i[15]
EB_RX_i.dat[16] => eb_slave_fsm:fsm.rx_dat_i[16]
EB_RX_i.dat[17] => eb_slave_fsm:fsm.rx_dat_i[17]
EB_RX_i.dat[18] => eb_slave_fsm:fsm.rx_dat_i[18]
EB_RX_i.dat[19] => eb_slave_fsm:fsm.rx_dat_i[19]
EB_RX_i.dat[20] => eb_slave_fsm:fsm.rx_dat_i[20]
EB_RX_i.dat[21] => eb_slave_fsm:fsm.rx_dat_i[21]
EB_RX_i.dat[22] => eb_slave_fsm:fsm.rx_dat_i[22]
EB_RX_i.dat[23] => eb_slave_fsm:fsm.rx_dat_i[23]
EB_RX_i.dat[24] => eb_slave_fsm:fsm.rx_dat_i[24]
EB_RX_i.dat[25] => eb_slave_fsm:fsm.rx_dat_i[25]
EB_RX_i.dat[26] => eb_slave_fsm:fsm.rx_dat_i[26]
EB_RX_i.dat[27] => eb_slave_fsm:fsm.rx_dat_i[27]
EB_RX_i.dat[28] => eb_slave_fsm:fsm.rx_dat_i[28]
EB_RX_i.dat[29] => eb_slave_fsm:fsm.rx_dat_i[29]
EB_RX_i.dat[30] => eb_slave_fsm:fsm.rx_dat_i[30]
EB_RX_i.dat[31] => eb_slave_fsm:fsm.rx_dat_i[31]
EB_RX_i.we => ~NO_FANOUT~
EB_RX_i.sel[0] => ~NO_FANOUT~
EB_RX_i.sel[1] => ~NO_FANOUT~
EB_RX_i.sel[2] => ~NO_FANOUT~
EB_RX_i.sel[3] => ~NO_FANOUT~
EB_RX_i.adr[0] => ~NO_FANOUT~
EB_RX_i.adr[1] => ~NO_FANOUT~
EB_RX_i.adr[2] => ~NO_FANOUT~
EB_RX_i.adr[3] => ~NO_FANOUT~
EB_RX_i.adr[4] => ~NO_FANOUT~
EB_RX_i.adr[5] => ~NO_FANOUT~
EB_RX_i.adr[6] => ~NO_FANOUT~
EB_RX_i.adr[7] => ~NO_FANOUT~
EB_RX_i.adr[8] => ~NO_FANOUT~
EB_RX_i.adr[9] => ~NO_FANOUT~
EB_RX_i.adr[10] => ~NO_FANOUT~
EB_RX_i.adr[11] => ~NO_FANOUT~
EB_RX_i.adr[12] => ~NO_FANOUT~
EB_RX_i.adr[13] => ~NO_FANOUT~
EB_RX_i.adr[14] => ~NO_FANOUT~
EB_RX_i.adr[15] => ~NO_FANOUT~
EB_RX_i.adr[16] => ~NO_FANOUT~
EB_RX_i.adr[17] => ~NO_FANOUT~
EB_RX_i.adr[18] => ~NO_FANOUT~
EB_RX_i.adr[19] => ~NO_FANOUT~
EB_RX_i.adr[20] => ~NO_FANOUT~
EB_RX_i.adr[21] => ~NO_FANOUT~
EB_RX_i.adr[22] => ~NO_FANOUT~
EB_RX_i.adr[23] => ~NO_FANOUT~
EB_RX_i.adr[24] => ~NO_FANOUT~
EB_RX_i.adr[25] => ~NO_FANOUT~
EB_RX_i.adr[26] => ~NO_FANOUT~
EB_RX_i.adr[27] => ~NO_FANOUT~
EB_RX_i.adr[28] => ~NO_FANOUT~
EB_RX_i.adr[29] => ~NO_FANOUT~
EB_RX_i.adr[30] => ~NO_FANOUT~
EB_RX_i.adr[31] => ~NO_FANOUT~
EB_RX_i.stb => ack.IN0
EB_RX_i.stb => eb_slave_fsm:fsm.rx_stb_i
EB_RX_i.cyc => ack.IN1
EB_RX_i.cyc => eb_slave_fsm:fsm.rx_cyc_i
EB_RX_o.dat[0] <= <GND>
EB_RX_o.dat[1] <= <GND>
EB_RX_o.dat[2] <= <GND>
EB_RX_o.dat[3] <= <GND>
EB_RX_o.dat[4] <= <GND>
EB_RX_o.dat[5] <= <GND>
EB_RX_o.dat[6] <= <GND>
EB_RX_o.dat[7] <= <GND>
EB_RX_o.dat[8] <= <GND>
EB_RX_o.dat[9] <= <GND>
EB_RX_o.dat[10] <= <GND>
EB_RX_o.dat[11] <= <GND>
EB_RX_o.dat[12] <= <GND>
EB_RX_o.dat[13] <= <GND>
EB_RX_o.dat[14] <= <GND>
EB_RX_o.dat[15] <= <GND>
EB_RX_o.dat[16] <= <GND>
EB_RX_o.dat[17] <= <GND>
EB_RX_o.dat[18] <= <GND>
EB_RX_o.dat[19] <= <GND>
EB_RX_o.dat[20] <= <GND>
EB_RX_o.dat[21] <= <GND>
EB_RX_o.dat[22] <= <GND>
EB_RX_o.dat[23] <= <GND>
EB_RX_o.dat[24] <= <GND>
EB_RX_o.dat[25] <= <GND>
EB_RX_o.dat[26] <= <GND>
EB_RX_o.dat[27] <= <GND>
EB_RX_o.dat[28] <= <GND>
EB_RX_o.dat[29] <= <GND>
EB_RX_o.dat[30] <= <GND>
EB_RX_o.dat[31] <= <GND>
EB_RX_o.int <= <GND>
EB_RX_o.stall <= eb_slave_fsm:fsm.rx_stall_o
EB_RX_o.rty <= <GND>
EB_RX_o.err <= <GND>
EB_RX_o.ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
EB_TX_i.dat[0] => ~NO_FANOUT~
EB_TX_i.dat[1] => ~NO_FANOUT~
EB_TX_i.dat[2] => ~NO_FANOUT~
EB_TX_i.dat[3] => ~NO_FANOUT~
EB_TX_i.dat[4] => ~NO_FANOUT~
EB_TX_i.dat[5] => ~NO_FANOUT~
EB_TX_i.dat[6] => ~NO_FANOUT~
EB_TX_i.dat[7] => ~NO_FANOUT~
EB_TX_i.dat[8] => ~NO_FANOUT~
EB_TX_i.dat[9] => ~NO_FANOUT~
EB_TX_i.dat[10] => ~NO_FANOUT~
EB_TX_i.dat[11] => ~NO_FANOUT~
EB_TX_i.dat[12] => ~NO_FANOUT~
EB_TX_i.dat[13] => ~NO_FANOUT~
EB_TX_i.dat[14] => ~NO_FANOUT~
EB_TX_i.dat[15] => ~NO_FANOUT~
EB_TX_i.dat[16] => ~NO_FANOUT~
EB_TX_i.dat[17] => ~NO_FANOUT~
EB_TX_i.dat[18] => ~NO_FANOUT~
EB_TX_i.dat[19] => ~NO_FANOUT~
EB_TX_i.dat[20] => ~NO_FANOUT~
EB_TX_i.dat[21] => ~NO_FANOUT~
EB_TX_i.dat[22] => ~NO_FANOUT~
EB_TX_i.dat[23] => ~NO_FANOUT~
EB_TX_i.dat[24] => ~NO_FANOUT~
EB_TX_i.dat[25] => ~NO_FANOUT~
EB_TX_i.dat[26] => ~NO_FANOUT~
EB_TX_i.dat[27] => ~NO_FANOUT~
EB_TX_i.dat[28] => ~NO_FANOUT~
EB_TX_i.dat[29] => ~NO_FANOUT~
EB_TX_i.dat[30] => ~NO_FANOUT~
EB_TX_i.dat[31] => ~NO_FANOUT~
EB_TX_i.int => ~NO_FANOUT~
EB_TX_i.stall => eb_tx_mux:mux.tx_stall_i
EB_TX_i.rty => ~NO_FANOUT~
EB_TX_i.err => ~NO_FANOUT~
EB_TX_i.ack => ~NO_FANOUT~
EB_TX_o.dat[0] <= eb_tx_mux:mux.tx_dat_o[0]
EB_TX_o.dat[1] <= eb_tx_mux:mux.tx_dat_o[1]
EB_TX_o.dat[2] <= eb_tx_mux:mux.tx_dat_o[2]
EB_TX_o.dat[3] <= eb_tx_mux:mux.tx_dat_o[3]
EB_TX_o.dat[4] <= eb_tx_mux:mux.tx_dat_o[4]
EB_TX_o.dat[5] <= eb_tx_mux:mux.tx_dat_o[5]
EB_TX_o.dat[6] <= eb_tx_mux:mux.tx_dat_o[6]
EB_TX_o.dat[7] <= eb_tx_mux:mux.tx_dat_o[7]
EB_TX_o.dat[8] <= eb_tx_mux:mux.tx_dat_o[8]
EB_TX_o.dat[9] <= eb_tx_mux:mux.tx_dat_o[9]
EB_TX_o.dat[10] <= eb_tx_mux:mux.tx_dat_o[10]
EB_TX_o.dat[11] <= eb_tx_mux:mux.tx_dat_o[11]
EB_TX_o.dat[12] <= eb_tx_mux:mux.tx_dat_o[12]
EB_TX_o.dat[13] <= eb_tx_mux:mux.tx_dat_o[13]
EB_TX_o.dat[14] <= eb_tx_mux:mux.tx_dat_o[14]
EB_TX_o.dat[15] <= eb_tx_mux:mux.tx_dat_o[15]
EB_TX_o.dat[16] <= eb_tx_mux:mux.tx_dat_o[16]
EB_TX_o.dat[17] <= eb_tx_mux:mux.tx_dat_o[17]
EB_TX_o.dat[18] <= eb_tx_mux:mux.tx_dat_o[18]
EB_TX_o.dat[19] <= eb_tx_mux:mux.tx_dat_o[19]
EB_TX_o.dat[20] <= eb_tx_mux:mux.tx_dat_o[20]
EB_TX_o.dat[21] <= eb_tx_mux:mux.tx_dat_o[21]
EB_TX_o.dat[22] <= eb_tx_mux:mux.tx_dat_o[22]
EB_TX_o.dat[23] <= eb_tx_mux:mux.tx_dat_o[23]
EB_TX_o.dat[24] <= eb_tx_mux:mux.tx_dat_o[24]
EB_TX_o.dat[25] <= eb_tx_mux:mux.tx_dat_o[25]
EB_TX_o.dat[26] <= eb_tx_mux:mux.tx_dat_o[26]
EB_TX_o.dat[27] <= eb_tx_mux:mux.tx_dat_o[27]
EB_TX_o.dat[28] <= eb_tx_mux:mux.tx_dat_o[28]
EB_TX_o.dat[29] <= eb_tx_mux:mux.tx_dat_o[29]
EB_TX_o.dat[30] <= eb_tx_mux:mux.tx_dat_o[30]
EB_TX_o.dat[31] <= eb_tx_mux:mux.tx_dat_o[31]
EB_TX_o.we <= <VCC>
EB_TX_o.sel[0] <= <VCC>
EB_TX_o.sel[1] <= <VCC>
EB_TX_o.sel[2] <= <VCC>
EB_TX_o.sel[3] <= <VCC>
EB_TX_o.adr[0] <= <GND>
EB_TX_o.adr[1] <= <GND>
EB_TX_o.adr[2] <= <GND>
EB_TX_o.adr[3] <= <GND>
EB_TX_o.adr[4] <= <GND>
EB_TX_o.adr[5] <= <GND>
EB_TX_o.adr[6] <= <GND>
EB_TX_o.adr[7] <= <GND>
EB_TX_o.adr[8] <= <GND>
EB_TX_o.adr[9] <= <GND>
EB_TX_o.adr[10] <= <GND>
EB_TX_o.adr[11] <= <GND>
EB_TX_o.adr[12] <= <GND>
EB_TX_o.adr[13] <= <GND>
EB_TX_o.adr[14] <= <GND>
EB_TX_o.adr[15] <= <GND>
EB_TX_o.adr[16] <= <GND>
EB_TX_o.adr[17] <= <GND>
EB_TX_o.adr[18] <= <GND>
EB_TX_o.adr[19] <= <GND>
EB_TX_o.adr[20] <= <GND>
EB_TX_o.adr[21] <= <GND>
EB_TX_o.adr[22] <= <GND>
EB_TX_o.adr[23] <= <GND>
EB_TX_o.adr[24] <= <GND>
EB_TX_o.adr[25] <= <GND>
EB_TX_o.adr[26] <= <GND>
EB_TX_o.adr[27] <= <GND>
EB_TX_o.adr[28] <= <GND>
EB_TX_o.adr[29] <= <GND>
EB_TX_o.adr[30] <= <GND>
EB_TX_o.adr[31] <= <GND>
EB_TX_o.stb <= eb_tx_mux:mux.tx_stb_o
EB_TX_o.cyc <= eb_tx_mux:mux.tx_cyc_o
skip_stb_o <= eb_tx_mux:mux.skip_stb_o
skip_stall_i => eb_tx_mux:mux.skip_stall_i
WB_config_i.dat[0] => eb_cfg_fifo:cfg.cfg_i.dat[0]
WB_config_i.dat[1] => eb_cfg_fifo:cfg.cfg_i.dat[1]
WB_config_i.dat[2] => eb_cfg_fifo:cfg.cfg_i.dat[2]
WB_config_i.dat[3] => eb_cfg_fifo:cfg.cfg_i.dat[3]
WB_config_i.dat[4] => eb_cfg_fifo:cfg.cfg_i.dat[4]
WB_config_i.dat[5] => eb_cfg_fifo:cfg.cfg_i.dat[5]
WB_config_i.dat[6] => eb_cfg_fifo:cfg.cfg_i.dat[6]
WB_config_i.dat[7] => eb_cfg_fifo:cfg.cfg_i.dat[7]
WB_config_i.dat[8] => eb_cfg_fifo:cfg.cfg_i.dat[8]
WB_config_i.dat[9] => eb_cfg_fifo:cfg.cfg_i.dat[9]
WB_config_i.dat[10] => eb_cfg_fifo:cfg.cfg_i.dat[10]
WB_config_i.dat[11] => eb_cfg_fifo:cfg.cfg_i.dat[11]
WB_config_i.dat[12] => eb_cfg_fifo:cfg.cfg_i.dat[12]
WB_config_i.dat[13] => eb_cfg_fifo:cfg.cfg_i.dat[13]
WB_config_i.dat[14] => eb_cfg_fifo:cfg.cfg_i.dat[14]
WB_config_i.dat[15] => eb_cfg_fifo:cfg.cfg_i.dat[15]
WB_config_i.dat[16] => eb_cfg_fifo:cfg.cfg_i.dat[16]
WB_config_i.dat[17] => eb_cfg_fifo:cfg.cfg_i.dat[17]
WB_config_i.dat[18] => eb_cfg_fifo:cfg.cfg_i.dat[18]
WB_config_i.dat[19] => eb_cfg_fifo:cfg.cfg_i.dat[19]
WB_config_i.dat[20] => eb_cfg_fifo:cfg.cfg_i.dat[20]
WB_config_i.dat[21] => eb_cfg_fifo:cfg.cfg_i.dat[21]
WB_config_i.dat[22] => eb_cfg_fifo:cfg.cfg_i.dat[22]
WB_config_i.dat[23] => eb_cfg_fifo:cfg.cfg_i.dat[23]
WB_config_i.dat[24] => eb_cfg_fifo:cfg.cfg_i.dat[24]
WB_config_i.dat[25] => eb_cfg_fifo:cfg.cfg_i.dat[25]
WB_config_i.dat[26] => eb_cfg_fifo:cfg.cfg_i.dat[26]
WB_config_i.dat[27] => eb_cfg_fifo:cfg.cfg_i.dat[27]
WB_config_i.dat[28] => eb_cfg_fifo:cfg.cfg_i.dat[28]
WB_config_i.dat[29] => eb_cfg_fifo:cfg.cfg_i.dat[29]
WB_config_i.dat[30] => eb_cfg_fifo:cfg.cfg_i.dat[30]
WB_config_i.dat[31] => eb_cfg_fifo:cfg.cfg_i.dat[31]
WB_config_i.we => eb_cfg_fifo:cfg.cfg_i.we
WB_config_i.sel[0] => eb_cfg_fifo:cfg.cfg_i.sel[0]
WB_config_i.sel[1] => eb_cfg_fifo:cfg.cfg_i.sel[1]
WB_config_i.sel[2] => eb_cfg_fifo:cfg.cfg_i.sel[2]
WB_config_i.sel[3] => eb_cfg_fifo:cfg.cfg_i.sel[3]
WB_config_i.adr[0] => eb_cfg_fifo:cfg.cfg_i.adr[0]
WB_config_i.adr[1] => eb_cfg_fifo:cfg.cfg_i.adr[1]
WB_config_i.adr[2] => eb_cfg_fifo:cfg.cfg_i.adr[2]
WB_config_i.adr[3] => eb_cfg_fifo:cfg.cfg_i.adr[3]
WB_config_i.adr[4] => eb_cfg_fifo:cfg.cfg_i.adr[4]
WB_config_i.adr[5] => eb_cfg_fifo:cfg.cfg_i.adr[5]
WB_config_i.adr[6] => eb_cfg_fifo:cfg.cfg_i.adr[6]
WB_config_i.adr[7] => eb_cfg_fifo:cfg.cfg_i.adr[7]
WB_config_i.adr[8] => eb_cfg_fifo:cfg.cfg_i.adr[8]
WB_config_i.adr[9] => eb_cfg_fifo:cfg.cfg_i.adr[9]
WB_config_i.adr[10] => eb_cfg_fifo:cfg.cfg_i.adr[10]
WB_config_i.adr[11] => eb_cfg_fifo:cfg.cfg_i.adr[11]
WB_config_i.adr[12] => eb_cfg_fifo:cfg.cfg_i.adr[12]
WB_config_i.adr[13] => eb_cfg_fifo:cfg.cfg_i.adr[13]
WB_config_i.adr[14] => eb_cfg_fifo:cfg.cfg_i.adr[14]
WB_config_i.adr[15] => eb_cfg_fifo:cfg.cfg_i.adr[15]
WB_config_i.adr[16] => eb_cfg_fifo:cfg.cfg_i.adr[16]
WB_config_i.adr[17] => eb_cfg_fifo:cfg.cfg_i.adr[17]
WB_config_i.adr[18] => eb_cfg_fifo:cfg.cfg_i.adr[18]
WB_config_i.adr[19] => eb_cfg_fifo:cfg.cfg_i.adr[19]
WB_config_i.adr[20] => eb_cfg_fifo:cfg.cfg_i.adr[20]
WB_config_i.adr[21] => eb_cfg_fifo:cfg.cfg_i.adr[21]
WB_config_i.adr[22] => eb_cfg_fifo:cfg.cfg_i.adr[22]
WB_config_i.adr[23] => eb_cfg_fifo:cfg.cfg_i.adr[23]
WB_config_i.adr[24] => eb_cfg_fifo:cfg.cfg_i.adr[24]
WB_config_i.adr[25] => eb_cfg_fifo:cfg.cfg_i.adr[25]
WB_config_i.adr[26] => eb_cfg_fifo:cfg.cfg_i.adr[26]
WB_config_i.adr[27] => eb_cfg_fifo:cfg.cfg_i.adr[27]
WB_config_i.adr[28] => eb_cfg_fifo:cfg.cfg_i.adr[28]
WB_config_i.adr[29] => eb_cfg_fifo:cfg.cfg_i.adr[29]
WB_config_i.adr[30] => eb_cfg_fifo:cfg.cfg_i.adr[30]
WB_config_i.adr[31] => eb_cfg_fifo:cfg.cfg_i.adr[31]
WB_config_i.stb => eb_cfg_fifo:cfg.cfg_i.stb
WB_config_i.cyc => eb_cfg_fifo:cfg.cfg_i.cyc
WB_config_o.dat[0] <= eb_cfg_fifo:cfg.cfg_o.dat[0]
WB_config_o.dat[1] <= eb_cfg_fifo:cfg.cfg_o.dat[1]
WB_config_o.dat[2] <= eb_cfg_fifo:cfg.cfg_o.dat[2]
WB_config_o.dat[3] <= eb_cfg_fifo:cfg.cfg_o.dat[3]
WB_config_o.dat[4] <= eb_cfg_fifo:cfg.cfg_o.dat[4]
WB_config_o.dat[5] <= eb_cfg_fifo:cfg.cfg_o.dat[5]
WB_config_o.dat[6] <= eb_cfg_fifo:cfg.cfg_o.dat[6]
WB_config_o.dat[7] <= eb_cfg_fifo:cfg.cfg_o.dat[7]
WB_config_o.dat[8] <= eb_cfg_fifo:cfg.cfg_o.dat[8]
WB_config_o.dat[9] <= eb_cfg_fifo:cfg.cfg_o.dat[9]
WB_config_o.dat[10] <= eb_cfg_fifo:cfg.cfg_o.dat[10]
WB_config_o.dat[11] <= eb_cfg_fifo:cfg.cfg_o.dat[11]
WB_config_o.dat[12] <= eb_cfg_fifo:cfg.cfg_o.dat[12]
WB_config_o.dat[13] <= eb_cfg_fifo:cfg.cfg_o.dat[13]
WB_config_o.dat[14] <= eb_cfg_fifo:cfg.cfg_o.dat[14]
WB_config_o.dat[15] <= eb_cfg_fifo:cfg.cfg_o.dat[15]
WB_config_o.dat[16] <= eb_cfg_fifo:cfg.cfg_o.dat[16]
WB_config_o.dat[17] <= eb_cfg_fifo:cfg.cfg_o.dat[17]
WB_config_o.dat[18] <= eb_cfg_fifo:cfg.cfg_o.dat[18]
WB_config_o.dat[19] <= eb_cfg_fifo:cfg.cfg_o.dat[19]
WB_config_o.dat[20] <= eb_cfg_fifo:cfg.cfg_o.dat[20]
WB_config_o.dat[21] <= eb_cfg_fifo:cfg.cfg_o.dat[21]
WB_config_o.dat[22] <= eb_cfg_fifo:cfg.cfg_o.dat[22]
WB_config_o.dat[23] <= eb_cfg_fifo:cfg.cfg_o.dat[23]
WB_config_o.dat[24] <= eb_cfg_fifo:cfg.cfg_o.dat[24]
WB_config_o.dat[25] <= eb_cfg_fifo:cfg.cfg_o.dat[25]
WB_config_o.dat[26] <= eb_cfg_fifo:cfg.cfg_o.dat[26]
WB_config_o.dat[27] <= eb_cfg_fifo:cfg.cfg_o.dat[27]
WB_config_o.dat[28] <= eb_cfg_fifo:cfg.cfg_o.dat[28]
WB_config_o.dat[29] <= eb_cfg_fifo:cfg.cfg_o.dat[29]
WB_config_o.dat[30] <= eb_cfg_fifo:cfg.cfg_o.dat[30]
WB_config_o.dat[31] <= eb_cfg_fifo:cfg.cfg_o.dat[31]
WB_config_o.int <= eb_cfg_fifo:cfg.cfg_o.int
WB_config_o.stall <= eb_cfg_fifo:cfg.cfg_o.stall
WB_config_o.rty <= eb_cfg_fifo:cfg.cfg_o.rty
WB_config_o.err <= eb_cfg_fifo:cfg.cfg_o.err
WB_config_o.ack <= eb_cfg_fifo:cfg.cfg_o.ack
WB_master_i.dat[0] => eb_wbm_fifo:wbm.wb_i.dat[0]
WB_master_i.dat[1] => eb_wbm_fifo:wbm.wb_i.dat[1]
WB_master_i.dat[2] => eb_wbm_fifo:wbm.wb_i.dat[2]
WB_master_i.dat[3] => eb_wbm_fifo:wbm.wb_i.dat[3]
WB_master_i.dat[4] => eb_wbm_fifo:wbm.wb_i.dat[4]
WB_master_i.dat[5] => eb_wbm_fifo:wbm.wb_i.dat[5]
WB_master_i.dat[6] => eb_wbm_fifo:wbm.wb_i.dat[6]
WB_master_i.dat[7] => eb_wbm_fifo:wbm.wb_i.dat[7]
WB_master_i.dat[8] => eb_wbm_fifo:wbm.wb_i.dat[8]
WB_master_i.dat[9] => eb_wbm_fifo:wbm.wb_i.dat[9]
WB_master_i.dat[10] => eb_wbm_fifo:wbm.wb_i.dat[10]
WB_master_i.dat[11] => eb_wbm_fifo:wbm.wb_i.dat[11]
WB_master_i.dat[12] => eb_wbm_fifo:wbm.wb_i.dat[12]
WB_master_i.dat[13] => eb_wbm_fifo:wbm.wb_i.dat[13]
WB_master_i.dat[14] => eb_wbm_fifo:wbm.wb_i.dat[14]
WB_master_i.dat[15] => eb_wbm_fifo:wbm.wb_i.dat[15]
WB_master_i.dat[16] => eb_wbm_fifo:wbm.wb_i.dat[16]
WB_master_i.dat[17] => eb_wbm_fifo:wbm.wb_i.dat[17]
WB_master_i.dat[18] => eb_wbm_fifo:wbm.wb_i.dat[18]
WB_master_i.dat[19] => eb_wbm_fifo:wbm.wb_i.dat[19]
WB_master_i.dat[20] => eb_wbm_fifo:wbm.wb_i.dat[20]
WB_master_i.dat[21] => eb_wbm_fifo:wbm.wb_i.dat[21]
WB_master_i.dat[22] => eb_wbm_fifo:wbm.wb_i.dat[22]
WB_master_i.dat[23] => eb_wbm_fifo:wbm.wb_i.dat[23]
WB_master_i.dat[24] => eb_wbm_fifo:wbm.wb_i.dat[24]
WB_master_i.dat[25] => eb_wbm_fifo:wbm.wb_i.dat[25]
WB_master_i.dat[26] => eb_wbm_fifo:wbm.wb_i.dat[26]
WB_master_i.dat[27] => eb_wbm_fifo:wbm.wb_i.dat[27]
WB_master_i.dat[28] => eb_wbm_fifo:wbm.wb_i.dat[28]
WB_master_i.dat[29] => eb_wbm_fifo:wbm.wb_i.dat[29]
WB_master_i.dat[30] => eb_wbm_fifo:wbm.wb_i.dat[30]
WB_master_i.dat[31] => eb_wbm_fifo:wbm.wb_i.dat[31]
WB_master_i.int => eb_wbm_fifo:wbm.wb_i.int
WB_master_i.stall => eb_slave_fsm:fsm.master_stall_i
WB_master_i.stall => eb_wbm_fifo:wbm.wb_i.stall
WB_master_i.rty => eb_wbm_fifo:wbm.wb_i.rty
WB_master_i.err => eb_wbm_fifo:wbm.wb_i.err
WB_master_i.ack => eb_wbm_fifo:wbm.wb_i.ack
WB_master_o.dat[0] <= eb_slave_fsm:fsm.master_o.dat[0]
WB_master_o.dat[1] <= eb_slave_fsm:fsm.master_o.dat[1]
WB_master_o.dat[2] <= eb_slave_fsm:fsm.master_o.dat[2]
WB_master_o.dat[3] <= eb_slave_fsm:fsm.master_o.dat[3]
WB_master_o.dat[4] <= eb_slave_fsm:fsm.master_o.dat[4]
WB_master_o.dat[5] <= eb_slave_fsm:fsm.master_o.dat[5]
WB_master_o.dat[6] <= eb_slave_fsm:fsm.master_o.dat[6]
WB_master_o.dat[7] <= eb_slave_fsm:fsm.master_o.dat[7]
WB_master_o.dat[8] <= eb_slave_fsm:fsm.master_o.dat[8]
WB_master_o.dat[9] <= eb_slave_fsm:fsm.master_o.dat[9]
WB_master_o.dat[10] <= eb_slave_fsm:fsm.master_o.dat[10]
WB_master_o.dat[11] <= eb_slave_fsm:fsm.master_o.dat[11]
WB_master_o.dat[12] <= eb_slave_fsm:fsm.master_o.dat[12]
WB_master_o.dat[13] <= eb_slave_fsm:fsm.master_o.dat[13]
WB_master_o.dat[14] <= eb_slave_fsm:fsm.master_o.dat[14]
WB_master_o.dat[15] <= eb_slave_fsm:fsm.master_o.dat[15]
WB_master_o.dat[16] <= eb_slave_fsm:fsm.master_o.dat[16]
WB_master_o.dat[17] <= eb_slave_fsm:fsm.master_o.dat[17]
WB_master_o.dat[18] <= eb_slave_fsm:fsm.master_o.dat[18]
WB_master_o.dat[19] <= eb_slave_fsm:fsm.master_o.dat[19]
WB_master_o.dat[20] <= eb_slave_fsm:fsm.master_o.dat[20]
WB_master_o.dat[21] <= eb_slave_fsm:fsm.master_o.dat[21]
WB_master_o.dat[22] <= eb_slave_fsm:fsm.master_o.dat[22]
WB_master_o.dat[23] <= eb_slave_fsm:fsm.master_o.dat[23]
WB_master_o.dat[24] <= eb_slave_fsm:fsm.master_o.dat[24]
WB_master_o.dat[25] <= eb_slave_fsm:fsm.master_o.dat[25]
WB_master_o.dat[26] <= eb_slave_fsm:fsm.master_o.dat[26]
WB_master_o.dat[27] <= eb_slave_fsm:fsm.master_o.dat[27]
WB_master_o.dat[28] <= eb_slave_fsm:fsm.master_o.dat[28]
WB_master_o.dat[29] <= eb_slave_fsm:fsm.master_o.dat[29]
WB_master_o.dat[30] <= eb_slave_fsm:fsm.master_o.dat[30]
WB_master_o.dat[31] <= eb_slave_fsm:fsm.master_o.dat[31]
WB_master_o.we <= eb_slave_fsm:fsm.master_o.we
WB_master_o.sel[0] <= eb_slave_fsm:fsm.master_o.sel[0]
WB_master_o.sel[1] <= eb_slave_fsm:fsm.master_o.sel[1]
WB_master_o.sel[2] <= eb_slave_fsm:fsm.master_o.sel[2]
WB_master_o.sel[3] <= eb_slave_fsm:fsm.master_o.sel[3]
WB_master_o.adr[0] <= eb_slave_fsm:fsm.master_o.adr[0]
WB_master_o.adr[1] <= eb_slave_fsm:fsm.master_o.adr[1]
WB_master_o.adr[2] <= eb_slave_fsm:fsm.master_o.adr[2]
WB_master_o.adr[3] <= eb_slave_fsm:fsm.master_o.adr[3]
WB_master_o.adr[4] <= eb_slave_fsm:fsm.master_o.adr[4]
WB_master_o.adr[5] <= eb_slave_fsm:fsm.master_o.adr[5]
WB_master_o.adr[6] <= eb_slave_fsm:fsm.master_o.adr[6]
WB_master_o.adr[7] <= eb_slave_fsm:fsm.master_o.adr[7]
WB_master_o.adr[8] <= eb_slave_fsm:fsm.master_o.adr[8]
WB_master_o.adr[9] <= eb_slave_fsm:fsm.master_o.adr[9]
WB_master_o.adr[10] <= eb_slave_fsm:fsm.master_o.adr[10]
WB_master_o.adr[11] <= eb_slave_fsm:fsm.master_o.adr[11]
WB_master_o.adr[12] <= eb_slave_fsm:fsm.master_o.adr[12]
WB_master_o.adr[13] <= eb_slave_fsm:fsm.master_o.adr[13]
WB_master_o.adr[14] <= eb_slave_fsm:fsm.master_o.adr[14]
WB_master_o.adr[15] <= eb_slave_fsm:fsm.master_o.adr[15]
WB_master_o.adr[16] <= eb_slave_fsm:fsm.master_o.adr[16]
WB_master_o.adr[17] <= eb_slave_fsm:fsm.master_o.adr[17]
WB_master_o.adr[18] <= eb_slave_fsm:fsm.master_o.adr[18]
WB_master_o.adr[19] <= eb_slave_fsm:fsm.master_o.adr[19]
WB_master_o.adr[20] <= eb_slave_fsm:fsm.master_o.adr[20]
WB_master_o.adr[21] <= eb_slave_fsm:fsm.master_o.adr[21]
WB_master_o.adr[22] <= eb_slave_fsm:fsm.master_o.adr[22]
WB_master_o.adr[23] <= eb_slave_fsm:fsm.master_o.adr[23]
WB_master_o.adr[24] <= eb_slave_fsm:fsm.master_o.adr[24]
WB_master_o.adr[25] <= eb_slave_fsm:fsm.master_o.adr[25]
WB_master_o.adr[26] <= eb_slave_fsm:fsm.master_o.adr[26]
WB_master_o.adr[27] <= eb_slave_fsm:fsm.master_o.adr[27]
WB_master_o.adr[28] <= eb_slave_fsm:fsm.master_o.adr[28]
WB_master_o.adr[29] <= eb_slave_fsm:fsm.master_o.adr[29]
WB_master_o.adr[30] <= eb_slave_fsm:fsm.master_o.adr[30]
WB_master_o.adr[31] <= eb_slave_fsm:fsm.master_o.adr[31]
WB_master_o.stb <= eb_slave_fsm:fsm.master_o.stb
WB_master_o.cyc <= eb_slave_fsm:fsm.master_o.cyc
my_mac_o[0] <= eb_cfg_fifo:cfg.my_mac_o[0]
my_mac_o[1] <= eb_cfg_fifo:cfg.my_mac_o[1]
my_mac_o[2] <= eb_cfg_fifo:cfg.my_mac_o[2]
my_mac_o[3] <= eb_cfg_fifo:cfg.my_mac_o[3]
my_mac_o[4] <= eb_cfg_fifo:cfg.my_mac_o[4]
my_mac_o[5] <= eb_cfg_fifo:cfg.my_mac_o[5]
my_mac_o[6] <= eb_cfg_fifo:cfg.my_mac_o[6]
my_mac_o[7] <= eb_cfg_fifo:cfg.my_mac_o[7]
my_mac_o[8] <= eb_cfg_fifo:cfg.my_mac_o[8]
my_mac_o[9] <= eb_cfg_fifo:cfg.my_mac_o[9]
my_mac_o[10] <= eb_cfg_fifo:cfg.my_mac_o[10]
my_mac_o[11] <= eb_cfg_fifo:cfg.my_mac_o[11]
my_mac_o[12] <= eb_cfg_fifo:cfg.my_mac_o[12]
my_mac_o[13] <= eb_cfg_fifo:cfg.my_mac_o[13]
my_mac_o[14] <= eb_cfg_fifo:cfg.my_mac_o[14]
my_mac_o[15] <= eb_cfg_fifo:cfg.my_mac_o[15]
my_mac_o[16] <= eb_cfg_fifo:cfg.my_mac_o[16]
my_mac_o[17] <= eb_cfg_fifo:cfg.my_mac_o[17]
my_mac_o[18] <= eb_cfg_fifo:cfg.my_mac_o[18]
my_mac_o[19] <= eb_cfg_fifo:cfg.my_mac_o[19]
my_mac_o[20] <= eb_cfg_fifo:cfg.my_mac_o[20]
my_mac_o[21] <= eb_cfg_fifo:cfg.my_mac_o[21]
my_mac_o[22] <= eb_cfg_fifo:cfg.my_mac_o[22]
my_mac_o[23] <= eb_cfg_fifo:cfg.my_mac_o[23]
my_mac_o[24] <= eb_cfg_fifo:cfg.my_mac_o[24]
my_mac_o[25] <= eb_cfg_fifo:cfg.my_mac_o[25]
my_mac_o[26] <= eb_cfg_fifo:cfg.my_mac_o[26]
my_mac_o[27] <= eb_cfg_fifo:cfg.my_mac_o[27]
my_mac_o[28] <= eb_cfg_fifo:cfg.my_mac_o[28]
my_mac_o[29] <= eb_cfg_fifo:cfg.my_mac_o[29]
my_mac_o[30] <= eb_cfg_fifo:cfg.my_mac_o[30]
my_mac_o[31] <= eb_cfg_fifo:cfg.my_mac_o[31]
my_mac_o[32] <= eb_cfg_fifo:cfg.my_mac_o[32]
my_mac_o[33] <= eb_cfg_fifo:cfg.my_mac_o[33]
my_mac_o[34] <= eb_cfg_fifo:cfg.my_mac_o[34]
my_mac_o[35] <= eb_cfg_fifo:cfg.my_mac_o[35]
my_mac_o[36] <= eb_cfg_fifo:cfg.my_mac_o[36]
my_mac_o[37] <= eb_cfg_fifo:cfg.my_mac_o[37]
my_mac_o[38] <= eb_cfg_fifo:cfg.my_mac_o[38]
my_mac_o[39] <= eb_cfg_fifo:cfg.my_mac_o[39]
my_mac_o[40] <= eb_cfg_fifo:cfg.my_mac_o[40]
my_mac_o[41] <= eb_cfg_fifo:cfg.my_mac_o[41]
my_mac_o[42] <= eb_cfg_fifo:cfg.my_mac_o[42]
my_mac_o[43] <= eb_cfg_fifo:cfg.my_mac_o[43]
my_mac_o[44] <= eb_cfg_fifo:cfg.my_mac_o[44]
my_mac_o[45] <= eb_cfg_fifo:cfg.my_mac_o[45]
my_mac_o[46] <= eb_cfg_fifo:cfg.my_mac_o[46]
my_mac_o[47] <= eb_cfg_fifo:cfg.my_mac_o[47]
my_ip_o[0] <= eb_cfg_fifo:cfg.my_ip_o[0]
my_ip_o[1] <= eb_cfg_fifo:cfg.my_ip_o[1]
my_ip_o[2] <= eb_cfg_fifo:cfg.my_ip_o[2]
my_ip_o[3] <= eb_cfg_fifo:cfg.my_ip_o[3]
my_ip_o[4] <= eb_cfg_fifo:cfg.my_ip_o[4]
my_ip_o[5] <= eb_cfg_fifo:cfg.my_ip_o[5]
my_ip_o[6] <= eb_cfg_fifo:cfg.my_ip_o[6]
my_ip_o[7] <= eb_cfg_fifo:cfg.my_ip_o[7]
my_ip_o[8] <= eb_cfg_fifo:cfg.my_ip_o[8]
my_ip_o[9] <= eb_cfg_fifo:cfg.my_ip_o[9]
my_ip_o[10] <= eb_cfg_fifo:cfg.my_ip_o[10]
my_ip_o[11] <= eb_cfg_fifo:cfg.my_ip_o[11]
my_ip_o[12] <= eb_cfg_fifo:cfg.my_ip_o[12]
my_ip_o[13] <= eb_cfg_fifo:cfg.my_ip_o[13]
my_ip_o[14] <= eb_cfg_fifo:cfg.my_ip_o[14]
my_ip_o[15] <= eb_cfg_fifo:cfg.my_ip_o[15]
my_ip_o[16] <= eb_cfg_fifo:cfg.my_ip_o[16]
my_ip_o[17] <= eb_cfg_fifo:cfg.my_ip_o[17]
my_ip_o[18] <= eb_cfg_fifo:cfg.my_ip_o[18]
my_ip_o[19] <= eb_cfg_fifo:cfg.my_ip_o[19]
my_ip_o[20] <= eb_cfg_fifo:cfg.my_ip_o[20]
my_ip_o[21] <= eb_cfg_fifo:cfg.my_ip_o[21]
my_ip_o[22] <= eb_cfg_fifo:cfg.my_ip_o[22]
my_ip_o[23] <= eb_cfg_fifo:cfg.my_ip_o[23]
my_ip_o[24] <= eb_cfg_fifo:cfg.my_ip_o[24]
my_ip_o[25] <= eb_cfg_fifo:cfg.my_ip_o[25]
my_ip_o[26] <= eb_cfg_fifo:cfg.my_ip_o[26]
my_ip_o[27] <= eb_cfg_fifo:cfg.my_ip_o[27]
my_ip_o[28] <= eb_cfg_fifo:cfg.my_ip_o[28]
my_ip_o[29] <= eb_cfg_fifo:cfg.my_ip_o[29]
my_ip_o[30] <= eb_cfg_fifo:cfg.my_ip_o[30]
my_ip_o[31] <= eb_cfg_fifo:cfg.my_ip_o[31]
my_port_o[0] <= eb_cfg_fifo:cfg.my_port_o[0]
my_port_o[1] <= eb_cfg_fifo:cfg.my_port_o[1]
my_port_o[2] <= eb_cfg_fifo:cfg.my_port_o[2]
my_port_o[3] <= eb_cfg_fifo:cfg.my_port_o[3]
my_port_o[4] <= eb_cfg_fifo:cfg.my_port_o[4]
my_port_o[5] <= eb_cfg_fifo:cfg.my_port_o[5]
my_port_o[6] <= eb_cfg_fifo:cfg.my_port_o[6]
my_port_o[7] <= eb_cfg_fifo:cfg.my_port_o[7]
my_port_o[8] <= eb_cfg_fifo:cfg.my_port_o[8]
my_port_o[9] <= eb_cfg_fifo:cfg.my_port_o[9]
my_port_o[10] <= eb_cfg_fifo:cfg.my_port_o[10]
my_port_o[11] <= eb_cfg_fifo:cfg.my_port_o[11]
my_port_o[12] <= eb_cfg_fifo:cfg.my_port_o[12]
my_port_o[13] <= eb_cfg_fifo:cfg.my_port_o[13]
my_port_o[14] <= eb_cfg_fifo:cfg.my_port_o[14]
my_port_o[15] <= eb_cfg_fifo:cfg.my_port_o[15]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm
clk_i => r_rx_cyc.CLK
clk_i => r_tx_rec_hdr.rd_cnt[0].CLK
clk_i => r_tx_rec_hdr.rd_cnt[1].CLK
clk_i => r_tx_rec_hdr.rd_cnt[2].CLK
clk_i => r_tx_rec_hdr.rd_cnt[3].CLK
clk_i => r_tx_rec_hdr.rd_cnt[4].CLK
clk_i => r_tx_rec_hdr.rd_cnt[5].CLK
clk_i => r_tx_rec_hdr.rd_cnt[6].CLK
clk_i => r_tx_rec_hdr.rd_cnt[7].CLK
clk_i => r_tx_rec_hdr.wr_cnt[0].CLK
clk_i => r_tx_rec_hdr.wr_cnt[1].CLK
clk_i => r_tx_rec_hdr.wr_cnt[2].CLK
clk_i => r_tx_rec_hdr.wr_cnt[3].CLK
clk_i => r_tx_rec_hdr.wr_cnt[4].CLK
clk_i => r_tx_rec_hdr.wr_cnt[5].CLK
clk_i => r_tx_rec_hdr.wr_cnt[6].CLK
clk_i => r_tx_rec_hdr.wr_cnt[7].CLK
clk_i => r_tx_rec_hdr.sel[0].CLK
clk_i => r_tx_rec_hdr.sel[1].CLK
clk_i => r_tx_rec_hdr.sel[2].CLK
clk_i => r_tx_rec_hdr.sel[3].CLK
clk_i => r_tx_rec_hdr.sel[4].CLK
clk_i => r_tx_rec_hdr.sel[5].CLK
clk_i => r_tx_rec_hdr.sel[6].CLK
clk_i => r_tx_rec_hdr.sel[7].CLK
clk_i => r_tx_rec_hdr.res2.CLK
clk_i => r_tx_rec_hdr.wr_fifo.CLK
clk_i => r_tx_rec_hdr.wca_cfg.CLK
clk_i => r_tx_rec_hdr.drop_cyc.CLK
clk_i => r_tx_rec_hdr.res1.CLK
clk_i => r_tx_rec_hdr.rd_fifo.CLK
clk_i => r_tx_rec_hdr.rca_cfg.CLK
clk_i => r_tx_rec_hdr.bca_cfg.CLK
clk_i => r_rx_rec_hdr.rd_cnt[0].CLK
clk_i => r_rx_rec_hdr.rd_cnt[1].CLK
clk_i => r_rx_rec_hdr.rd_cnt[2].CLK
clk_i => r_rx_rec_hdr.rd_cnt[3].CLK
clk_i => r_rx_rec_hdr.rd_cnt[4].CLK
clk_i => r_rx_rec_hdr.rd_cnt[5].CLK
clk_i => r_rx_rec_hdr.rd_cnt[6].CLK
clk_i => r_rx_rec_hdr.rd_cnt[7].CLK
clk_i => r_rx_rec_hdr.wr_cnt[0].CLK
clk_i => r_rx_rec_hdr.wr_cnt[1].CLK
clk_i => r_rx_rec_hdr.wr_cnt[2].CLK
clk_i => r_rx_rec_hdr.wr_cnt[3].CLK
clk_i => r_rx_rec_hdr.wr_cnt[4].CLK
clk_i => r_rx_rec_hdr.wr_cnt[5].CLK
clk_i => r_rx_rec_hdr.wr_cnt[6].CLK
clk_i => r_rx_rec_hdr.wr_cnt[7].CLK
clk_i => r_rx_rec_hdr.sel[0].CLK
clk_i => r_rx_rec_hdr.sel[1].CLK
clk_i => r_rx_rec_hdr.sel[2].CLK
clk_i => r_rx_rec_hdr.sel[3].CLK
clk_i => r_rx_rec_hdr.wr_fifo.CLK
clk_i => r_rx_rec_hdr.wca_cfg.CLK
clk_i => r_rx_rec_hdr.drop_cyc.CLK
clk_i => r_rx_rec_hdr.rca_cfg.CLK
clk_i => r_wr_adr[0].CLK
clk_i => r_wr_adr[1].CLK
clk_i => r_wr_adr[2].CLK
clk_i => r_wr_adr[3].CLK
clk_i => r_wr_adr[4].CLK
clk_i => r_wr_adr[5].CLK
clk_i => r_wr_adr[6].CLK
clk_i => r_wr_adr[7].CLK
clk_i => r_wr_adr[8].CLK
clk_i => r_wr_adr[9].CLK
clk_i => r_wr_adr[10].CLK
clk_i => r_wr_adr[11].CLK
clk_i => r_wr_adr[12].CLK
clk_i => r_wr_adr[13].CLK
clk_i => r_wr_adr[14].CLK
clk_i => r_wr_adr[15].CLK
clk_i => r_wr_adr[16].CLK
clk_i => r_wr_adr[17].CLK
clk_i => r_wr_adr[18].CLK
clk_i => r_wr_adr[19].CLK
clk_i => r_wr_adr[20].CLK
clk_i => r_wr_adr[21].CLK
clk_i => r_wr_adr[22].CLK
clk_i => r_wr_adr[23].CLK
clk_i => r_wr_adr[24].CLK
clk_i => r_wr_adr[25].CLK
clk_i => r_wr_adr[26].CLK
clk_i => r_wr_adr[27].CLK
clk_i => r_wr_adr[28].CLK
clk_i => r_wr_adr[29].CLK
clk_i => r_wr_adr[30].CLK
clk_i => r_wr_adr[31].CLK
clk_i => r_master_dat_o[0].CLK
clk_i => r_master_dat_o[1].CLK
clk_i => r_master_dat_o[2].CLK
clk_i => r_master_dat_o[3].CLK
clk_i => r_master_dat_o[4].CLK
clk_i => r_master_dat_o[5].CLK
clk_i => r_master_dat_o[6].CLK
clk_i => r_master_dat_o[7].CLK
clk_i => r_master_dat_o[8].CLK
clk_i => r_master_dat_o[9].CLK
clk_i => r_master_dat_o[10].CLK
clk_i => r_master_dat_o[11].CLK
clk_i => r_master_dat_o[12].CLK
clk_i => r_master_dat_o[13].CLK
clk_i => r_master_dat_o[14].CLK
clk_i => r_master_dat_o[15].CLK
clk_i => r_master_dat_o[16].CLK
clk_i => r_master_dat_o[17].CLK
clk_i => r_master_dat_o[18].CLK
clk_i => r_master_dat_o[19].CLK
clk_i => r_master_dat_o[20].CLK
clk_i => r_master_dat_o[21].CLK
clk_i => r_master_dat_o[22].CLK
clk_i => r_master_dat_o[23].CLK
clk_i => r_master_dat_o[24].CLK
clk_i => r_master_dat_o[25].CLK
clk_i => r_master_dat_o[26].CLK
clk_i => r_master_dat_o[27].CLK
clk_i => r_master_dat_o[28].CLK
clk_i => r_master_dat_o[29].CLK
clk_i => r_master_dat_o[30].CLK
clk_i => r_master_dat_o[31].CLK
clk_i => r_master_adr_o[0].CLK
clk_i => r_master_adr_o[1].CLK
clk_i => r_master_adr_o[2].CLK
clk_i => r_master_adr_o[3].CLK
clk_i => r_master_adr_o[4].CLK
clk_i => r_master_adr_o[5].CLK
clk_i => r_master_adr_o[6].CLK
clk_i => r_master_adr_o[7].CLK
clk_i => r_master_adr_o[8].CLK
clk_i => r_master_adr_o[9].CLK
clk_i => r_master_adr_o[10].CLK
clk_i => r_master_adr_o[11].CLK
clk_i => r_master_adr_o[12].CLK
clk_i => r_master_adr_o[13].CLK
clk_i => r_master_adr_o[14].CLK
clk_i => r_master_adr_o[15].CLK
clk_i => r_master_adr_o[16].CLK
clk_i => r_master_adr_o[17].CLK
clk_i => r_master_adr_o[18].CLK
clk_i => r_master_adr_o[19].CLK
clk_i => r_master_adr_o[20].CLK
clk_i => r_master_adr_o[21].CLK
clk_i => r_master_adr_o[22].CLK
clk_i => r_master_adr_o[23].CLK
clk_i => r_master_adr_o[24].CLK
clk_i => r_master_adr_o[25].CLK
clk_i => r_master_adr_o[26].CLK
clk_i => r_master_adr_o[27].CLK
clk_i => r_master_adr_o[28].CLK
clk_i => r_master_adr_o[29].CLK
clk_i => r_master_adr_o[30].CLK
clk_i => r_master_adr_o[31].CLK
clk_i => r_master_we_o.CLK
clk_i => r_master_stb_o.CLK
clk_i => r_master_cyc_o.CLK
clk_i => r_wbm_stb_o.CLK
clk_i => r_cfg_stb_o.CLK
clk_i => r_pass_dat_o[0].CLK
clk_i => r_pass_dat_o[1].CLK
clk_i => r_pass_dat_o[2].CLK
clk_i => r_pass_dat_o[3].CLK
clk_i => r_pass_dat_o[4].CLK
clk_i => r_pass_dat_o[5].CLK
clk_i => r_pass_dat_o[6].CLK
clk_i => r_pass_dat_o[7].CLK
clk_i => r_pass_dat_o[8].CLK
clk_i => r_pass_dat_o[9].CLK
clk_i => r_pass_dat_o[10].CLK
clk_i => r_pass_dat_o[11].CLK
clk_i => r_pass_dat_o[12].CLK
clk_i => r_pass_dat_o[13].CLK
clk_i => r_pass_dat_o[14].CLK
clk_i => r_pass_dat_o[15].CLK
clk_i => r_pass_dat_o[16].CLK
clk_i => r_pass_dat_o[17].CLK
clk_i => r_pass_dat_o[18].CLK
clk_i => r_pass_dat_o[19].CLK
clk_i => r_pass_dat_o[20].CLK
clk_i => r_pass_dat_o[21].CLK
clk_i => r_pass_dat_o[22].CLK
clk_i => r_pass_dat_o[23].CLK
clk_i => r_pass_dat_o[24].CLK
clk_i => r_pass_dat_o[25].CLK
clk_i => r_pass_dat_o[26].CLK
clk_i => r_pass_dat_o[27].CLK
clk_i => r_pass_dat_o[28].CLK
clk_i => r_pass_dat_o[29].CLK
clk_i => r_pass_dat_o[30].CLK
clk_i => r_pass_dat_o[31].CLK
clk_i => r_pass_stb_o.CLK
clk_i => r_tag_dat_o[0].CLK
clk_i => r_tag_dat_o[1].CLK
clk_i => r_tag_dat_o[2].CLK
clk_i => r_tag_stb_o.CLK
clk_i => r_state~10.DATAIN
rstn_i => r_rx_cyc.ACLR
rstn_i => r_tx_rec_hdr.rd_cnt[0].ACLR
rstn_i => r_tx_rec_hdr.rd_cnt[1].ACLR
rstn_i => r_tx_rec_hdr.rd_cnt[2].ACLR
rstn_i => r_tx_rec_hdr.rd_cnt[3].ACLR
rstn_i => r_tx_rec_hdr.rd_cnt[4].ACLR
rstn_i => r_tx_rec_hdr.rd_cnt[5].ACLR
rstn_i => r_tx_rec_hdr.rd_cnt[6].ACLR
rstn_i => r_tx_rec_hdr.rd_cnt[7].ACLR
rstn_i => r_tx_rec_hdr.wr_cnt[0].ACLR
rstn_i => r_tx_rec_hdr.wr_cnt[1].ACLR
rstn_i => r_tx_rec_hdr.wr_cnt[2].ACLR
rstn_i => r_tx_rec_hdr.wr_cnt[3].ACLR
rstn_i => r_tx_rec_hdr.wr_cnt[4].ACLR
rstn_i => r_tx_rec_hdr.wr_cnt[5].ACLR
rstn_i => r_tx_rec_hdr.wr_cnt[6].ACLR
rstn_i => r_tx_rec_hdr.wr_cnt[7].ACLR
rstn_i => r_tx_rec_hdr.sel[0].ACLR
rstn_i => r_tx_rec_hdr.sel[1].ACLR
rstn_i => r_tx_rec_hdr.sel[2].ACLR
rstn_i => r_tx_rec_hdr.sel[3].ACLR
rstn_i => r_tx_rec_hdr.sel[4].ACLR
rstn_i => r_tx_rec_hdr.sel[5].ACLR
rstn_i => r_tx_rec_hdr.sel[6].ACLR
rstn_i => r_tx_rec_hdr.sel[7].ACLR
rstn_i => r_tx_rec_hdr.res2.ACLR
rstn_i => r_tx_rec_hdr.wr_fifo.ACLR
rstn_i => r_tx_rec_hdr.wca_cfg.ACLR
rstn_i => r_tx_rec_hdr.drop_cyc.ACLR
rstn_i => r_tx_rec_hdr.res1.ACLR
rstn_i => r_tx_rec_hdr.rd_fifo.ACLR
rstn_i => r_tx_rec_hdr.rca_cfg.ACLR
rstn_i => r_tx_rec_hdr.bca_cfg.ACLR
rstn_i => r_rx_rec_hdr.rd_cnt[0].ACLR
rstn_i => r_rx_rec_hdr.rd_cnt[1].ACLR
rstn_i => r_rx_rec_hdr.rd_cnt[2].ACLR
rstn_i => r_rx_rec_hdr.rd_cnt[3].ACLR
rstn_i => r_rx_rec_hdr.rd_cnt[4].ACLR
rstn_i => r_rx_rec_hdr.rd_cnt[5].ACLR
rstn_i => r_rx_rec_hdr.rd_cnt[6].ACLR
rstn_i => r_rx_rec_hdr.rd_cnt[7].ACLR
rstn_i => r_rx_rec_hdr.wr_cnt[0].ACLR
rstn_i => r_rx_rec_hdr.wr_cnt[1].ACLR
rstn_i => r_rx_rec_hdr.wr_cnt[2].ACLR
rstn_i => r_rx_rec_hdr.wr_cnt[3].ACLR
rstn_i => r_rx_rec_hdr.wr_cnt[4].ACLR
rstn_i => r_rx_rec_hdr.wr_cnt[5].ACLR
rstn_i => r_rx_rec_hdr.wr_cnt[6].ACLR
rstn_i => r_rx_rec_hdr.wr_cnt[7].ACLR
rstn_i => r_rx_rec_hdr.sel[0].ACLR
rstn_i => r_rx_rec_hdr.sel[1].ACLR
rstn_i => r_rx_rec_hdr.sel[2].ACLR
rstn_i => r_rx_rec_hdr.sel[3].ACLR
rstn_i => r_rx_rec_hdr.wr_fifo.ACLR
rstn_i => r_rx_rec_hdr.wca_cfg.ACLR
rstn_i => r_rx_rec_hdr.drop_cyc.ACLR
rstn_i => r_rx_rec_hdr.rca_cfg.ACLR
rstn_i => r_wr_adr[0].ACLR
rstn_i => r_wr_adr[1].ACLR
rstn_i => r_wr_adr[2].ACLR
rstn_i => r_wr_adr[3].ACLR
rstn_i => r_wr_adr[4].ACLR
rstn_i => r_wr_adr[5].ACLR
rstn_i => r_wr_adr[6].ACLR
rstn_i => r_wr_adr[7].ACLR
rstn_i => r_wr_adr[8].ACLR
rstn_i => r_wr_adr[9].ACLR
rstn_i => r_wr_adr[10].ACLR
rstn_i => r_wr_adr[11].ACLR
rstn_i => r_wr_adr[12].ACLR
rstn_i => r_wr_adr[13].ACLR
rstn_i => r_wr_adr[14].ACLR
rstn_i => r_wr_adr[15].ACLR
rstn_i => r_wr_adr[16].ACLR
rstn_i => r_wr_adr[17].ACLR
rstn_i => r_wr_adr[18].ACLR
rstn_i => r_wr_adr[19].ACLR
rstn_i => r_wr_adr[20].ACLR
rstn_i => r_wr_adr[21].ACLR
rstn_i => r_wr_adr[22].ACLR
rstn_i => r_wr_adr[23].ACLR
rstn_i => r_wr_adr[24].ACLR
rstn_i => r_wr_adr[25].ACLR
rstn_i => r_wr_adr[26].ACLR
rstn_i => r_wr_adr[27].ACLR
rstn_i => r_wr_adr[28].ACLR
rstn_i => r_wr_adr[29].ACLR
rstn_i => r_wr_adr[30].ACLR
rstn_i => r_wr_adr[31].ACLR
rstn_i => r_master_dat_o[0].ACLR
rstn_i => r_master_dat_o[1].ACLR
rstn_i => r_master_dat_o[2].ACLR
rstn_i => r_master_dat_o[3].ACLR
rstn_i => r_master_dat_o[4].ACLR
rstn_i => r_master_dat_o[5].ACLR
rstn_i => r_master_dat_o[6].ACLR
rstn_i => r_master_dat_o[7].ACLR
rstn_i => r_master_dat_o[8].ACLR
rstn_i => r_master_dat_o[9].ACLR
rstn_i => r_master_dat_o[10].ACLR
rstn_i => r_master_dat_o[11].ACLR
rstn_i => r_master_dat_o[12].ACLR
rstn_i => r_master_dat_o[13].ACLR
rstn_i => r_master_dat_o[14].ACLR
rstn_i => r_master_dat_o[15].ACLR
rstn_i => r_master_dat_o[16].ACLR
rstn_i => r_master_dat_o[17].ACLR
rstn_i => r_master_dat_o[18].ACLR
rstn_i => r_master_dat_o[19].ACLR
rstn_i => r_master_dat_o[20].ACLR
rstn_i => r_master_dat_o[21].ACLR
rstn_i => r_master_dat_o[22].ACLR
rstn_i => r_master_dat_o[23].ACLR
rstn_i => r_master_dat_o[24].ACLR
rstn_i => r_master_dat_o[25].ACLR
rstn_i => r_master_dat_o[26].ACLR
rstn_i => r_master_dat_o[27].ACLR
rstn_i => r_master_dat_o[28].ACLR
rstn_i => r_master_dat_o[29].ACLR
rstn_i => r_master_dat_o[30].ACLR
rstn_i => r_master_dat_o[31].ACLR
rstn_i => r_master_adr_o[0].ACLR
rstn_i => r_master_adr_o[1].ACLR
rstn_i => r_master_adr_o[2].ACLR
rstn_i => r_master_adr_o[3].ACLR
rstn_i => r_master_adr_o[4].ACLR
rstn_i => r_master_adr_o[5].ACLR
rstn_i => r_master_adr_o[6].ACLR
rstn_i => r_master_adr_o[7].ACLR
rstn_i => r_master_adr_o[8].ACLR
rstn_i => r_master_adr_o[9].ACLR
rstn_i => r_master_adr_o[10].ACLR
rstn_i => r_master_adr_o[11].ACLR
rstn_i => r_master_adr_o[12].ACLR
rstn_i => r_master_adr_o[13].ACLR
rstn_i => r_master_adr_o[14].ACLR
rstn_i => r_master_adr_o[15].ACLR
rstn_i => r_master_adr_o[16].ACLR
rstn_i => r_master_adr_o[17].ACLR
rstn_i => r_master_adr_o[18].ACLR
rstn_i => r_master_adr_o[19].ACLR
rstn_i => r_master_adr_o[20].ACLR
rstn_i => r_master_adr_o[21].ACLR
rstn_i => r_master_adr_o[22].ACLR
rstn_i => r_master_adr_o[23].ACLR
rstn_i => r_master_adr_o[24].ACLR
rstn_i => r_master_adr_o[25].ACLR
rstn_i => r_master_adr_o[26].ACLR
rstn_i => r_master_adr_o[27].ACLR
rstn_i => r_master_adr_o[28].ACLR
rstn_i => r_master_adr_o[29].ACLR
rstn_i => r_master_adr_o[30].ACLR
rstn_i => r_master_adr_o[31].ACLR
rstn_i => r_master_we_o.ACLR
rstn_i => r_master_stb_o.ACLR
rstn_i => r_master_cyc_o.ACLR
rstn_i => r_wbm_stb_o.ACLR
rstn_i => r_cfg_stb_o.ACLR
rstn_i => r_pass_dat_o[0].ACLR
rstn_i => r_pass_dat_o[1].ACLR
rstn_i => r_pass_dat_o[2].ACLR
rstn_i => r_pass_dat_o[3].ACLR
rstn_i => r_pass_dat_o[4].ACLR
rstn_i => r_pass_dat_o[5].ACLR
rstn_i => r_pass_dat_o[6].ACLR
rstn_i => r_pass_dat_o[7].ACLR
rstn_i => r_pass_dat_o[8].ACLR
rstn_i => r_pass_dat_o[9].ACLR
rstn_i => r_pass_dat_o[10].ACLR
rstn_i => r_pass_dat_o[11].ACLR
rstn_i => r_pass_dat_o[12].ACLR
rstn_i => r_pass_dat_o[13].ACLR
rstn_i => r_pass_dat_o[14].ACLR
rstn_i => r_pass_dat_o[15].ACLR
rstn_i => r_pass_dat_o[16].ACLR
rstn_i => r_pass_dat_o[17].ACLR
rstn_i => r_pass_dat_o[18].ACLR
rstn_i => r_pass_dat_o[19].ACLR
rstn_i => r_pass_dat_o[20].ACLR
rstn_i => r_pass_dat_o[21].ACLR
rstn_i => r_pass_dat_o[22].ACLR
rstn_i => r_pass_dat_o[23].ACLR
rstn_i => r_pass_dat_o[24].ACLR
rstn_i => r_pass_dat_o[25].ACLR
rstn_i => r_pass_dat_o[26].ACLR
rstn_i => r_pass_dat_o[27].ACLR
rstn_i => r_pass_dat_o[28].ACLR
rstn_i => r_pass_dat_o[29].ACLR
rstn_i => r_pass_dat_o[30].ACLR
rstn_i => r_pass_dat_o[31].ACLR
rstn_i => r_pass_stb_o.ACLR
rstn_i => r_tag_dat_o[0].ACLR
rstn_i => r_tag_dat_o[1].ACLR
rstn_i => r_tag_dat_o[2].ACLR
rstn_i => r_tag_stb_o.ACLR
rstn_i => r_state~12.DATAIN
rx_cyc_i => r_rx_cyc.DATAIN
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_state.OUTPUTSELECT
rx_cyc_i => r_master_cyc_o.OUTPUTSELECT
rx_cyc_i => r_tag_stb_o.OUTPUTSELECT
rx_cyc_i => r_tag_dat_o.OUTPUTSELECT
rx_cyc_i => r_tag_dat_o.OUTPUTSELECT
rx_cyc_i => r_tag_dat_o.OUTPUTSELECT
rx_cyc_i => r_pass_stb_o.OUTPUTSELECT
rx_cyc_i => r_cfg_stb_o.OUTPUTSELECT
rx_cyc_i => r_wbm_stb_o.OUTPUTSELECT
rx_cyc_i => r_master_stb_o.OUTPUTSELECT
rx_cyc_i => r_pass_dat_o[31].ENA
rx_cyc_i => r_pass_dat_o[30].ENA
rx_cyc_i => r_pass_dat_o[29].ENA
rx_cyc_i => r_pass_dat_o[28].ENA
rx_cyc_i => r_pass_dat_o[27].ENA
rx_cyc_i => r_pass_dat_o[26].ENA
rx_cyc_i => r_pass_dat_o[25].ENA
rx_cyc_i => r_pass_dat_o[24].ENA
rx_cyc_i => r_pass_dat_o[23].ENA
rx_cyc_i => r_pass_dat_o[22].ENA
rx_cyc_i => r_pass_dat_o[21].ENA
rx_cyc_i => r_pass_dat_o[20].ENA
rx_cyc_i => r_pass_dat_o[19].ENA
rx_cyc_i => r_pass_dat_o[18].ENA
rx_cyc_i => r_pass_dat_o[17].ENA
rx_cyc_i => r_pass_dat_o[16].ENA
rx_cyc_i => r_pass_dat_o[15].ENA
rx_cyc_i => r_pass_dat_o[14].ENA
rx_cyc_i => r_pass_dat_o[13].ENA
rx_cyc_i => r_pass_dat_o[12].ENA
rx_cyc_i => r_pass_dat_o[11].ENA
rx_cyc_i => r_pass_dat_o[10].ENA
rx_cyc_i => r_pass_dat_o[9].ENA
rx_cyc_i => r_pass_dat_o[8].ENA
rx_cyc_i => r_pass_dat_o[7].ENA
rx_cyc_i => r_pass_dat_o[6].ENA
rx_cyc_i => r_pass_dat_o[5].ENA
rx_cyc_i => r_pass_dat_o[4].ENA
rx_cyc_i => r_pass_dat_o[3].ENA
rx_cyc_i => r_pass_dat_o[2].ENA
rx_cyc_i => r_pass_dat_o[1].ENA
rx_cyc_i => r_pass_dat_o[0].ENA
rx_cyc_i => r_master_we_o.ENA
rx_cyc_i => r_master_adr_o[31].ENA
rx_cyc_i => r_master_adr_o[30].ENA
rx_cyc_i => r_master_adr_o[29].ENA
rx_cyc_i => r_master_adr_o[28].ENA
rx_cyc_i => r_master_adr_o[27].ENA
rx_cyc_i => r_master_adr_o[26].ENA
rx_cyc_i => r_master_adr_o[25].ENA
rx_cyc_i => r_master_adr_o[24].ENA
rx_cyc_i => r_master_adr_o[23].ENA
rx_cyc_i => r_master_adr_o[22].ENA
rx_cyc_i => r_master_adr_o[21].ENA
rx_cyc_i => r_master_adr_o[20].ENA
rx_cyc_i => r_master_adr_o[19].ENA
rx_cyc_i => r_master_adr_o[18].ENA
rx_cyc_i => r_master_adr_o[17].ENA
rx_cyc_i => r_master_adr_o[16].ENA
rx_cyc_i => r_master_adr_o[15].ENA
rx_cyc_i => r_master_adr_o[14].ENA
rx_cyc_i => r_master_adr_o[13].ENA
rx_cyc_i => r_master_adr_o[12].ENA
rx_cyc_i => r_master_adr_o[11].ENA
rx_cyc_i => r_master_adr_o[10].ENA
rx_cyc_i => r_master_adr_o[9].ENA
rx_cyc_i => r_master_adr_o[8].ENA
rx_cyc_i => r_master_adr_o[7].ENA
rx_cyc_i => r_master_adr_o[6].ENA
rx_cyc_i => r_master_adr_o[5].ENA
rx_cyc_i => r_master_adr_o[4].ENA
rx_cyc_i => r_master_adr_o[3].ENA
rx_cyc_i => r_master_adr_o[2].ENA
rx_cyc_i => r_master_adr_o[1].ENA
rx_cyc_i => r_master_adr_o[0].ENA
rx_cyc_i => r_master_dat_o[31].ENA
rx_cyc_i => r_master_dat_o[30].ENA
rx_cyc_i => r_master_dat_o[29].ENA
rx_cyc_i => r_master_dat_o[28].ENA
rx_cyc_i => r_master_dat_o[27].ENA
rx_cyc_i => r_master_dat_o[26].ENA
rx_cyc_i => r_master_dat_o[25].ENA
rx_cyc_i => r_master_dat_o[24].ENA
rx_cyc_i => r_master_dat_o[23].ENA
rx_cyc_i => r_master_dat_o[22].ENA
rx_cyc_i => r_master_dat_o[21].ENA
rx_cyc_i => r_master_dat_o[20].ENA
rx_cyc_i => r_master_dat_o[19].ENA
rx_cyc_i => r_master_dat_o[18].ENA
rx_cyc_i => r_master_dat_o[17].ENA
rx_cyc_i => r_master_dat_o[16].ENA
rx_cyc_i => r_master_dat_o[15].ENA
rx_cyc_i => r_master_dat_o[14].ENA
rx_cyc_i => r_master_dat_o[13].ENA
rx_cyc_i => r_master_dat_o[12].ENA
rx_cyc_i => r_master_dat_o[11].ENA
rx_cyc_i => r_master_dat_o[10].ENA
rx_cyc_i => r_master_dat_o[9].ENA
rx_cyc_i => r_master_dat_o[8].ENA
rx_cyc_i => r_master_dat_o[7].ENA
rx_cyc_i => r_master_dat_o[6].ENA
rx_cyc_i => r_master_dat_o[5].ENA
rx_cyc_i => r_master_dat_o[4].ENA
rx_cyc_i => r_master_dat_o[3].ENA
rx_cyc_i => r_master_dat_o[2].ENA
rx_cyc_i => r_master_dat_o[1].ENA
rx_cyc_i => r_master_dat_o[0].ENA
rx_cyc_i => r_wr_adr[31].ENA
rx_cyc_i => r_wr_adr[30].ENA
rx_cyc_i => r_wr_adr[29].ENA
rx_cyc_i => r_wr_adr[28].ENA
rx_cyc_i => r_wr_adr[27].ENA
rx_cyc_i => r_wr_adr[26].ENA
rx_cyc_i => r_wr_adr[25].ENA
rx_cyc_i => r_wr_adr[24].ENA
rx_cyc_i => r_wr_adr[23].ENA
rx_cyc_i => r_wr_adr[22].ENA
rx_cyc_i => r_wr_adr[21].ENA
rx_cyc_i => r_wr_adr[20].ENA
rx_cyc_i => r_wr_adr[19].ENA
rx_cyc_i => r_wr_adr[18].ENA
rx_cyc_i => r_wr_adr[17].ENA
rx_cyc_i => r_wr_adr[16].ENA
rx_cyc_i => r_wr_adr[15].ENA
rx_cyc_i => r_wr_adr[14].ENA
rx_cyc_i => r_wr_adr[13].ENA
rx_cyc_i => r_wr_adr[12].ENA
rx_cyc_i => r_wr_adr[11].ENA
rx_cyc_i => r_wr_adr[10].ENA
rx_cyc_i => r_wr_adr[9].ENA
rx_cyc_i => r_wr_adr[8].ENA
rx_cyc_i => r_wr_adr[7].ENA
rx_cyc_i => r_wr_adr[6].ENA
rx_cyc_i => r_wr_adr[5].ENA
rx_cyc_i => r_wr_adr[4].ENA
rx_cyc_i => r_wr_adr[3].ENA
rx_cyc_i => r_wr_adr[2].ENA
rx_cyc_i => r_wr_adr[1].ENA
rx_cyc_i => r_wr_adr[0].ENA
rx_cyc_i => r_rx_rec_hdr.rca_cfg.ENA
rx_cyc_i => r_rx_rec_hdr.drop_cyc.ENA
rx_cyc_i => r_rx_rec_hdr.wca_cfg.ENA
rx_cyc_i => r_rx_rec_hdr.wr_fifo.ENA
rx_cyc_i => r_rx_rec_hdr.sel[3].ENA
rx_cyc_i => r_rx_rec_hdr.sel[2].ENA
rx_cyc_i => r_rx_rec_hdr.sel[1].ENA
rx_cyc_i => r_rx_rec_hdr.sel[0].ENA
rx_cyc_i => r_rx_rec_hdr.wr_cnt[7].ENA
rx_cyc_i => r_rx_rec_hdr.wr_cnt[6].ENA
rx_cyc_i => r_rx_rec_hdr.wr_cnt[5].ENA
rx_cyc_i => r_rx_rec_hdr.wr_cnt[4].ENA
rx_cyc_i => r_rx_rec_hdr.wr_cnt[3].ENA
rx_cyc_i => r_rx_rec_hdr.wr_cnt[2].ENA
rx_cyc_i => r_rx_rec_hdr.wr_cnt[1].ENA
rx_cyc_i => r_rx_rec_hdr.wr_cnt[0].ENA
rx_cyc_i => r_rx_rec_hdr.rd_cnt[7].ENA
rx_cyc_i => r_rx_rec_hdr.rd_cnt[6].ENA
rx_cyc_i => r_rx_rec_hdr.rd_cnt[5].ENA
rx_cyc_i => r_rx_rec_hdr.rd_cnt[4].ENA
rx_cyc_i => r_rx_rec_hdr.rd_cnt[3].ENA
rx_cyc_i => r_rx_rec_hdr.rd_cnt[2].ENA
rx_cyc_i => r_rx_rec_hdr.rd_cnt[1].ENA
rx_cyc_i => r_rx_rec_hdr.rd_cnt[0].ENA
rx_cyc_i => r_tx_rec_hdr.bca_cfg.ENA
rx_cyc_i => r_tx_rec_hdr.rca_cfg.ENA
rx_cyc_i => r_tx_rec_hdr.rd_fifo.ENA
rx_cyc_i => r_tx_rec_hdr.res1.ENA
rx_cyc_i => r_tx_rec_hdr.drop_cyc.ENA
rx_cyc_i => r_tx_rec_hdr.wca_cfg.ENA
rx_cyc_i => r_tx_rec_hdr.wr_fifo.ENA
rx_cyc_i => r_tx_rec_hdr.res2.ENA
rx_cyc_i => r_tx_rec_hdr.sel[7].ENA
rx_cyc_i => r_tx_rec_hdr.sel[6].ENA
rx_cyc_i => r_tx_rec_hdr.sel[5].ENA
rx_cyc_i => r_tx_rec_hdr.sel[4].ENA
rx_cyc_i => r_tx_rec_hdr.sel[3].ENA
rx_cyc_i => r_tx_rec_hdr.sel[2].ENA
rx_cyc_i => r_tx_rec_hdr.sel[1].ENA
rx_cyc_i => r_tx_rec_hdr.sel[0].ENA
rx_cyc_i => r_tx_rec_hdr.wr_cnt[7].ENA
rx_cyc_i => r_tx_rec_hdr.wr_cnt[6].ENA
rx_cyc_i => r_tx_rec_hdr.wr_cnt[5].ENA
rx_cyc_i => r_tx_rec_hdr.wr_cnt[4].ENA
rx_cyc_i => r_tx_rec_hdr.wr_cnt[3].ENA
rx_cyc_i => r_tx_rec_hdr.wr_cnt[2].ENA
rx_cyc_i => r_tx_rec_hdr.wr_cnt[1].ENA
rx_cyc_i => r_tx_rec_hdr.wr_cnt[0].ENA
rx_cyc_i => r_tx_rec_hdr.rd_cnt[7].ENA
rx_cyc_i => r_tx_rec_hdr.rd_cnt[6].ENA
rx_cyc_i => r_tx_rec_hdr.rd_cnt[5].ENA
rx_cyc_i => r_tx_rec_hdr.rd_cnt[4].ENA
rx_cyc_i => r_tx_rec_hdr.rd_cnt[3].ENA
rx_cyc_i => r_tx_rec_hdr.rd_cnt[2].ENA
rx_cyc_i => r_tx_rec_hdr.rd_cnt[1].ENA
rx_cyc_i => r_tx_rec_hdr.rd_cnt[0].ENA
rx_stb_i => fsm.IN1
rx_dat_i[0] => Selector34.IN6
rx_dat_i[0] => r_wr_adr.DATAB
rx_dat_i[0] => Selector123.IN1
rx_dat_i[0] => r_master_dat_o.DATAB
rx_dat_i[0] => Equal5.IN15
rx_dat_i[0] => Selector59.IN2
rx_dat_i[0] => r_pass_dat_o.DATAA
rx_dat_i[0] => r_tx_rec_hdr.DATAB
rx_dat_i[0] => Equal3.IN2
rx_dat_i[1] => Selector33.IN6
rx_dat_i[1] => r_wr_adr.DATAB
rx_dat_i[1] => Selector122.IN1
rx_dat_i[1] => r_master_dat_o.DATAB
rx_dat_i[1] => Equal5.IN14
rx_dat_i[1] => Selector58.IN2
rx_dat_i[1] => r_pass_dat_o.DATAA
rx_dat_i[1] => r_tx_rec_hdr.DATAB
rx_dat_i[1] => Equal3.IN1
rx_dat_i[2] => Selector32.IN6
rx_dat_i[2] => Selector90.IN2
rx_dat_i[2] => Selector121.IN1
rx_dat_i[2] => r_master_dat_o.DATAB
rx_dat_i[2] => fsm.IN0
rx_dat_i[2] => Equal5.IN13
rx_dat_i[2] => Selector57.IN2
rx_dat_i[2] => r_pass_dat_o.DATAA
rx_dat_i[2] => r_tx_rec_hdr.DATAB
rx_dat_i[2] => Equal3.IN3
rx_dat_i[3] => Selector31.IN6
rx_dat_i[3] => Selector89.IN2
rx_dat_i[3] => Selector120.IN1
rx_dat_i[3] => r_master_dat_o.DATAB
rx_dat_i[3] => Equal5.IN12
rx_dat_i[3] => Selector56.IN2
rx_dat_i[3] => r_pass_dat_o.DATAA
rx_dat_i[3] => r_tx_rec_hdr.DATAB
rx_dat_i[3] => Equal3.IN0
rx_dat_i[4] => Selector30.IN6
rx_dat_i[4] => Selector88.IN2
rx_dat_i[4] => Selector119.IN1
rx_dat_i[4] => r_master_dat_o.DATAB
rx_dat_i[4] => Equal5.IN11
rx_dat_i[4] => Selector55.IN2
rx_dat_i[4] => r_pass_dat_o.DATAA
rx_dat_i[4] => r_tx_rec_hdr.DATAB
rx_dat_i[4] => Equal2.IN2
rx_dat_i[5] => Selector29.IN6
rx_dat_i[5] => Selector87.IN2
rx_dat_i[5] => Selector118.IN1
rx_dat_i[5] => r_master_dat_o.DATAB
rx_dat_i[5] => Equal5.IN10
rx_dat_i[5] => Selector54.IN2
rx_dat_i[5] => r_pass_dat_o.DATAA
rx_dat_i[5] => r_tx_rec_hdr.DATAB
rx_dat_i[5] => Equal2.IN1
rx_dat_i[6] => Selector28.IN6
rx_dat_i[6] => Selector86.IN2
rx_dat_i[6] => Selector117.IN1
rx_dat_i[6] => r_master_dat_o.DATAB
rx_dat_i[6] => fsm.IN1
rx_dat_i[6] => Equal5.IN9
rx_dat_i[6] => Selector53.IN2
rx_dat_i[6] => r_pass_dat_o.DATAA
rx_dat_i[6] => r_tx_rec_hdr.DATAB
rx_dat_i[6] => Equal2.IN3
rx_dat_i[7] => Selector27.IN6
rx_dat_i[7] => Selector85.IN2
rx_dat_i[7] => Selector116.IN1
rx_dat_i[7] => r_master_dat_o.DATAB
rx_dat_i[7] => Equal5.IN8
rx_dat_i[7] => Selector52.IN2
rx_dat_i[7] => r_pass_dat_o.DATAA
rx_dat_i[7] => r_tx_rec_hdr.DATAB
rx_dat_i[7] => Equal2.IN0
rx_dat_i[8] => r_state.OUTPUTSELECT
rx_dat_i[8] => r_state.OUTPUTSELECT
rx_dat_i[8] => r_state.OUTPUTSELECT
rx_dat_i[8] => r_state.OUTPUTSELECT
rx_dat_i[8] => Selector26.IN11
rx_dat_i[8] => Selector84.IN5
rx_dat_i[8] => Selector115.IN5
rx_dat_i[8] => r_master_dat_o.DATAB
rx_dat_i[8] => r_pass_dat_o.DATAA
rx_dat_i[8] => Equal4.IN15
rx_dat_i[8] => Selector51.IN5
rx_dat_i[9] => Selector25.IN6
rx_dat_i[9] => Selector83.IN2
rx_dat_i[9] => Selector114.IN1
rx_dat_i[9] => r_master_dat_o.DATAB
rx_dat_i[9] => Equal4.IN13
rx_dat_i[9] => Selector50.IN2
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_pass_dat_o.OUTPUTSELECT
rx_dat_i[10] => r_tag_dat_o.DATAB
rx_dat_i[10] => Selector24.IN11
rx_dat_i[10] => Selector82.IN5
rx_dat_i[10] => Selector113.IN5
rx_dat_i[10] => r_master_dat_o.DATAB
rx_dat_i[10] => Equal4.IN14
rx_dat_i[10] => Selector49.IN5
rx_dat_i[10] => r_tag_dat_o.DATAB
rx_dat_i[11] => Selector23.IN6
rx_dat_i[11] => Selector81.IN2
rx_dat_i[11] => Selector112.IN1
rx_dat_i[11] => r_master_dat_o.DATAB
rx_dat_i[11] => Equal4.IN12
rx_dat_i[11] => Selector48.IN2
rx_dat_i[12] => Selector22.IN6
rx_dat_i[12] => Selector80.IN2
rx_dat_i[12] => Selector111.IN1
rx_dat_i[12] => r_master_dat_o.DATAB
rx_dat_i[12] => Equal4.IN11
rx_dat_i[12] => Selector47.IN2
rx_dat_i[12] => Equal1.IN3
rx_dat_i[13] => Selector21.IN6
rx_dat_i[13] => Selector79.IN2
rx_dat_i[13] => Selector110.IN1
rx_dat_i[13] => r_master_dat_o.DATAB
rx_dat_i[13] => Equal4.IN10
rx_dat_i[13] => Selector46.IN2
rx_dat_i[13] => Equal1.IN2
rx_dat_i[14] => Selector20.IN6
rx_dat_i[14] => Selector78.IN2
rx_dat_i[14] => Selector109.IN1
rx_dat_i[14] => r_master_dat_o.DATAB
rx_dat_i[14] => Equal4.IN9
rx_dat_i[14] => Selector45.IN2
rx_dat_i[14] => Equal1.IN1
rx_dat_i[15] => Selector19.IN6
rx_dat_i[15] => Selector77.IN2
rx_dat_i[15] => Selector108.IN1
rx_dat_i[15] => r_master_dat_o.DATAB
rx_dat_i[15] => Equal4.IN8
rx_dat_i[15] => Selector44.IN2
rx_dat_i[15] => Equal1.IN0
rx_dat_i[16] => Selector18.IN6
rx_dat_i[16] => Selector76.IN2
rx_dat_i[16] => Selector107.IN1
rx_dat_i[16] => r_master_dat_o.DATAB
rx_dat_i[16] => r_rx_rec_hdr.DATAB
rx_dat_i[16] => r_pass_dat_o.DATAA
rx_dat_i[16] => r_tx_rec_hdr.DATAB
rx_dat_i[16] => Equal0.IN15
rx_dat_i[17] => Selector17.IN6
rx_dat_i[17] => Selector75.IN2
rx_dat_i[17] => Selector106.IN1
rx_dat_i[17] => r_master_dat_o.DATAB
rx_dat_i[17] => r_rx_rec_hdr.DATAB
rx_dat_i[17] => r_pass_dat_o.DATAA
rx_dat_i[17] => r_tx_rec_hdr.DATAB
rx_dat_i[17] => Equal0.IN14
rx_dat_i[18] => Selector16.IN6
rx_dat_i[18] => Selector74.IN2
rx_dat_i[18] => Selector105.IN1
rx_dat_i[18] => r_master_dat_o.DATAB
rx_dat_i[18] => r_rx_rec_hdr.DATAB
rx_dat_i[18] => r_pass_dat_o.DATAA
rx_dat_i[18] => r_tx_rec_hdr.DATAB
rx_dat_i[18] => Equal0.IN13
rx_dat_i[19] => Selector15.IN6
rx_dat_i[19] => Selector73.IN2
rx_dat_i[19] => Selector104.IN1
rx_dat_i[19] => r_master_dat_o.DATAB
rx_dat_i[19] => r_rx_rec_hdr.DATAB
rx_dat_i[19] => r_pass_dat_o.DATAA
rx_dat_i[19] => r_tx_rec_hdr.DATAB
rx_dat_i[19] => Equal0.IN12
rx_dat_i[20] => Selector14.IN6
rx_dat_i[20] => Selector72.IN2
rx_dat_i[20] => Selector103.IN1
rx_dat_i[20] => r_master_dat_o.DATAB
rx_dat_i[20] => r_pass_dat_o.DATAA
rx_dat_i[20] => r_tx_rec_hdr.DATAB
rx_dat_i[20] => Equal0.IN5
rx_dat_i[21] => Selector13.IN6
rx_dat_i[21] => Selector71.IN2
rx_dat_i[21] => Selector102.IN1
rx_dat_i[21] => r_master_dat_o.DATAB
rx_dat_i[21] => r_pass_dat_o.DATAA
rx_dat_i[21] => r_tx_rec_hdr.DATAB
rx_dat_i[21] => Equal0.IN11
rx_dat_i[22] => Selector12.IN6
rx_dat_i[22] => Selector70.IN2
rx_dat_i[22] => Selector101.IN1
rx_dat_i[22] => r_master_dat_o.DATAB
rx_dat_i[22] => r_pass_dat_o.DATAA
rx_dat_i[22] => r_tx_rec_hdr.DATAB
rx_dat_i[22] => Equal0.IN10
rx_dat_i[23] => Selector11.IN6
rx_dat_i[23] => Selector69.IN2
rx_dat_i[23] => Selector100.IN1
rx_dat_i[23] => r_master_dat_o.DATAB
rx_dat_i[23] => r_pass_dat_o.DATAA
rx_dat_i[23] => r_tx_rec_hdr.DATAB
rx_dat_i[23] => Equal0.IN4
rx_dat_i[24] => Selector10.IN6
rx_dat_i[24] => Selector68.IN2
rx_dat_i[24] => Selector99.IN1
rx_dat_i[24] => r_master_dat_o.DATAB
rx_dat_i[24] => Equal0.IN3
rx_dat_i[25] => Selector9.IN6
rx_dat_i[25] => Selector67.IN2
rx_dat_i[25] => Selector98.IN1
rx_dat_i[25] => r_master_dat_o.DATAB
rx_dat_i[25] => r_rx_rec_hdr.DATAB
rx_dat_i[25] => Equal0.IN9
rx_dat_i[26] => Selector8.IN6
rx_dat_i[26] => Selector66.IN2
rx_dat_i[26] => Selector97.IN1
rx_dat_i[26] => r_master_dat_o.DATAB
rx_dat_i[26] => r_rx_rec_hdr.DATAB
rx_dat_i[26] => Equal0.IN8
rx_dat_i[27] => Selector7.IN6
rx_dat_i[27] => Selector65.IN2
rx_dat_i[27] => Selector96.IN1
rx_dat_i[27] => r_master_dat_o.DATAB
rx_dat_i[27] => r_rx_rec_hdr.DATAB
rx_dat_i[27] => r_pass_dat_o.DATAA
rx_dat_i[27] => r_tx_rec_hdr.DATAB
rx_dat_i[27] => Equal0.IN7
rx_dat_i[27] => r_master_cyc_o.IN1
rx_dat_i[28] => Selector6.IN6
rx_dat_i[28] => Selector64.IN2
rx_dat_i[28] => Selector95.IN1
rx_dat_i[28] => r_master_dat_o.DATAB
rx_dat_i[28] => Equal0.IN2
rx_dat_i[29] => Selector5.IN6
rx_dat_i[29] => Selector63.IN2
rx_dat_i[29] => Selector94.IN1
rx_dat_i[29] => r_master_dat_o.DATAB
rx_dat_i[29] => r_pass_dat_o.DATAA
rx_dat_i[29] => r_tx_rec_hdr.DATAB
rx_dat_i[29] => Equal0.IN1
rx_dat_i[30] => Selector4.IN6
rx_dat_i[30] => Selector62.IN2
rx_dat_i[30] => Selector93.IN1
rx_dat_i[30] => r_master_dat_o.DATAB
rx_dat_i[30] => r_rx_rec_hdr.DATAB
rx_dat_i[30] => Equal0.IN6
rx_dat_i[31] => Selector3.IN6
rx_dat_i[31] => Selector61.IN2
rx_dat_i[31] => Selector92.IN1
rx_dat_i[31] => r_master_dat_o.DATAB
rx_dat_i[31] => r_pass_dat_o.DATAA
rx_dat_i[31] => r_tx_rec_hdr.DATAB
rx_dat_i[31] => Equal0.IN0
rx_stall_o <= s_stall.DB_MAX_OUTPUT_PORT_TYPE
tag_stb_o <= r_tag_stb_o.DB_MAX_OUTPUT_PORT_TYPE
tag_dat_o[0] <= r_tag_dat_o[0].DB_MAX_OUTPUT_PORT_TYPE
tag_dat_o[1] <= r_tag_dat_o[1].DB_MAX_OUTPUT_PORT_TYPE
tag_dat_o[2] <= r_tag_dat_o[2].DB_MAX_OUTPUT_PORT_TYPE
tag_full_i => s_stall.IN1
pass_stb_o <= r_pass_stb_o.DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[0] <= r_pass_dat_o[0].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[1] <= r_pass_dat_o[1].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[2] <= r_pass_dat_o[2].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[3] <= r_pass_dat_o[3].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[4] <= r_pass_dat_o[4].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[5] <= r_pass_dat_o[5].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[6] <= r_pass_dat_o[6].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[7] <= r_pass_dat_o[7].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[8] <= r_pass_dat_o[8].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[9] <= r_pass_dat_o[9].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[10] <= r_pass_dat_o[10].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[11] <= r_pass_dat_o[11].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[12] <= r_pass_dat_o[12].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[13] <= r_pass_dat_o[13].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[14] <= r_pass_dat_o[14].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[15] <= r_pass_dat_o[15].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[16] <= r_pass_dat_o[16].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[17] <= r_pass_dat_o[17].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[18] <= r_pass_dat_o[18].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[19] <= r_pass_dat_o[19].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[20] <= r_pass_dat_o[20].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[21] <= r_pass_dat_o[21].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[22] <= r_pass_dat_o[22].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[23] <= r_pass_dat_o[23].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[24] <= r_pass_dat_o[24].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[25] <= r_pass_dat_o[25].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[26] <= r_pass_dat_o[26].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[27] <= r_pass_dat_o[27].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[28] <= r_pass_dat_o[28].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[29] <= r_pass_dat_o[29].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[30] <= r_pass_dat_o[30].DB_MAX_OUTPUT_PORT_TYPE
pass_dat_o[31] <= r_pass_dat_o[31].DB_MAX_OUTPUT_PORT_TYPE
pass_full_i => ~NO_FANOUT~
cfg_stb_o <= r_cfg_stb_o.DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[0] <= r_master_adr_o[0].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[1] <= r_master_adr_o[1].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[2] <= r_master_adr_o[2].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[3] <= r_master_adr_o[3].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[4] <= r_master_adr_o[4].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[5] <= r_master_adr_o[5].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[6] <= r_master_adr_o[6].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[7] <= r_master_adr_o[7].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[8] <= r_master_adr_o[8].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[9] <= r_master_adr_o[9].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[10] <= r_master_adr_o[10].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[11] <= r_master_adr_o[11].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[12] <= r_master_adr_o[12].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[13] <= r_master_adr_o[13].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[14] <= r_master_adr_o[14].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[15] <= r_master_adr_o[15].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[16] <= r_master_adr_o[16].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[17] <= r_master_adr_o[17].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[18] <= r_master_adr_o[18].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[19] <= r_master_adr_o[19].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[20] <= r_master_adr_o[20].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[21] <= r_master_adr_o[21].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[22] <= r_master_adr_o[22].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[23] <= r_master_adr_o[23].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[24] <= r_master_adr_o[24].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[25] <= r_master_adr_o[25].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[26] <= r_master_adr_o[26].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[27] <= r_master_adr_o[27].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[28] <= r_master_adr_o[28].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[29] <= r_master_adr_o[29].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[30] <= r_master_adr_o[30].DB_MAX_OUTPUT_PORT_TYPE
cfg_adr_o[31] <= r_master_adr_o[31].DB_MAX_OUTPUT_PORT_TYPE
cfg_full_i => ~NO_FANOUT~
wbm_stb_o <= r_wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_full_i => ~NO_FANOUT~
wbm_busy_i => s_wbm_busy.IN1
master_o.dat[0] <= r_master_dat_o[0].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[1] <= r_master_dat_o[1].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[2] <= r_master_dat_o[2].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[3] <= r_master_dat_o[3].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[4] <= r_master_dat_o[4].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[5] <= r_master_dat_o[5].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[6] <= r_master_dat_o[6].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[7] <= r_master_dat_o[7].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[8] <= r_master_dat_o[8].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[9] <= r_master_dat_o[9].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[10] <= r_master_dat_o[10].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[11] <= r_master_dat_o[11].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[12] <= r_master_dat_o[12].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[13] <= r_master_dat_o[13].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[14] <= r_master_dat_o[14].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[15] <= r_master_dat_o[15].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[16] <= r_master_dat_o[16].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[17] <= r_master_dat_o[17].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[18] <= r_master_dat_o[18].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[19] <= r_master_dat_o[19].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[20] <= r_master_dat_o[20].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[21] <= r_master_dat_o[21].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[22] <= r_master_dat_o[22].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[23] <= r_master_dat_o[23].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[24] <= r_master_dat_o[24].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[25] <= r_master_dat_o[25].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[26] <= r_master_dat_o[26].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[27] <= r_master_dat_o[27].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[28] <= r_master_dat_o[28].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[29] <= r_master_dat_o[29].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[30] <= r_master_dat_o[30].DB_MAX_OUTPUT_PORT_TYPE
master_o.dat[31] <= r_master_dat_o[31].DB_MAX_OUTPUT_PORT_TYPE
master_o.we <= r_master_we_o.DB_MAX_OUTPUT_PORT_TYPE
master_o.sel[0] <= r_rx_rec_hdr.sel[0].DB_MAX_OUTPUT_PORT_TYPE
master_o.sel[1] <= r_rx_rec_hdr.sel[1].DB_MAX_OUTPUT_PORT_TYPE
master_o.sel[2] <= r_rx_rec_hdr.sel[2].DB_MAX_OUTPUT_PORT_TYPE
master_o.sel[3] <= r_rx_rec_hdr.sel[3].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[0] <= r_master_adr_o[0].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[1] <= r_master_adr_o[1].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[2] <= r_master_adr_o[2].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[3] <= r_master_adr_o[3].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[4] <= r_master_adr_o[4].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[5] <= r_master_adr_o[5].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[6] <= r_master_adr_o[6].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[7] <= r_master_adr_o[7].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[8] <= r_master_adr_o[8].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[9] <= r_master_adr_o[9].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[10] <= r_master_adr_o[10].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[11] <= r_master_adr_o[11].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[12] <= r_master_adr_o[12].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[13] <= r_master_adr_o[13].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[14] <= r_master_adr_o[14].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[15] <= r_master_adr_o[15].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[16] <= r_master_adr_o[16].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[17] <= r_master_adr_o[17].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[18] <= r_master_adr_o[18].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[19] <= r_master_adr_o[19].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[20] <= r_master_adr_o[20].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[21] <= r_master_adr_o[21].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[22] <= r_master_adr_o[22].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[23] <= r_master_adr_o[23].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[24] <= r_master_adr_o[24].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[25] <= r_master_adr_o[25].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[26] <= r_master_adr_o[26].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[27] <= r_master_adr_o[27].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[28] <= r_master_adr_o[28].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[29] <= r_master_adr_o[29].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[30] <= r_master_adr_o[30].DB_MAX_OUTPUT_PORT_TYPE
master_o.adr[31] <= r_master_adr_o[31].DB_MAX_OUTPUT_PORT_TYPE
master_o.stb <= r_master_stb_o.DB_MAX_OUTPUT_PORT_TYPE
master_o.cyc <= cyc.DB_MAX_OUTPUT_PORT_TYPE
master_stall_i => s_stall.IN1


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tx_mux:mux
clk_i => r_tag_value[0].CLK
clk_i => r_tag_value[1].CLK
clk_i => r_tag_value[2].CLK
clk_i => r_tag_valid.CLK
clk_i => tx_dat_o[0]~reg0.CLK
clk_i => tx_dat_o[1]~reg0.CLK
clk_i => tx_dat_o[2]~reg0.CLK
clk_i => tx_dat_o[3]~reg0.CLK
clk_i => tx_dat_o[4]~reg0.CLK
clk_i => tx_dat_o[5]~reg0.CLK
clk_i => tx_dat_o[6]~reg0.CLK
clk_i => tx_dat_o[7]~reg0.CLK
clk_i => tx_dat_o[8]~reg0.CLK
clk_i => tx_dat_o[9]~reg0.CLK
clk_i => tx_dat_o[10]~reg0.CLK
clk_i => tx_dat_o[11]~reg0.CLK
clk_i => tx_dat_o[12]~reg0.CLK
clk_i => tx_dat_o[13]~reg0.CLK
clk_i => tx_dat_o[14]~reg0.CLK
clk_i => tx_dat_o[15]~reg0.CLK
clk_i => tx_dat_o[16]~reg0.CLK
clk_i => tx_dat_o[17]~reg0.CLK
clk_i => tx_dat_o[18]~reg0.CLK
clk_i => tx_dat_o[19]~reg0.CLK
clk_i => tx_dat_o[20]~reg0.CLK
clk_i => tx_dat_o[21]~reg0.CLK
clk_i => tx_dat_o[22]~reg0.CLK
clk_i => tx_dat_o[23]~reg0.CLK
clk_i => tx_dat_o[24]~reg0.CLK
clk_i => tx_dat_o[25]~reg0.CLK
clk_i => tx_dat_o[26]~reg0.CLK
clk_i => tx_dat_o[27]~reg0.CLK
clk_i => tx_dat_o[28]~reg0.CLK
clk_i => tx_dat_o[29]~reg0.CLK
clk_i => tx_dat_o[30]~reg0.CLK
clk_i => tx_dat_o[31]~reg0.CLK
clk_i => r_tx_stb.CLK
clk_i => r_tx_cyc.CLK
clk_i => r_skip.CLK
rstn_i => tx_dat_o[0]~reg0.ACLR
rstn_i => tx_dat_o[1]~reg0.ACLR
rstn_i => tx_dat_o[2]~reg0.ACLR
rstn_i => tx_dat_o[3]~reg0.ACLR
rstn_i => tx_dat_o[4]~reg0.ACLR
rstn_i => tx_dat_o[5]~reg0.ACLR
rstn_i => tx_dat_o[6]~reg0.ACLR
rstn_i => tx_dat_o[7]~reg0.ACLR
rstn_i => tx_dat_o[8]~reg0.ACLR
rstn_i => tx_dat_o[9]~reg0.ACLR
rstn_i => tx_dat_o[10]~reg0.ACLR
rstn_i => tx_dat_o[11]~reg0.ACLR
rstn_i => tx_dat_o[12]~reg0.ACLR
rstn_i => tx_dat_o[13]~reg0.ACLR
rstn_i => tx_dat_o[14]~reg0.ACLR
rstn_i => tx_dat_o[15]~reg0.ACLR
rstn_i => tx_dat_o[16]~reg0.ACLR
rstn_i => tx_dat_o[17]~reg0.ACLR
rstn_i => tx_dat_o[18]~reg0.ACLR
rstn_i => tx_dat_o[19]~reg0.ACLR
rstn_i => tx_dat_o[20]~reg0.ACLR
rstn_i => tx_dat_o[21]~reg0.ACLR
rstn_i => tx_dat_o[22]~reg0.ACLR
rstn_i => tx_dat_o[23]~reg0.ACLR
rstn_i => tx_dat_o[24]~reg0.ACLR
rstn_i => tx_dat_o[25]~reg0.ACLR
rstn_i => tx_dat_o[26]~reg0.ACLR
rstn_i => tx_dat_o[27]~reg0.ACLR
rstn_i => tx_dat_o[28]~reg0.ACLR
rstn_i => tx_dat_o[29]~reg0.ACLR
rstn_i => tx_dat_o[30]~reg0.ACLR
rstn_i => tx_dat_o[31]~reg0.ACLR
rstn_i => r_tx_stb.ACLR
rstn_i => r_tx_cyc.ACLR
rstn_i => r_skip.ACLR
rstn_i => r_tag_value[0].ACLR
rstn_i => r_tag_value[1].ACLR
rstn_i => r_tag_value[2].ACLR
rstn_i => r_tag_valid.ACLR
tag_pop_o <= tag_pop_o.DB_MAX_OUTPUT_PORT_TYPE
tag_dat_i[0] => r_tag_value[0].DATAIN
tag_dat_i[1] => r_tag_value[1].DATAIN
tag_dat_i[2] => r_tag_value[2].DATAIN
tag_empty_i => tag_pop_o.IN1
tag_empty_i => r_tag_valid.DATAIN
pass_pop_o <= pass_pop_o.DB_MAX_OUTPUT_PORT_TYPE
pass_dat_i[0] => Mux33.IN2
pass_dat_i[0] => Mux33.IN3
pass_dat_i[0] => Mux33.IN4
pass_dat_i[0] => Mux33.IN5
pass_dat_i[1] => Mux32.IN2
pass_dat_i[1] => Mux32.IN3
pass_dat_i[1] => Mux32.IN4
pass_dat_i[1] => Mux32.IN5
pass_dat_i[2] => Mux31.IN2
pass_dat_i[2] => Mux31.IN3
pass_dat_i[2] => Mux31.IN4
pass_dat_i[2] => Mux31.IN5
pass_dat_i[3] => Mux30.IN2
pass_dat_i[3] => Mux30.IN3
pass_dat_i[3] => Mux30.IN4
pass_dat_i[3] => Mux30.IN5
pass_dat_i[4] => Mux29.IN2
pass_dat_i[4] => Mux29.IN3
pass_dat_i[4] => Mux29.IN4
pass_dat_i[4] => Mux29.IN5
pass_dat_i[5] => Mux28.IN2
pass_dat_i[5] => Mux28.IN3
pass_dat_i[5] => Mux28.IN4
pass_dat_i[5] => Mux28.IN5
pass_dat_i[6] => Mux27.IN2
pass_dat_i[6] => Mux27.IN3
pass_dat_i[6] => Mux27.IN4
pass_dat_i[6] => Mux27.IN5
pass_dat_i[7] => Mux26.IN2
pass_dat_i[7] => Mux26.IN3
pass_dat_i[7] => Mux26.IN4
pass_dat_i[7] => Mux26.IN5
pass_dat_i[8] => Mux25.IN2
pass_dat_i[8] => Mux25.IN3
pass_dat_i[8] => Mux25.IN4
pass_dat_i[8] => Mux25.IN5
pass_dat_i[9] => Mux24.IN2
pass_dat_i[9] => Mux24.IN3
pass_dat_i[9] => Mux24.IN4
pass_dat_i[9] => Mux24.IN5
pass_dat_i[10] => Mux23.IN2
pass_dat_i[10] => Mux23.IN3
pass_dat_i[10] => Mux23.IN4
pass_dat_i[10] => Mux23.IN5
pass_dat_i[11] => Mux22.IN2
pass_dat_i[11] => Mux22.IN3
pass_dat_i[11] => Mux22.IN4
pass_dat_i[11] => Mux22.IN5
pass_dat_i[12] => Mux21.IN2
pass_dat_i[12] => Mux21.IN3
pass_dat_i[12] => Mux21.IN4
pass_dat_i[12] => Mux21.IN5
pass_dat_i[13] => Mux20.IN2
pass_dat_i[13] => Mux20.IN3
pass_dat_i[13] => Mux20.IN4
pass_dat_i[13] => Mux20.IN5
pass_dat_i[14] => Mux19.IN2
pass_dat_i[14] => Mux19.IN3
pass_dat_i[14] => Mux19.IN4
pass_dat_i[14] => Mux19.IN5
pass_dat_i[15] => Mux18.IN2
pass_dat_i[15] => Mux18.IN3
pass_dat_i[15] => Mux18.IN4
pass_dat_i[15] => Mux18.IN5
pass_dat_i[16] => Mux17.IN2
pass_dat_i[16] => Mux17.IN3
pass_dat_i[16] => Mux17.IN4
pass_dat_i[16] => Mux17.IN5
pass_dat_i[17] => Mux16.IN2
pass_dat_i[17] => Mux16.IN3
pass_dat_i[17] => Mux16.IN4
pass_dat_i[17] => Mux16.IN5
pass_dat_i[18] => Mux15.IN2
pass_dat_i[18] => Mux15.IN3
pass_dat_i[18] => Mux15.IN4
pass_dat_i[18] => Mux15.IN5
pass_dat_i[19] => Mux14.IN2
pass_dat_i[19] => Mux14.IN3
pass_dat_i[19] => Mux14.IN4
pass_dat_i[19] => Mux14.IN5
pass_dat_i[20] => Mux13.IN2
pass_dat_i[20] => Mux13.IN3
pass_dat_i[20] => Mux13.IN4
pass_dat_i[20] => Mux13.IN5
pass_dat_i[21] => Mux12.IN2
pass_dat_i[21] => Mux12.IN3
pass_dat_i[21] => Mux12.IN4
pass_dat_i[21] => Mux12.IN5
pass_dat_i[22] => Mux11.IN2
pass_dat_i[22] => Mux11.IN3
pass_dat_i[22] => Mux11.IN4
pass_dat_i[22] => Mux11.IN5
pass_dat_i[23] => Mux10.IN2
pass_dat_i[23] => Mux10.IN3
pass_dat_i[23] => Mux10.IN4
pass_dat_i[23] => Mux10.IN5
pass_dat_i[24] => Mux9.IN2
pass_dat_i[24] => Mux9.IN3
pass_dat_i[24] => Mux9.IN4
pass_dat_i[24] => Mux9.IN5
pass_dat_i[25] => Mux8.IN2
pass_dat_i[25] => Mux8.IN3
pass_dat_i[25] => Mux8.IN4
pass_dat_i[25] => Mux8.IN5
pass_dat_i[26] => Mux7.IN2
pass_dat_i[26] => Mux7.IN3
pass_dat_i[26] => Mux7.IN4
pass_dat_i[26] => Mux7.IN5
pass_dat_i[27] => Mux6.IN2
pass_dat_i[27] => Mux6.IN3
pass_dat_i[27] => Mux6.IN4
pass_dat_i[27] => Mux6.IN5
pass_dat_i[28] => Mux5.IN2
pass_dat_i[28] => Mux5.IN3
pass_dat_i[28] => Mux5.IN4
pass_dat_i[28] => Mux5.IN5
pass_dat_i[29] => Mux4.IN2
pass_dat_i[29] => Mux4.IN3
pass_dat_i[29] => Mux4.IN4
pass_dat_i[29] => Mux4.IN5
pass_dat_i[30] => Mux3.IN2
pass_dat_i[30] => Mux3.IN3
pass_dat_i[30] => Mux3.IN4
pass_dat_i[30] => Mux3.IN5
pass_dat_i[31] => Mux2.IN2
pass_dat_i[31] => Mux2.IN3
pass_dat_i[31] => Mux2.IN4
pass_dat_i[31] => Mux2.IN5
pass_empty_i => s_tag_mux.IN0
pass_empty_i => s_tag_mux.IN0
pass_empty_i => Mux34.IN4
pass_empty_i => Mux34.IN5
pass_empty_i => Mux35.IN6
pass_empty_i => Mux35.IN7
cfg_pop_o <= cfg_pop_o.DB_MAX_OUTPUT_PORT_TYPE
cfg_dat_i[0] => Mux33.IN6
cfg_dat_i[1] => Mux32.IN6
cfg_dat_i[2] => Mux31.IN6
cfg_dat_i[3] => Mux30.IN6
cfg_dat_i[4] => Mux29.IN6
cfg_dat_i[5] => Mux28.IN6
cfg_dat_i[6] => Mux27.IN6
cfg_dat_i[7] => Mux26.IN6
cfg_dat_i[8] => Mux25.IN6
cfg_dat_i[9] => Mux24.IN6
cfg_dat_i[10] => Mux23.IN6
cfg_dat_i[11] => Mux22.IN6
cfg_dat_i[12] => Mux21.IN6
cfg_dat_i[13] => Mux20.IN6
cfg_dat_i[14] => Mux19.IN6
cfg_dat_i[15] => Mux18.IN6
cfg_dat_i[16] => Mux17.IN6
cfg_dat_i[17] => Mux16.IN6
cfg_dat_i[18] => Mux15.IN6
cfg_dat_i[19] => Mux14.IN6
cfg_dat_i[20] => Mux13.IN6
cfg_dat_i[21] => Mux12.IN6
cfg_dat_i[22] => Mux11.IN6
cfg_dat_i[23] => Mux10.IN6
cfg_dat_i[24] => Mux9.IN6
cfg_dat_i[25] => Mux8.IN6
cfg_dat_i[26] => Mux7.IN6
cfg_dat_i[27] => Mux6.IN6
cfg_dat_i[28] => Mux5.IN6
cfg_dat_i[29] => Mux4.IN6
cfg_dat_i[30] => Mux3.IN6
cfg_dat_i[31] => Mux2.IN6
cfg_empty_i => s_tag_mux.IN1
cfg_empty_i => Mux34.IN6
cfg_empty_i => Mux36.IN7
wbm_pop_o <= wbm_pop_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_i[0] => Mux33.IN7
wbm_dat_i[1] => Mux32.IN7
wbm_dat_i[2] => Mux31.IN7
wbm_dat_i[3] => Mux30.IN7
wbm_dat_i[4] => Mux29.IN7
wbm_dat_i[5] => Mux28.IN7
wbm_dat_i[6] => Mux27.IN7
wbm_dat_i[7] => Mux26.IN7
wbm_dat_i[8] => Mux25.IN7
wbm_dat_i[9] => Mux24.IN7
wbm_dat_i[10] => Mux23.IN7
wbm_dat_i[11] => Mux22.IN7
wbm_dat_i[12] => Mux21.IN7
wbm_dat_i[13] => Mux20.IN7
wbm_dat_i[14] => Mux19.IN7
wbm_dat_i[15] => Mux18.IN7
wbm_dat_i[16] => Mux17.IN7
wbm_dat_i[17] => Mux16.IN7
wbm_dat_i[18] => Mux15.IN7
wbm_dat_i[19] => Mux14.IN7
wbm_dat_i[20] => Mux13.IN7
wbm_dat_i[21] => Mux12.IN7
wbm_dat_i[22] => Mux11.IN7
wbm_dat_i[23] => Mux10.IN7
wbm_dat_i[24] => Mux9.IN7
wbm_dat_i[25] => Mux8.IN7
wbm_dat_i[26] => Mux7.IN7
wbm_dat_i[27] => Mux6.IN7
wbm_dat_i[28] => Mux5.IN7
wbm_dat_i[29] => Mux4.IN7
wbm_dat_i[30] => Mux3.IN7
wbm_dat_i[31] => Mux2.IN7
wbm_empty_i => s_tag_mux.IN1
wbm_empty_i => Mux34.IN7
wbm_empty_i => Mux37.IN7
skip_stb_o <= r_skip.DB_MAX_OUTPUT_PORT_TYPE
skip_stall_i => s_can_tx.IN1
tx_cyc_o <= r_tx_cyc.DB_MAX_OUTPUT_PORT_TYPE
tx_stb_o <= r_tx_stb.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[0] <= tx_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[1] <= tx_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[2] <= tx_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[3] <= tx_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[4] <= tx_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[5] <= tx_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[6] <= tx_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[7] <= tx_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[8] <= tx_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[9] <= tx_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[10] <= tx_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[11] <= tx_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[12] <= tx_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[13] <= tx_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[14] <= tx_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[15] <= tx_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[16] <= tx_dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[17] <= tx_dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[18] <= tx_dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[19] <= tx_dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[20] <= tx_dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[21] <= tx_dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[22] <= tx_dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[23] <= tx_dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[24] <= tx_dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[25] <= tx_dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[26] <= tx_dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[27] <= tx_dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[28] <= tx_dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[29] <= tx_dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[30] <= tx_dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dat_o[31] <= tx_dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stall_i => s_can_tx.IN1


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag
clk_i => eb_fifo:fifo.clk_i
rstn_i => eb_fifo:fifo.rstn_i
fsm_stb_i => eb_fifo:fifo.w_push_i
fsm_dat_i[0] => eb_fifo:fifo.w_dat_i[0]
fsm_dat_i[1] => eb_fifo:fifo.w_dat_i[1]
fsm_dat_i[2] => eb_fifo:fifo.w_dat_i[2]
fsm_full_o <= eb_fifo:fifo.w_full_o
mux_pop_i => eb_fifo:fifo.r_pop_i
mux_dat_o[0] <= eb_fifo:fifo.r_dat_o[0]
mux_dat_o[1] <= eb_fifo:fifo.r_dat_o[1]
mux_dat_o[2] <= eb_fifo:fifo.r_dat_o[2]
mux_empty_o <= eb_fifo:fifo.r_empty_o


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo
clk_i => generic_simple_dpram:ram.clka_i
clk_i => r_empty_o~reg0.CLK
clk_i => w_full_o~reg0.CLK
clk_i => w_idx[0].CLK
clk_i => w_idx[1].CLK
clk_i => w_idx[2].CLK
clk_i => w_idx[3].CLK
clk_i => w_idx[4].CLK
clk_i => w_idx[5].CLK
clk_i => r_idx[0].CLK
clk_i => r_idx[1].CLK
clk_i => r_idx[2].CLK
clk_i => r_idx[3].CLK
clk_i => r_idx[4].CLK
clk_i => r_idx[5].CLK
clk_i => generic_simple_dpram:ram.clkb_i
rstn_i => generic_simple_dpram:ram.rst_n_i
rstn_i => r_empty_o~reg0.PRESET
rstn_i => w_full_o~reg0.ACLR
rstn_i => w_idx[0].ACLR
rstn_i => w_idx[1].ACLR
rstn_i => w_idx[2].ACLR
rstn_i => w_idx[3].ACLR
rstn_i => w_idx[4].ACLR
rstn_i => w_idx[5].ACLR
rstn_i => r_idx[0].ACLR
rstn_i => r_idx[1].ACLR
rstn_i => r_idx[2].ACLR
rstn_i => r_idx[3].ACLR
rstn_i => r_idx[4].ACLR
rstn_i => r_idx[5].ACLR
w_full_o <= w_full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_push_i => w_idx1[5].OUTPUTSELECT
w_push_i => w_idx1[4].OUTPUTSELECT
w_push_i => w_idx1[3].OUTPUTSELECT
w_push_i => w_idx1[2].OUTPUTSELECT
w_push_i => w_idx1[1].OUTPUTSELECT
w_push_i => w_idx1[0].OUTPUTSELECT
w_push_i => generic_simple_dpram:ram.wea_i
w_dat_i[0] => generic_simple_dpram:ram.da_i[0]
w_dat_i[1] => generic_simple_dpram:ram.da_i[1]
w_dat_i[2] => generic_simple_dpram:ram.da_i[2]
r_empty_o <= r_empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_pop_i => r_idx1[5].OUTPUTSELECT
r_pop_i => r_idx1[4].OUTPUTSELECT
r_pop_i => r_idx1[3].OUTPUTSELECT
r_pop_i => r_idx1[2].OUTPUTSELECT
r_pop_i => r_idx1[1].OUTPUTSELECT
r_pop_i => r_idx1[0].OUTPUTSELECT
r_dat_o[0] <= generic_simple_dpram:ram.qb_o[0]
r_dat_o[1] <= generic_simple_dpram:ram.qb_o[1]
r_dat_o[2] <= generic_simple_dpram:ram.qb_o[2]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram
rst_n_i => ~NO_FANOUT~
clka_i => altsyncram:case_nobe_single:memory.clock0
bwea_i[0] => ~NO_FANOUT~
wea_i => altsyncram:case_nobe_single:memory.wren_a
aa_i[0] => altsyncram:case_nobe_single:memory.address_a[0]
aa_i[1] => altsyncram:case_nobe_single:memory.address_a[1]
aa_i[2] => altsyncram:case_nobe_single:memory.address_a[2]
aa_i[3] => altsyncram:case_nobe_single:memory.address_a[3]
aa_i[4] => altsyncram:case_nobe_single:memory.address_a[4]
da_i[0] => altsyncram:case_nobe_single:memory.data_a[0]
da_i[1] => altsyncram:case_nobe_single:memory.data_a[1]
da_i[2] => altsyncram:case_nobe_single:memory.data_a[2]
clkb_i => ~NO_FANOUT~
ab_i[0] => altsyncram:case_nobe_single:memory.address_b[0]
ab_i[1] => altsyncram:case_nobe_single:memory.address_b[1]
ab_i[2] => altsyncram:case_nobe_single:memory.address_b[2]
ab_i[3] => altsyncram:case_nobe_single:memory.address_b[3]
ab_i[4] => altsyncram:case_nobe_single:memory.address_b[4]
qb_o[0] <= altsyncram:case_nobe_single:memory.q_b[0]
qb_o[1] <= altsyncram:case_nobe_single:memory.q_b[1]
qb_o[2] <= altsyncram:case_nobe_single:memory.q_b[2]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory
wren_a => altsyncram_rdu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rdu3:auto_generated.data_a[0]
data_a[1] => altsyncram_rdu3:auto_generated.data_a[1]
data_a[2] => altsyncram_rdu3:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_rdu3:auto_generated.address_a[0]
address_a[1] => altsyncram_rdu3:auto_generated.address_a[1]
address_a[2] => altsyncram_rdu3:auto_generated.address_a[2]
address_a[3] => altsyncram_rdu3:auto_generated.address_a[3]
address_a[4] => altsyncram_rdu3:auto_generated.address_a[4]
address_b[0] => altsyncram_rdu3:auto_generated.address_b[0]
address_b[1] => altsyncram_rdu3:auto_generated.address_b[1]
address_b[2] => altsyncram_rdu3:auto_generated.address_b[2]
address_b[3] => altsyncram_rdu3:auto_generated.address_b[3]
address_b[4] => altsyncram_rdu3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rdu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_rdu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_rdu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_rdu3:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass
clk_i => eb_fifo:fifo.clk_i
rstn_i => eb_fifo:fifo.rstn_i
fsm_stb_i => eb_fifo:fifo.w_push_i
fsm_dat_i[0] => eb_fifo:fifo.w_dat_i[0]
fsm_dat_i[1] => eb_fifo:fifo.w_dat_i[1]
fsm_dat_i[2] => eb_fifo:fifo.w_dat_i[2]
fsm_dat_i[3] => eb_fifo:fifo.w_dat_i[3]
fsm_dat_i[4] => eb_fifo:fifo.w_dat_i[4]
fsm_dat_i[5] => eb_fifo:fifo.w_dat_i[5]
fsm_dat_i[6] => eb_fifo:fifo.w_dat_i[6]
fsm_dat_i[7] => eb_fifo:fifo.w_dat_i[7]
fsm_dat_i[8] => eb_fifo:fifo.w_dat_i[8]
fsm_dat_i[9] => eb_fifo:fifo.w_dat_i[9]
fsm_dat_i[10] => eb_fifo:fifo.w_dat_i[10]
fsm_dat_i[11] => eb_fifo:fifo.w_dat_i[11]
fsm_dat_i[12] => eb_fifo:fifo.w_dat_i[12]
fsm_dat_i[13] => eb_fifo:fifo.w_dat_i[13]
fsm_dat_i[14] => eb_fifo:fifo.w_dat_i[14]
fsm_dat_i[15] => eb_fifo:fifo.w_dat_i[15]
fsm_dat_i[16] => eb_fifo:fifo.w_dat_i[16]
fsm_dat_i[17] => eb_fifo:fifo.w_dat_i[17]
fsm_dat_i[18] => eb_fifo:fifo.w_dat_i[18]
fsm_dat_i[19] => eb_fifo:fifo.w_dat_i[19]
fsm_dat_i[20] => eb_fifo:fifo.w_dat_i[20]
fsm_dat_i[21] => eb_fifo:fifo.w_dat_i[21]
fsm_dat_i[22] => eb_fifo:fifo.w_dat_i[22]
fsm_dat_i[23] => eb_fifo:fifo.w_dat_i[23]
fsm_dat_i[24] => eb_fifo:fifo.w_dat_i[24]
fsm_dat_i[25] => eb_fifo:fifo.w_dat_i[25]
fsm_dat_i[26] => eb_fifo:fifo.w_dat_i[26]
fsm_dat_i[27] => eb_fifo:fifo.w_dat_i[27]
fsm_dat_i[28] => eb_fifo:fifo.w_dat_i[28]
fsm_dat_i[29] => eb_fifo:fifo.w_dat_i[29]
fsm_dat_i[30] => eb_fifo:fifo.w_dat_i[30]
fsm_dat_i[31] => eb_fifo:fifo.w_dat_i[31]
fsm_full_o <= eb_fifo:fifo.w_full_o
mux_pop_i => eb_fifo:fifo.r_pop_i
mux_dat_o[0] <= eb_fifo:fifo.r_dat_o[0]
mux_dat_o[1] <= eb_fifo:fifo.r_dat_o[1]
mux_dat_o[2] <= eb_fifo:fifo.r_dat_o[2]
mux_dat_o[3] <= eb_fifo:fifo.r_dat_o[3]
mux_dat_o[4] <= eb_fifo:fifo.r_dat_o[4]
mux_dat_o[5] <= eb_fifo:fifo.r_dat_o[5]
mux_dat_o[6] <= eb_fifo:fifo.r_dat_o[6]
mux_dat_o[7] <= eb_fifo:fifo.r_dat_o[7]
mux_dat_o[8] <= eb_fifo:fifo.r_dat_o[8]
mux_dat_o[9] <= eb_fifo:fifo.r_dat_o[9]
mux_dat_o[10] <= eb_fifo:fifo.r_dat_o[10]
mux_dat_o[11] <= eb_fifo:fifo.r_dat_o[11]
mux_dat_o[12] <= eb_fifo:fifo.r_dat_o[12]
mux_dat_o[13] <= eb_fifo:fifo.r_dat_o[13]
mux_dat_o[14] <= eb_fifo:fifo.r_dat_o[14]
mux_dat_o[15] <= eb_fifo:fifo.r_dat_o[15]
mux_dat_o[16] <= eb_fifo:fifo.r_dat_o[16]
mux_dat_o[17] <= eb_fifo:fifo.r_dat_o[17]
mux_dat_o[18] <= eb_fifo:fifo.r_dat_o[18]
mux_dat_o[19] <= eb_fifo:fifo.r_dat_o[19]
mux_dat_o[20] <= eb_fifo:fifo.r_dat_o[20]
mux_dat_o[21] <= eb_fifo:fifo.r_dat_o[21]
mux_dat_o[22] <= eb_fifo:fifo.r_dat_o[22]
mux_dat_o[23] <= eb_fifo:fifo.r_dat_o[23]
mux_dat_o[24] <= eb_fifo:fifo.r_dat_o[24]
mux_dat_o[25] <= eb_fifo:fifo.r_dat_o[25]
mux_dat_o[26] <= eb_fifo:fifo.r_dat_o[26]
mux_dat_o[27] <= eb_fifo:fifo.r_dat_o[27]
mux_dat_o[28] <= eb_fifo:fifo.r_dat_o[28]
mux_dat_o[29] <= eb_fifo:fifo.r_dat_o[29]
mux_dat_o[30] <= eb_fifo:fifo.r_dat_o[30]
mux_dat_o[31] <= eb_fifo:fifo.r_dat_o[31]
mux_empty_o <= eb_fifo:fifo.r_empty_o


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo
clk_i => generic_simple_dpram:ram.clka_i
clk_i => r_empty_o~reg0.CLK
clk_i => w_full_o~reg0.CLK
clk_i => w_idx[0].CLK
clk_i => w_idx[1].CLK
clk_i => w_idx[2].CLK
clk_i => w_idx[3].CLK
clk_i => w_idx[4].CLK
clk_i => w_idx[5].CLK
clk_i => r_idx[0].CLK
clk_i => r_idx[1].CLK
clk_i => r_idx[2].CLK
clk_i => r_idx[3].CLK
clk_i => r_idx[4].CLK
clk_i => r_idx[5].CLK
clk_i => generic_simple_dpram:ram.clkb_i
rstn_i => generic_simple_dpram:ram.rst_n_i
rstn_i => r_empty_o~reg0.PRESET
rstn_i => w_full_o~reg0.ACLR
rstn_i => w_idx[0].ACLR
rstn_i => w_idx[1].ACLR
rstn_i => w_idx[2].ACLR
rstn_i => w_idx[3].ACLR
rstn_i => w_idx[4].ACLR
rstn_i => w_idx[5].ACLR
rstn_i => r_idx[0].ACLR
rstn_i => r_idx[1].ACLR
rstn_i => r_idx[2].ACLR
rstn_i => r_idx[3].ACLR
rstn_i => r_idx[4].ACLR
rstn_i => r_idx[5].ACLR
w_full_o <= w_full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_push_i => w_idx1[5].OUTPUTSELECT
w_push_i => w_idx1[4].OUTPUTSELECT
w_push_i => w_idx1[3].OUTPUTSELECT
w_push_i => w_idx1[2].OUTPUTSELECT
w_push_i => w_idx1[1].OUTPUTSELECT
w_push_i => w_idx1[0].OUTPUTSELECT
w_push_i => generic_simple_dpram:ram.wea_i
w_dat_i[0] => generic_simple_dpram:ram.da_i[0]
w_dat_i[1] => generic_simple_dpram:ram.da_i[1]
w_dat_i[2] => generic_simple_dpram:ram.da_i[2]
w_dat_i[3] => generic_simple_dpram:ram.da_i[3]
w_dat_i[4] => generic_simple_dpram:ram.da_i[4]
w_dat_i[5] => generic_simple_dpram:ram.da_i[5]
w_dat_i[6] => generic_simple_dpram:ram.da_i[6]
w_dat_i[7] => generic_simple_dpram:ram.da_i[7]
w_dat_i[8] => generic_simple_dpram:ram.da_i[8]
w_dat_i[9] => generic_simple_dpram:ram.da_i[9]
w_dat_i[10] => generic_simple_dpram:ram.da_i[10]
w_dat_i[11] => generic_simple_dpram:ram.da_i[11]
w_dat_i[12] => generic_simple_dpram:ram.da_i[12]
w_dat_i[13] => generic_simple_dpram:ram.da_i[13]
w_dat_i[14] => generic_simple_dpram:ram.da_i[14]
w_dat_i[15] => generic_simple_dpram:ram.da_i[15]
w_dat_i[16] => generic_simple_dpram:ram.da_i[16]
w_dat_i[17] => generic_simple_dpram:ram.da_i[17]
w_dat_i[18] => generic_simple_dpram:ram.da_i[18]
w_dat_i[19] => generic_simple_dpram:ram.da_i[19]
w_dat_i[20] => generic_simple_dpram:ram.da_i[20]
w_dat_i[21] => generic_simple_dpram:ram.da_i[21]
w_dat_i[22] => generic_simple_dpram:ram.da_i[22]
w_dat_i[23] => generic_simple_dpram:ram.da_i[23]
w_dat_i[24] => generic_simple_dpram:ram.da_i[24]
w_dat_i[25] => generic_simple_dpram:ram.da_i[25]
w_dat_i[26] => generic_simple_dpram:ram.da_i[26]
w_dat_i[27] => generic_simple_dpram:ram.da_i[27]
w_dat_i[28] => generic_simple_dpram:ram.da_i[28]
w_dat_i[29] => generic_simple_dpram:ram.da_i[29]
w_dat_i[30] => generic_simple_dpram:ram.da_i[30]
w_dat_i[31] => generic_simple_dpram:ram.da_i[31]
r_empty_o <= r_empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_pop_i => r_idx1[5].OUTPUTSELECT
r_pop_i => r_idx1[4].OUTPUTSELECT
r_pop_i => r_idx1[3].OUTPUTSELECT
r_pop_i => r_idx1[2].OUTPUTSELECT
r_pop_i => r_idx1[1].OUTPUTSELECT
r_pop_i => r_idx1[0].OUTPUTSELECT
r_dat_o[0] <= generic_simple_dpram:ram.qb_o[0]
r_dat_o[1] <= generic_simple_dpram:ram.qb_o[1]
r_dat_o[2] <= generic_simple_dpram:ram.qb_o[2]
r_dat_o[3] <= generic_simple_dpram:ram.qb_o[3]
r_dat_o[4] <= generic_simple_dpram:ram.qb_o[4]
r_dat_o[5] <= generic_simple_dpram:ram.qb_o[5]
r_dat_o[6] <= generic_simple_dpram:ram.qb_o[6]
r_dat_o[7] <= generic_simple_dpram:ram.qb_o[7]
r_dat_o[8] <= generic_simple_dpram:ram.qb_o[8]
r_dat_o[9] <= generic_simple_dpram:ram.qb_o[9]
r_dat_o[10] <= generic_simple_dpram:ram.qb_o[10]
r_dat_o[11] <= generic_simple_dpram:ram.qb_o[11]
r_dat_o[12] <= generic_simple_dpram:ram.qb_o[12]
r_dat_o[13] <= generic_simple_dpram:ram.qb_o[13]
r_dat_o[14] <= generic_simple_dpram:ram.qb_o[14]
r_dat_o[15] <= generic_simple_dpram:ram.qb_o[15]
r_dat_o[16] <= generic_simple_dpram:ram.qb_o[16]
r_dat_o[17] <= generic_simple_dpram:ram.qb_o[17]
r_dat_o[18] <= generic_simple_dpram:ram.qb_o[18]
r_dat_o[19] <= generic_simple_dpram:ram.qb_o[19]
r_dat_o[20] <= generic_simple_dpram:ram.qb_o[20]
r_dat_o[21] <= generic_simple_dpram:ram.qb_o[21]
r_dat_o[22] <= generic_simple_dpram:ram.qb_o[22]
r_dat_o[23] <= generic_simple_dpram:ram.qb_o[23]
r_dat_o[24] <= generic_simple_dpram:ram.qb_o[24]
r_dat_o[25] <= generic_simple_dpram:ram.qb_o[25]
r_dat_o[26] <= generic_simple_dpram:ram.qb_o[26]
r_dat_o[27] <= generic_simple_dpram:ram.qb_o[27]
r_dat_o[28] <= generic_simple_dpram:ram.qb_o[28]
r_dat_o[29] <= generic_simple_dpram:ram.qb_o[29]
r_dat_o[30] <= generic_simple_dpram:ram.qb_o[30]
r_dat_o[31] <= generic_simple_dpram:ram.qb_o[31]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram
rst_n_i => ~NO_FANOUT~
clka_i => altsyncram:case_nobe_single:memory.clock0
bwea_i[0] => ~NO_FANOUT~
bwea_i[1] => ~NO_FANOUT~
bwea_i[2] => ~NO_FANOUT~
bwea_i[3] => ~NO_FANOUT~
wea_i => altsyncram:case_nobe_single:memory.wren_a
aa_i[0] => altsyncram:case_nobe_single:memory.address_a[0]
aa_i[1] => altsyncram:case_nobe_single:memory.address_a[1]
aa_i[2] => altsyncram:case_nobe_single:memory.address_a[2]
aa_i[3] => altsyncram:case_nobe_single:memory.address_a[3]
aa_i[4] => altsyncram:case_nobe_single:memory.address_a[4]
da_i[0] => altsyncram:case_nobe_single:memory.data_a[0]
da_i[1] => altsyncram:case_nobe_single:memory.data_a[1]
da_i[2] => altsyncram:case_nobe_single:memory.data_a[2]
da_i[3] => altsyncram:case_nobe_single:memory.data_a[3]
da_i[4] => altsyncram:case_nobe_single:memory.data_a[4]
da_i[5] => altsyncram:case_nobe_single:memory.data_a[5]
da_i[6] => altsyncram:case_nobe_single:memory.data_a[6]
da_i[7] => altsyncram:case_nobe_single:memory.data_a[7]
da_i[8] => altsyncram:case_nobe_single:memory.data_a[8]
da_i[9] => altsyncram:case_nobe_single:memory.data_a[9]
da_i[10] => altsyncram:case_nobe_single:memory.data_a[10]
da_i[11] => altsyncram:case_nobe_single:memory.data_a[11]
da_i[12] => altsyncram:case_nobe_single:memory.data_a[12]
da_i[13] => altsyncram:case_nobe_single:memory.data_a[13]
da_i[14] => altsyncram:case_nobe_single:memory.data_a[14]
da_i[15] => altsyncram:case_nobe_single:memory.data_a[15]
da_i[16] => altsyncram:case_nobe_single:memory.data_a[16]
da_i[17] => altsyncram:case_nobe_single:memory.data_a[17]
da_i[18] => altsyncram:case_nobe_single:memory.data_a[18]
da_i[19] => altsyncram:case_nobe_single:memory.data_a[19]
da_i[20] => altsyncram:case_nobe_single:memory.data_a[20]
da_i[21] => altsyncram:case_nobe_single:memory.data_a[21]
da_i[22] => altsyncram:case_nobe_single:memory.data_a[22]
da_i[23] => altsyncram:case_nobe_single:memory.data_a[23]
da_i[24] => altsyncram:case_nobe_single:memory.data_a[24]
da_i[25] => altsyncram:case_nobe_single:memory.data_a[25]
da_i[26] => altsyncram:case_nobe_single:memory.data_a[26]
da_i[27] => altsyncram:case_nobe_single:memory.data_a[27]
da_i[28] => altsyncram:case_nobe_single:memory.data_a[28]
da_i[29] => altsyncram:case_nobe_single:memory.data_a[29]
da_i[30] => altsyncram:case_nobe_single:memory.data_a[30]
da_i[31] => altsyncram:case_nobe_single:memory.data_a[31]
clkb_i => ~NO_FANOUT~
ab_i[0] => altsyncram:case_nobe_single:memory.address_b[0]
ab_i[1] => altsyncram:case_nobe_single:memory.address_b[1]
ab_i[2] => altsyncram:case_nobe_single:memory.address_b[2]
ab_i[3] => altsyncram:case_nobe_single:memory.address_b[3]
ab_i[4] => altsyncram:case_nobe_single:memory.address_b[4]
qb_o[0] <= altsyncram:case_nobe_single:memory.q_b[0]
qb_o[1] <= altsyncram:case_nobe_single:memory.q_b[1]
qb_o[2] <= altsyncram:case_nobe_single:memory.q_b[2]
qb_o[3] <= altsyncram:case_nobe_single:memory.q_b[3]
qb_o[4] <= altsyncram:case_nobe_single:memory.q_b[4]
qb_o[5] <= altsyncram:case_nobe_single:memory.q_b[5]
qb_o[6] <= altsyncram:case_nobe_single:memory.q_b[6]
qb_o[7] <= altsyncram:case_nobe_single:memory.q_b[7]
qb_o[8] <= altsyncram:case_nobe_single:memory.q_b[8]
qb_o[9] <= altsyncram:case_nobe_single:memory.q_b[9]
qb_o[10] <= altsyncram:case_nobe_single:memory.q_b[10]
qb_o[11] <= altsyncram:case_nobe_single:memory.q_b[11]
qb_o[12] <= altsyncram:case_nobe_single:memory.q_b[12]
qb_o[13] <= altsyncram:case_nobe_single:memory.q_b[13]
qb_o[14] <= altsyncram:case_nobe_single:memory.q_b[14]
qb_o[15] <= altsyncram:case_nobe_single:memory.q_b[15]
qb_o[16] <= altsyncram:case_nobe_single:memory.q_b[16]
qb_o[17] <= altsyncram:case_nobe_single:memory.q_b[17]
qb_o[18] <= altsyncram:case_nobe_single:memory.q_b[18]
qb_o[19] <= altsyncram:case_nobe_single:memory.q_b[19]
qb_o[20] <= altsyncram:case_nobe_single:memory.q_b[20]
qb_o[21] <= altsyncram:case_nobe_single:memory.q_b[21]
qb_o[22] <= altsyncram:case_nobe_single:memory.q_b[22]
qb_o[23] <= altsyncram:case_nobe_single:memory.q_b[23]
qb_o[24] <= altsyncram:case_nobe_single:memory.q_b[24]
qb_o[25] <= altsyncram:case_nobe_single:memory.q_b[25]
qb_o[26] <= altsyncram:case_nobe_single:memory.q_b[26]
qb_o[27] <= altsyncram:case_nobe_single:memory.q_b[27]
qb_o[28] <= altsyncram:case_nobe_single:memory.q_b[28]
qb_o[29] <= altsyncram:case_nobe_single:memory.q_b[29]
qb_o[30] <= altsyncram:case_nobe_single:memory.q_b[30]
qb_o[31] <= altsyncram:case_nobe_single:memory.q_b[31]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory
wren_a => altsyncram_vgu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vgu3:auto_generated.data_a[0]
data_a[1] => altsyncram_vgu3:auto_generated.data_a[1]
data_a[2] => altsyncram_vgu3:auto_generated.data_a[2]
data_a[3] => altsyncram_vgu3:auto_generated.data_a[3]
data_a[4] => altsyncram_vgu3:auto_generated.data_a[4]
data_a[5] => altsyncram_vgu3:auto_generated.data_a[5]
data_a[6] => altsyncram_vgu3:auto_generated.data_a[6]
data_a[7] => altsyncram_vgu3:auto_generated.data_a[7]
data_a[8] => altsyncram_vgu3:auto_generated.data_a[8]
data_a[9] => altsyncram_vgu3:auto_generated.data_a[9]
data_a[10] => altsyncram_vgu3:auto_generated.data_a[10]
data_a[11] => altsyncram_vgu3:auto_generated.data_a[11]
data_a[12] => altsyncram_vgu3:auto_generated.data_a[12]
data_a[13] => altsyncram_vgu3:auto_generated.data_a[13]
data_a[14] => altsyncram_vgu3:auto_generated.data_a[14]
data_a[15] => altsyncram_vgu3:auto_generated.data_a[15]
data_a[16] => altsyncram_vgu3:auto_generated.data_a[16]
data_a[17] => altsyncram_vgu3:auto_generated.data_a[17]
data_a[18] => altsyncram_vgu3:auto_generated.data_a[18]
data_a[19] => altsyncram_vgu3:auto_generated.data_a[19]
data_a[20] => altsyncram_vgu3:auto_generated.data_a[20]
data_a[21] => altsyncram_vgu3:auto_generated.data_a[21]
data_a[22] => altsyncram_vgu3:auto_generated.data_a[22]
data_a[23] => altsyncram_vgu3:auto_generated.data_a[23]
data_a[24] => altsyncram_vgu3:auto_generated.data_a[24]
data_a[25] => altsyncram_vgu3:auto_generated.data_a[25]
data_a[26] => altsyncram_vgu3:auto_generated.data_a[26]
data_a[27] => altsyncram_vgu3:auto_generated.data_a[27]
data_a[28] => altsyncram_vgu3:auto_generated.data_a[28]
data_a[29] => altsyncram_vgu3:auto_generated.data_a[29]
data_a[30] => altsyncram_vgu3:auto_generated.data_a[30]
data_a[31] => altsyncram_vgu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_vgu3:auto_generated.address_a[0]
address_a[1] => altsyncram_vgu3:auto_generated.address_a[1]
address_a[2] => altsyncram_vgu3:auto_generated.address_a[2]
address_a[3] => altsyncram_vgu3:auto_generated.address_a[3]
address_a[4] => altsyncram_vgu3:auto_generated.address_a[4]
address_b[0] => altsyncram_vgu3:auto_generated.address_b[0]
address_b[1] => altsyncram_vgu3:auto_generated.address_b[1]
address_b[2] => altsyncram_vgu3:auto_generated.address_b[2]
address_b[3] => altsyncram_vgu3:auto_generated.address_b[3]
address_b[4] => altsyncram_vgu3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vgu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_vgu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vgu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vgu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vgu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vgu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vgu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vgu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vgu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vgu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vgu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vgu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vgu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vgu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vgu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vgu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vgu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vgu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vgu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vgu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vgu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vgu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_vgu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_vgu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_vgu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_vgu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_vgu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_vgu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_vgu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_vgu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_vgu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_vgu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_vgu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_vgu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg
clk_i => eb_fifo:fifo.clk_i
clk_i => r_cache_adr[0].CLK
clk_i => r_cache_adr[1].CLK
clk_i => r_cache_adr[2].CLK
clk_i => r_cache_empty.CLK
clk_i => cfg_o.dat[0]~reg0.CLK
clk_i => cfg_o.dat[1]~reg0.CLK
clk_i => cfg_o.dat[2]~reg0.CLK
clk_i => cfg_o.dat[3]~reg0.CLK
clk_i => cfg_o.dat[4]~reg0.CLK
clk_i => cfg_o.dat[5]~reg0.CLK
clk_i => cfg_o.dat[6]~reg0.CLK
clk_i => cfg_o.dat[7]~reg0.CLK
clk_i => cfg_o.dat[8]~reg0.CLK
clk_i => cfg_o.dat[9]~reg0.CLK
clk_i => cfg_o.dat[10]~reg0.CLK
clk_i => cfg_o.dat[11]~reg0.CLK
clk_i => cfg_o.dat[12]~reg0.CLK
clk_i => cfg_o.dat[13]~reg0.CLK
clk_i => cfg_o.dat[14]~reg0.CLK
clk_i => cfg_o.dat[15]~reg0.CLK
clk_i => cfg_o.dat[16]~reg0.CLK
clk_i => cfg_o.dat[17]~reg0.CLK
clk_i => cfg_o.dat[18]~reg0.CLK
clk_i => cfg_o.dat[19]~reg0.CLK
clk_i => cfg_o.dat[20]~reg0.CLK
clk_i => cfg_o.dat[21]~reg0.CLK
clk_i => cfg_o.dat[22]~reg0.CLK
clk_i => cfg_o.dat[23]~reg0.CLK
clk_i => cfg_o.dat[24]~reg0.CLK
clk_i => cfg_o.dat[25]~reg0.CLK
clk_i => cfg_o.dat[26]~reg0.CLK
clk_i => cfg_o.dat[27]~reg0.CLK
clk_i => cfg_o.dat[28]~reg0.CLK
clk_i => cfg_o.dat[29]~reg0.CLK
clk_i => cfg_o.dat[30]~reg0.CLK
clk_i => cfg_o.dat[31]~reg0.CLK
clk_i => cfg_o.ack~reg0.CLK
clk_i => r_port[0].CLK
clk_i => r_port[1].CLK
clk_i => r_port[2].CLK
clk_i => r_port[3].CLK
clk_i => r_port[4].CLK
clk_i => r_port[5].CLK
clk_i => r_port[6].CLK
clk_i => r_port[7].CLK
clk_i => r_port[8].CLK
clk_i => r_port[9].CLK
clk_i => r_port[10].CLK
clk_i => r_port[11].CLK
clk_i => r_port[12].CLK
clk_i => r_port[13].CLK
clk_i => r_port[14].CLK
clk_i => r_port[15].CLK
clk_i => r_ip[0].CLK
clk_i => r_ip[1].CLK
clk_i => r_ip[2].CLK
clk_i => r_ip[3].CLK
clk_i => r_ip[4].CLK
clk_i => r_ip[5].CLK
clk_i => r_ip[6].CLK
clk_i => r_ip[7].CLK
clk_i => r_ip[8].CLK
clk_i => r_ip[9].CLK
clk_i => r_ip[10].CLK
clk_i => r_ip[11].CLK
clk_i => r_ip[12].CLK
clk_i => r_ip[13].CLK
clk_i => r_ip[14].CLK
clk_i => r_ip[15].CLK
clk_i => r_ip[16].CLK
clk_i => r_ip[17].CLK
clk_i => r_ip[18].CLK
clk_i => r_ip[19].CLK
clk_i => r_ip[20].CLK
clk_i => r_ip[21].CLK
clk_i => r_ip[22].CLK
clk_i => r_ip[23].CLK
clk_i => r_ip[24].CLK
clk_i => r_ip[25].CLK
clk_i => r_ip[26].CLK
clk_i => r_ip[27].CLK
clk_i => r_ip[28].CLK
clk_i => r_ip[29].CLK
clk_i => r_ip[30].CLK
clk_i => r_ip[31].CLK
clk_i => r_mac[0].CLK
clk_i => r_mac[1].CLK
clk_i => r_mac[2].CLK
clk_i => r_mac[3].CLK
clk_i => r_mac[4].CLK
clk_i => r_mac[5].CLK
clk_i => r_mac[6].CLK
clk_i => r_mac[7].CLK
clk_i => r_mac[8].CLK
clk_i => r_mac[9].CLK
clk_i => r_mac[10].CLK
clk_i => r_mac[11].CLK
clk_i => r_mac[12].CLK
clk_i => r_mac[13].CLK
clk_i => r_mac[14].CLK
clk_i => r_mac[15].CLK
clk_i => r_mac[16].CLK
clk_i => r_mac[17].CLK
clk_i => r_mac[18].CLK
clk_i => r_mac[19].CLK
clk_i => r_mac[20].CLK
clk_i => r_mac[21].CLK
clk_i => r_mac[22].CLK
clk_i => r_mac[23].CLK
clk_i => r_mac[24].CLK
clk_i => r_mac[25].CLK
clk_i => r_mac[26].CLK
clk_i => r_mac[27].CLK
clk_i => r_mac[28].CLK
clk_i => r_mac[29].CLK
clk_i => r_mac[30].CLK
clk_i => r_mac[31].CLK
clk_i => r_mac[32].CLK
clk_i => r_mac[33].CLK
clk_i => r_mac[34].CLK
clk_i => r_mac[35].CLK
clk_i => r_mac[36].CLK
clk_i => r_mac[37].CLK
clk_i => r_mac[38].CLK
clk_i => r_mac[39].CLK
clk_i => r_mac[40].CLK
clk_i => r_mac[41].CLK
clk_i => r_mac[42].CLK
clk_i => r_mac[43].CLK
clk_i => r_mac[44].CLK
clk_i => r_mac[45].CLK
clk_i => r_mac[46].CLK
clk_i => r_mac[47].CLK
rstn_i => eb_fifo:fifo.rstn_i
rstn_i => cfg_o.dat[0]~reg0.ACLR
rstn_i => cfg_o.dat[1]~reg0.ACLR
rstn_i => cfg_o.dat[2]~reg0.ACLR
rstn_i => cfg_o.dat[3]~reg0.ACLR
rstn_i => cfg_o.dat[4]~reg0.ACLR
rstn_i => cfg_o.dat[5]~reg0.ACLR
rstn_i => cfg_o.dat[6]~reg0.ACLR
rstn_i => cfg_o.dat[7]~reg0.ACLR
rstn_i => cfg_o.dat[8]~reg0.ACLR
rstn_i => cfg_o.dat[9]~reg0.ACLR
rstn_i => cfg_o.dat[10]~reg0.ACLR
rstn_i => cfg_o.dat[11]~reg0.ACLR
rstn_i => cfg_o.dat[12]~reg0.ACLR
rstn_i => cfg_o.dat[13]~reg0.ACLR
rstn_i => cfg_o.dat[14]~reg0.ACLR
rstn_i => cfg_o.dat[15]~reg0.ACLR
rstn_i => cfg_o.dat[16]~reg0.ACLR
rstn_i => cfg_o.dat[17]~reg0.ACLR
rstn_i => cfg_o.dat[18]~reg0.ACLR
rstn_i => cfg_o.dat[19]~reg0.ACLR
rstn_i => cfg_o.dat[20]~reg0.ACLR
rstn_i => cfg_o.dat[21]~reg0.ACLR
rstn_i => cfg_o.dat[22]~reg0.ACLR
rstn_i => cfg_o.dat[23]~reg0.ACLR
rstn_i => cfg_o.dat[24]~reg0.ACLR
rstn_i => cfg_o.dat[25]~reg0.ACLR
rstn_i => cfg_o.dat[26]~reg0.ACLR
rstn_i => cfg_o.dat[27]~reg0.ACLR
rstn_i => cfg_o.dat[28]~reg0.ACLR
rstn_i => cfg_o.dat[29]~reg0.ACLR
rstn_i => cfg_o.dat[30]~reg0.ACLR
rstn_i => cfg_o.dat[31]~reg0.ACLR
rstn_i => cfg_o.ack~reg0.ACLR
rstn_i => r_port[0].ACLR
rstn_i => r_port[1].ACLR
rstn_i => r_port[2].ACLR
rstn_i => r_port[3].ACLR
rstn_i => r_port[4].PRESET
rstn_i => r_port[5].ACLR
rstn_i => r_port[6].PRESET
rstn_i => r_port[7].PRESET
rstn_i => r_port[8].PRESET
rstn_i => r_port[9].PRESET
rstn_i => r_port[10].ACLR
rstn_i => r_port[11].PRESET
rstn_i => r_port[12].ACLR
rstn_i => r_port[13].PRESET
rstn_i => r_port[14].PRESET
rstn_i => r_port[15].PRESET
rstn_i => r_ip[0].ACLR
rstn_i => r_ip[1].ACLR
rstn_i => r_ip[2].PRESET
rstn_i => r_ip[3].ACLR
rstn_i => r_ip[4].ACLR
rstn_i => r_ip[5].PRESET
rstn_i => r_ip[6].PRESET
rstn_i => r_ip[7].ACLR
rstn_i => r_ip[8].ACLR
rstn_i => r_ip[9].ACLR
rstn_i => r_ip[10].ACLR
rstn_i => r_ip[11].ACLR
rstn_i => r_ip[12].ACLR
rstn_i => r_ip[13].ACLR
rstn_i => r_ip[14].ACLR
rstn_i => r_ip[15].ACLR
rstn_i => r_ip[16].ACLR
rstn_i => r_ip[17].ACLR
rstn_i => r_ip[18].ACLR
rstn_i => r_ip[19].PRESET
rstn_i => r_ip[20].ACLR
rstn_i => r_ip[21].PRESET
rstn_i => r_ip[22].ACLR
rstn_i => r_ip[23].PRESET
rstn_i => r_ip[24].ACLR
rstn_i => r_ip[25].ACLR
rstn_i => r_ip[26].ACLR
rstn_i => r_ip[27].ACLR
rstn_i => r_ip[28].ACLR
rstn_i => r_ip[29].ACLR
rstn_i => r_ip[30].PRESET
rstn_i => r_ip[31].PRESET
rstn_i => r_mac[0].PRESET
rstn_i => r_mac[1].PRESET
rstn_i => r_mac[2].PRESET
rstn_i => r_mac[3].PRESET
rstn_i => r_mac[4].ACLR
rstn_i => r_mac[5].PRESET
rstn_i => r_mac[6].PRESET
rstn_i => r_mac[7].PRESET
rstn_i => r_mac[8].ACLR
rstn_i => r_mac[9].PRESET
rstn_i => r_mac[10].PRESET
rstn_i => r_mac[11].PRESET
rstn_i => r_mac[12].PRESET
rstn_i => r_mac[13].PRESET
rstn_i => r_mac[14].ACLR
rstn_i => r_mac[15].PRESET
rstn_i => r_mac[16].PRESET
rstn_i => r_mac[17].ACLR
rstn_i => r_mac[18].PRESET
rstn_i => r_mac[19].PRESET
rstn_i => r_mac[20].ACLR
rstn_i => r_mac[21].PRESET
rstn_i => r_mac[22].PRESET
rstn_i => r_mac[23].PRESET
rstn_i => r_mac[24].PRESET
rstn_i => r_mac[25].ACLR
rstn_i => r_mac[26].PRESET
rstn_i => r_mac[27].ACLR
rstn_i => r_mac[28].ACLR
rstn_i => r_mac[29].PRESET
rstn_i => r_mac[30].ACLR
rstn_i => r_mac[31].PRESET
rstn_i => r_mac[32].ACLR
rstn_i => r_mac[33].PRESET
rstn_i => r_mac[34].PRESET
rstn_i => r_mac[35].PRESET
rstn_i => r_mac[36].PRESET
rstn_i => r_mac[37].ACLR
rstn_i => r_mac[38].PRESET
rstn_i => r_mac[39].ACLR
rstn_i => r_mac[40].PRESET
rstn_i => r_mac[41].ACLR
rstn_i => r_mac[42].ACLR
rstn_i => r_mac[43].ACLR
rstn_i => r_mac[44].PRESET
rstn_i => r_mac[45].ACLR
rstn_i => r_mac[46].PRESET
rstn_i => r_mac[47].PRESET
rstn_i => r_cache_adr[0].ACLR
rstn_i => r_cache_adr[1].ACLR
rstn_i => r_cache_adr[2].ACLR
rstn_i => r_cache_empty.PRESET
errreg_i[0] => Mux127.IN3
errreg_i[0] => Mux159.IN3
errreg_i[1] => Mux126.IN3
errreg_i[1] => Mux158.IN3
errreg_i[2] => Mux125.IN3
errreg_i[2] => Mux157.IN3
errreg_i[3] => Mux124.IN3
errreg_i[3] => Mux156.IN3
errreg_i[4] => Mux123.IN3
errreg_i[4] => Mux155.IN3
errreg_i[5] => Mux122.IN3
errreg_i[5] => Mux154.IN3
errreg_i[6] => Mux121.IN3
errreg_i[6] => Mux153.IN3
errreg_i[7] => Mux120.IN3
errreg_i[7] => Mux152.IN3
errreg_i[8] => Mux119.IN3
errreg_i[8] => Mux151.IN3
errreg_i[9] => Mux118.IN3
errreg_i[9] => Mux150.IN3
errreg_i[10] => Mux117.IN3
errreg_i[10] => Mux149.IN3
errreg_i[11] => Mux116.IN3
errreg_i[11] => Mux148.IN3
errreg_i[12] => Mux115.IN3
errreg_i[12] => Mux147.IN3
errreg_i[13] => Mux114.IN3
errreg_i[13] => Mux146.IN3
errreg_i[14] => Mux113.IN3
errreg_i[14] => Mux145.IN3
errreg_i[15] => Mux112.IN3
errreg_i[15] => Mux144.IN3
errreg_i[16] => Mux111.IN5
errreg_i[16] => Mux143.IN5
errreg_i[17] => Mux110.IN5
errreg_i[17] => Mux142.IN5
errreg_i[18] => Mux109.IN5
errreg_i[18] => Mux141.IN5
errreg_i[19] => Mux108.IN5
errreg_i[19] => Mux140.IN5
errreg_i[20] => Mux107.IN5
errreg_i[20] => Mux139.IN5
errreg_i[21] => Mux106.IN5
errreg_i[21] => Mux138.IN5
errreg_i[22] => Mux105.IN5
errreg_i[22] => Mux137.IN5
errreg_i[23] => Mux104.IN5
errreg_i[23] => Mux136.IN5
errreg_i[24] => Mux103.IN5
errreg_i[24] => Mux135.IN5
errreg_i[25] => Mux102.IN5
errreg_i[25] => Mux134.IN5
errreg_i[26] => Mux101.IN5
errreg_i[26] => Mux133.IN5
errreg_i[27] => Mux100.IN5
errreg_i[27] => Mux132.IN5
errreg_i[28] => Mux99.IN5
errreg_i[28] => Mux131.IN5
errreg_i[29] => Mux98.IN5
errreg_i[29] => Mux130.IN5
errreg_i[30] => Mux97.IN5
errreg_i[30] => Mux129.IN5
errreg_i[31] => Mux96.IN5
errreg_i[31] => Mux128.IN5
errreg_i[32] => Mux127.IN2
errreg_i[32] => Mux159.IN2
errreg_i[33] => Mux126.IN2
errreg_i[33] => Mux158.IN2
errreg_i[34] => Mux125.IN2
errreg_i[34] => Mux157.IN2
errreg_i[35] => Mux124.IN2
errreg_i[35] => Mux156.IN2
errreg_i[36] => Mux123.IN2
errreg_i[36] => Mux155.IN2
errreg_i[37] => Mux122.IN2
errreg_i[37] => Mux154.IN2
errreg_i[38] => Mux121.IN2
errreg_i[38] => Mux153.IN2
errreg_i[39] => Mux120.IN2
errreg_i[39] => Mux152.IN2
errreg_i[40] => Mux119.IN2
errreg_i[40] => Mux151.IN2
errreg_i[41] => Mux118.IN2
errreg_i[41] => Mux150.IN2
errreg_i[42] => Mux117.IN2
errreg_i[42] => Mux149.IN2
errreg_i[43] => Mux116.IN2
errreg_i[43] => Mux148.IN2
errreg_i[44] => Mux115.IN2
errreg_i[44] => Mux147.IN2
errreg_i[45] => Mux114.IN2
errreg_i[45] => Mux146.IN2
errreg_i[46] => Mux113.IN2
errreg_i[46] => Mux145.IN2
errreg_i[47] => Mux112.IN2
errreg_i[47] => Mux144.IN2
errreg_i[48] => Mux111.IN4
errreg_i[48] => Mux143.IN4
errreg_i[49] => Mux110.IN4
errreg_i[49] => Mux142.IN4
errreg_i[50] => Mux109.IN4
errreg_i[50] => Mux141.IN4
errreg_i[51] => Mux108.IN4
errreg_i[51] => Mux140.IN4
errreg_i[52] => Mux107.IN4
errreg_i[52] => Mux139.IN4
errreg_i[53] => Mux106.IN4
errreg_i[53] => Mux138.IN4
errreg_i[54] => Mux105.IN4
errreg_i[54] => Mux137.IN4
errreg_i[55] => Mux104.IN4
errreg_i[55] => Mux136.IN4
errreg_i[56] => Mux103.IN4
errreg_i[56] => Mux135.IN4
errreg_i[57] => Mux102.IN4
errreg_i[57] => Mux134.IN4
errreg_i[58] => Mux101.IN4
errreg_i[58] => Mux133.IN4
errreg_i[59] => Mux100.IN4
errreg_i[59] => Mux132.IN4
errreg_i[60] => Mux99.IN4
errreg_i[60] => Mux131.IN4
errreg_i[61] => Mux98.IN4
errreg_i[61] => Mux130.IN4
errreg_i[62] => Mux97.IN4
errreg_i[62] => Mux129.IN4
errreg_i[63] => Mux96.IN4
errreg_i[63] => Mux128.IN4
cfg_i.dat[0] => o.DATAB
cfg_i.dat[0] => o.DATAB
cfg_i.dat[0] => o.DATAB
cfg_i.dat[0] => o.DATAB
cfg_i.dat[1] => o.DATAB
cfg_i.dat[1] => o.DATAB
cfg_i.dat[1] => o.DATAB
cfg_i.dat[1] => o.DATAB
cfg_i.dat[2] => o.DATAB
cfg_i.dat[2] => o.DATAB
cfg_i.dat[2] => o.DATAB
cfg_i.dat[2] => o.DATAB
cfg_i.dat[3] => o.DATAB
cfg_i.dat[3] => o.DATAB
cfg_i.dat[3] => o.DATAB
cfg_i.dat[3] => o.DATAB
cfg_i.dat[4] => o.DATAB
cfg_i.dat[4] => o.DATAB
cfg_i.dat[4] => o.DATAB
cfg_i.dat[4] => o.DATAB
cfg_i.dat[5] => o.DATAB
cfg_i.dat[5] => o.DATAB
cfg_i.dat[5] => o.DATAB
cfg_i.dat[5] => o.DATAB
cfg_i.dat[6] => o.DATAB
cfg_i.dat[6] => o.DATAB
cfg_i.dat[6] => o.DATAB
cfg_i.dat[6] => o.DATAB
cfg_i.dat[7] => o.DATAB
cfg_i.dat[7] => o.DATAB
cfg_i.dat[7] => o.DATAB
cfg_i.dat[7] => o.DATAB
cfg_i.dat[8] => o.DATAB
cfg_i.dat[8] => o.DATAB
cfg_i.dat[8] => o.DATAB
cfg_i.dat[8] => o.DATAB
cfg_i.dat[9] => o.DATAB
cfg_i.dat[9] => o.DATAB
cfg_i.dat[9] => o.DATAB
cfg_i.dat[9] => o.DATAB
cfg_i.dat[10] => o.DATAB
cfg_i.dat[10] => o.DATAB
cfg_i.dat[10] => o.DATAB
cfg_i.dat[10] => o.DATAB
cfg_i.dat[11] => o.DATAB
cfg_i.dat[11] => o.DATAB
cfg_i.dat[11] => o.DATAB
cfg_i.dat[11] => o.DATAB
cfg_i.dat[12] => o.DATAB
cfg_i.dat[12] => o.DATAB
cfg_i.dat[12] => o.DATAB
cfg_i.dat[12] => o.DATAB
cfg_i.dat[13] => o.DATAB
cfg_i.dat[13] => o.DATAB
cfg_i.dat[13] => o.DATAB
cfg_i.dat[13] => o.DATAB
cfg_i.dat[14] => o.DATAB
cfg_i.dat[14] => o.DATAB
cfg_i.dat[14] => o.DATAB
cfg_i.dat[14] => o.DATAB
cfg_i.dat[15] => o.DATAB
cfg_i.dat[15] => o.DATAB
cfg_i.dat[15] => o.DATAB
cfg_i.dat[15] => o.DATAB
cfg_i.dat[16] => o.DATAB
cfg_i.dat[16] => o.DATAB
cfg_i.dat[17] => o.DATAB
cfg_i.dat[17] => o.DATAB
cfg_i.dat[18] => o.DATAB
cfg_i.dat[18] => o.DATAB
cfg_i.dat[19] => o.DATAB
cfg_i.dat[19] => o.DATAB
cfg_i.dat[20] => o.DATAB
cfg_i.dat[20] => o.DATAB
cfg_i.dat[21] => o.DATAB
cfg_i.dat[21] => o.DATAB
cfg_i.dat[22] => o.DATAB
cfg_i.dat[22] => o.DATAB
cfg_i.dat[23] => o.DATAB
cfg_i.dat[23] => o.DATAB
cfg_i.dat[24] => o.DATAB
cfg_i.dat[24] => o.DATAB
cfg_i.dat[25] => o.DATAB
cfg_i.dat[25] => o.DATAB
cfg_i.dat[26] => o.DATAB
cfg_i.dat[26] => o.DATAB
cfg_i.dat[27] => o.DATAB
cfg_i.dat[27] => o.DATAB
cfg_i.dat[28] => o.DATAB
cfg_i.dat[28] => o.DATAB
cfg_i.dat[29] => o.DATAB
cfg_i.dat[29] => o.DATAB
cfg_i.dat[30] => o.DATAB
cfg_i.dat[30] => o.DATAB
cfg_i.dat[31] => o.DATAB
cfg_i.dat[31] => o.DATAB
cfg_i.we => cfg_wbs.IN1
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[0] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[1] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[2] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.sel[3] => o.OUTPUTSELECT
cfg_i.adr[0] => ~NO_FANOUT~
cfg_i.adr[1] => ~NO_FANOUT~
cfg_i.adr[2] => Mux0.IN3
cfg_i.adr[2] => Mux1.IN3
cfg_i.adr[2] => Mux2.IN3
cfg_i.adr[2] => Mux3.IN3
cfg_i.adr[2] => Mux4.IN3
cfg_i.adr[2] => Mux5.IN3
cfg_i.adr[2] => Mux6.IN3
cfg_i.adr[2] => Mux7.IN3
cfg_i.adr[2] => Mux8.IN3
cfg_i.adr[2] => Mux9.IN3
cfg_i.adr[2] => Mux10.IN3
cfg_i.adr[2] => Mux11.IN3
cfg_i.adr[2] => Mux12.IN3
cfg_i.adr[2] => Mux13.IN3
cfg_i.adr[2] => Mux14.IN3
cfg_i.adr[2] => Mux15.IN3
cfg_i.adr[2] => Mux16.IN3
cfg_i.adr[2] => Mux17.IN3
cfg_i.adr[2] => Mux18.IN3
cfg_i.adr[2] => Mux19.IN3
cfg_i.adr[2] => Mux20.IN3
cfg_i.adr[2] => Mux21.IN3
cfg_i.adr[2] => Mux22.IN3
cfg_i.adr[2] => Mux23.IN3
cfg_i.adr[2] => Mux24.IN3
cfg_i.adr[2] => Mux25.IN3
cfg_i.adr[2] => Mux26.IN3
cfg_i.adr[2] => Mux27.IN3
cfg_i.adr[2] => Mux28.IN3
cfg_i.adr[2] => Mux29.IN3
cfg_i.adr[2] => Mux30.IN3
cfg_i.adr[2] => Mux31.IN3
cfg_i.adr[2] => Mux32.IN3
cfg_i.adr[2] => Mux33.IN3
cfg_i.adr[2] => Mux34.IN3
cfg_i.adr[2] => Mux35.IN3
cfg_i.adr[2] => Mux36.IN3
cfg_i.adr[2] => Mux37.IN3
cfg_i.adr[2] => Mux38.IN3
cfg_i.adr[2] => Mux39.IN3
cfg_i.adr[2] => Mux40.IN3
cfg_i.adr[2] => Mux41.IN3
cfg_i.adr[2] => Mux42.IN3
cfg_i.adr[2] => Mux43.IN3
cfg_i.adr[2] => Mux44.IN3
cfg_i.adr[2] => Mux45.IN3
cfg_i.adr[2] => Mux46.IN3
cfg_i.adr[2] => Mux47.IN3
cfg_i.adr[2] => Mux48.IN3
cfg_i.adr[2] => Mux49.IN3
cfg_i.adr[2] => Mux50.IN3
cfg_i.adr[2] => Mux51.IN3
cfg_i.adr[2] => Mux52.IN3
cfg_i.adr[2] => Mux53.IN3
cfg_i.adr[2] => Mux54.IN3
cfg_i.adr[2] => Mux55.IN3
cfg_i.adr[2] => Mux56.IN3
cfg_i.adr[2] => Mux57.IN3
cfg_i.adr[2] => Mux58.IN3
cfg_i.adr[2] => Mux59.IN3
cfg_i.adr[2] => Mux60.IN3
cfg_i.adr[2] => Mux61.IN3
cfg_i.adr[2] => Mux62.IN3
cfg_i.adr[2] => Mux63.IN3
cfg_i.adr[2] => Mux64.IN3
cfg_i.adr[2] => Mux65.IN3
cfg_i.adr[2] => Mux66.IN3
cfg_i.adr[2] => Mux67.IN3
cfg_i.adr[2] => Mux68.IN3
cfg_i.adr[2] => Mux69.IN3
cfg_i.adr[2] => Mux70.IN3
cfg_i.adr[2] => Mux71.IN3
cfg_i.adr[2] => Mux72.IN3
cfg_i.adr[2] => Mux73.IN3
cfg_i.adr[2] => Mux74.IN3
cfg_i.adr[2] => Mux75.IN3
cfg_i.adr[2] => Mux76.IN3
cfg_i.adr[2] => Mux77.IN3
cfg_i.adr[2] => Mux78.IN3
cfg_i.adr[2] => Mux79.IN3
cfg_i.adr[2] => Mux80.IN3
cfg_i.adr[2] => Mux81.IN3
cfg_i.adr[2] => Mux82.IN3
cfg_i.adr[2] => Mux83.IN3
cfg_i.adr[2] => Mux84.IN3
cfg_i.adr[2] => Mux85.IN3
cfg_i.adr[2] => Mux86.IN3
cfg_i.adr[2] => Mux87.IN3
cfg_i.adr[2] => Mux88.IN3
cfg_i.adr[2] => Mux89.IN3
cfg_i.adr[2] => Mux90.IN3
cfg_i.adr[2] => Mux91.IN3
cfg_i.adr[2] => Mux92.IN3
cfg_i.adr[2] => Mux93.IN3
cfg_i.adr[2] => Mux94.IN3
cfg_i.adr[2] => Mux95.IN3
cfg_i.adr[2] => Mux96.IN8
cfg_i.adr[2] => Mux97.IN8
cfg_i.adr[2] => Mux98.IN8
cfg_i.adr[2] => Mux99.IN8
cfg_i.adr[2] => Mux100.IN8
cfg_i.adr[2] => Mux101.IN8
cfg_i.adr[2] => Mux102.IN8
cfg_i.adr[2] => Mux103.IN8
cfg_i.adr[2] => Mux104.IN8
cfg_i.adr[2] => Mux105.IN8
cfg_i.adr[2] => Mux106.IN8
cfg_i.adr[2] => Mux107.IN8
cfg_i.adr[2] => Mux108.IN8
cfg_i.adr[2] => Mux109.IN8
cfg_i.adr[2] => Mux110.IN8
cfg_i.adr[2] => Mux111.IN8
cfg_i.adr[2] => Mux112.IN6
cfg_i.adr[2] => Mux113.IN6
cfg_i.adr[2] => Mux114.IN6
cfg_i.adr[2] => Mux115.IN6
cfg_i.adr[2] => Mux116.IN6
cfg_i.adr[2] => Mux117.IN6
cfg_i.adr[2] => Mux118.IN6
cfg_i.adr[2] => Mux119.IN6
cfg_i.adr[2] => Mux120.IN6
cfg_i.adr[2] => Mux121.IN6
cfg_i.adr[2] => Mux122.IN6
cfg_i.adr[2] => Mux123.IN6
cfg_i.adr[2] => Mux124.IN6
cfg_i.adr[2] => Mux125.IN6
cfg_i.adr[2] => Mux126.IN6
cfg_i.adr[2] => Mux127.IN6
cfg_i.adr[3] => Mux0.IN2
cfg_i.adr[3] => Mux1.IN2
cfg_i.adr[3] => Mux2.IN2
cfg_i.adr[3] => Mux3.IN2
cfg_i.adr[3] => Mux4.IN2
cfg_i.adr[3] => Mux5.IN2
cfg_i.adr[3] => Mux6.IN2
cfg_i.adr[3] => Mux7.IN2
cfg_i.adr[3] => Mux8.IN2
cfg_i.adr[3] => Mux9.IN2
cfg_i.adr[3] => Mux10.IN2
cfg_i.adr[3] => Mux11.IN2
cfg_i.adr[3] => Mux12.IN2
cfg_i.adr[3] => Mux13.IN2
cfg_i.adr[3] => Mux14.IN2
cfg_i.adr[3] => Mux15.IN2
cfg_i.adr[3] => Mux16.IN2
cfg_i.adr[3] => Mux17.IN2
cfg_i.adr[3] => Mux18.IN2
cfg_i.adr[3] => Mux19.IN2
cfg_i.adr[3] => Mux20.IN2
cfg_i.adr[3] => Mux21.IN2
cfg_i.adr[3] => Mux22.IN2
cfg_i.adr[3] => Mux23.IN2
cfg_i.adr[3] => Mux24.IN2
cfg_i.adr[3] => Mux25.IN2
cfg_i.adr[3] => Mux26.IN2
cfg_i.adr[3] => Mux27.IN2
cfg_i.adr[3] => Mux28.IN2
cfg_i.adr[3] => Mux29.IN2
cfg_i.adr[3] => Mux30.IN2
cfg_i.adr[3] => Mux31.IN2
cfg_i.adr[3] => Mux32.IN2
cfg_i.adr[3] => Mux33.IN2
cfg_i.adr[3] => Mux34.IN2
cfg_i.adr[3] => Mux35.IN2
cfg_i.adr[3] => Mux36.IN2
cfg_i.adr[3] => Mux37.IN2
cfg_i.adr[3] => Mux38.IN2
cfg_i.adr[3] => Mux39.IN2
cfg_i.adr[3] => Mux40.IN2
cfg_i.adr[3] => Mux41.IN2
cfg_i.adr[3] => Mux42.IN2
cfg_i.adr[3] => Mux43.IN2
cfg_i.adr[3] => Mux44.IN2
cfg_i.adr[3] => Mux45.IN2
cfg_i.adr[3] => Mux46.IN2
cfg_i.adr[3] => Mux47.IN2
cfg_i.adr[3] => Mux48.IN2
cfg_i.adr[3] => Mux49.IN2
cfg_i.adr[3] => Mux50.IN2
cfg_i.adr[3] => Mux51.IN2
cfg_i.adr[3] => Mux52.IN2
cfg_i.adr[3] => Mux53.IN2
cfg_i.adr[3] => Mux54.IN2
cfg_i.adr[3] => Mux55.IN2
cfg_i.adr[3] => Mux56.IN2
cfg_i.adr[3] => Mux57.IN2
cfg_i.adr[3] => Mux58.IN2
cfg_i.adr[3] => Mux59.IN2
cfg_i.adr[3] => Mux60.IN2
cfg_i.adr[3] => Mux61.IN2
cfg_i.adr[3] => Mux62.IN2
cfg_i.adr[3] => Mux63.IN2
cfg_i.adr[3] => Mux64.IN2
cfg_i.adr[3] => Mux65.IN2
cfg_i.adr[3] => Mux66.IN2
cfg_i.adr[3] => Mux67.IN2
cfg_i.adr[3] => Mux68.IN2
cfg_i.adr[3] => Mux69.IN2
cfg_i.adr[3] => Mux70.IN2
cfg_i.adr[3] => Mux71.IN2
cfg_i.adr[3] => Mux72.IN2
cfg_i.adr[3] => Mux73.IN2
cfg_i.adr[3] => Mux74.IN2
cfg_i.adr[3] => Mux75.IN2
cfg_i.adr[3] => Mux76.IN2
cfg_i.adr[3] => Mux77.IN2
cfg_i.adr[3] => Mux78.IN2
cfg_i.adr[3] => Mux79.IN2
cfg_i.adr[3] => Mux80.IN2
cfg_i.adr[3] => Mux81.IN2
cfg_i.adr[3] => Mux82.IN2
cfg_i.adr[3] => Mux83.IN2
cfg_i.adr[3] => Mux84.IN2
cfg_i.adr[3] => Mux85.IN2
cfg_i.adr[3] => Mux86.IN2
cfg_i.adr[3] => Mux87.IN2
cfg_i.adr[3] => Mux88.IN2
cfg_i.adr[3] => Mux89.IN2
cfg_i.adr[3] => Mux90.IN2
cfg_i.adr[3] => Mux91.IN2
cfg_i.adr[3] => Mux92.IN2
cfg_i.adr[3] => Mux93.IN2
cfg_i.adr[3] => Mux94.IN2
cfg_i.adr[3] => Mux95.IN2
cfg_i.adr[3] => Mux96.IN7
cfg_i.adr[3] => Mux97.IN7
cfg_i.adr[3] => Mux98.IN7
cfg_i.adr[3] => Mux99.IN7
cfg_i.adr[3] => Mux100.IN7
cfg_i.adr[3] => Mux101.IN7
cfg_i.adr[3] => Mux102.IN7
cfg_i.adr[3] => Mux103.IN7
cfg_i.adr[3] => Mux104.IN7
cfg_i.adr[3] => Mux105.IN7
cfg_i.adr[3] => Mux106.IN7
cfg_i.adr[3] => Mux107.IN7
cfg_i.adr[3] => Mux108.IN7
cfg_i.adr[3] => Mux109.IN7
cfg_i.adr[3] => Mux110.IN7
cfg_i.adr[3] => Mux111.IN7
cfg_i.adr[3] => Mux112.IN5
cfg_i.adr[3] => Mux113.IN5
cfg_i.adr[3] => Mux114.IN5
cfg_i.adr[3] => Mux115.IN5
cfg_i.adr[3] => Mux116.IN5
cfg_i.adr[3] => Mux117.IN5
cfg_i.adr[3] => Mux118.IN5
cfg_i.adr[3] => Mux119.IN5
cfg_i.adr[3] => Mux120.IN5
cfg_i.adr[3] => Mux121.IN5
cfg_i.adr[3] => Mux122.IN5
cfg_i.adr[3] => Mux123.IN5
cfg_i.adr[3] => Mux124.IN5
cfg_i.adr[3] => Mux125.IN5
cfg_i.adr[3] => Mux126.IN5
cfg_i.adr[3] => Mux127.IN5
cfg_i.adr[4] => Mux0.IN1
cfg_i.adr[4] => Mux1.IN1
cfg_i.adr[4] => Mux2.IN1
cfg_i.adr[4] => Mux3.IN1
cfg_i.adr[4] => Mux4.IN1
cfg_i.adr[4] => Mux5.IN1
cfg_i.adr[4] => Mux6.IN1
cfg_i.adr[4] => Mux7.IN1
cfg_i.adr[4] => Mux8.IN1
cfg_i.adr[4] => Mux9.IN1
cfg_i.adr[4] => Mux10.IN1
cfg_i.adr[4] => Mux11.IN1
cfg_i.adr[4] => Mux12.IN1
cfg_i.adr[4] => Mux13.IN1
cfg_i.adr[4] => Mux14.IN1
cfg_i.adr[4] => Mux15.IN1
cfg_i.adr[4] => Mux16.IN1
cfg_i.adr[4] => Mux17.IN1
cfg_i.adr[4] => Mux18.IN1
cfg_i.adr[4] => Mux19.IN1
cfg_i.adr[4] => Mux20.IN1
cfg_i.adr[4] => Mux21.IN1
cfg_i.adr[4] => Mux22.IN1
cfg_i.adr[4] => Mux23.IN1
cfg_i.adr[4] => Mux24.IN1
cfg_i.adr[4] => Mux25.IN1
cfg_i.adr[4] => Mux26.IN1
cfg_i.adr[4] => Mux27.IN1
cfg_i.adr[4] => Mux28.IN1
cfg_i.adr[4] => Mux29.IN1
cfg_i.adr[4] => Mux30.IN1
cfg_i.adr[4] => Mux31.IN1
cfg_i.adr[4] => Mux32.IN1
cfg_i.adr[4] => Mux33.IN1
cfg_i.adr[4] => Mux34.IN1
cfg_i.adr[4] => Mux35.IN1
cfg_i.adr[4] => Mux36.IN1
cfg_i.adr[4] => Mux37.IN1
cfg_i.adr[4] => Mux38.IN1
cfg_i.adr[4] => Mux39.IN1
cfg_i.adr[4] => Mux40.IN1
cfg_i.adr[4] => Mux41.IN1
cfg_i.adr[4] => Mux42.IN1
cfg_i.adr[4] => Mux43.IN1
cfg_i.adr[4] => Mux44.IN1
cfg_i.adr[4] => Mux45.IN1
cfg_i.adr[4] => Mux46.IN1
cfg_i.adr[4] => Mux47.IN1
cfg_i.adr[4] => Mux48.IN1
cfg_i.adr[4] => Mux49.IN1
cfg_i.adr[4] => Mux50.IN1
cfg_i.adr[4] => Mux51.IN1
cfg_i.adr[4] => Mux52.IN1
cfg_i.adr[4] => Mux53.IN1
cfg_i.adr[4] => Mux54.IN1
cfg_i.adr[4] => Mux55.IN1
cfg_i.adr[4] => Mux56.IN1
cfg_i.adr[4] => Mux57.IN1
cfg_i.adr[4] => Mux58.IN1
cfg_i.adr[4] => Mux59.IN1
cfg_i.adr[4] => Mux60.IN1
cfg_i.adr[4] => Mux61.IN1
cfg_i.adr[4] => Mux62.IN1
cfg_i.adr[4] => Mux63.IN1
cfg_i.adr[4] => Mux64.IN1
cfg_i.adr[4] => Mux65.IN1
cfg_i.adr[4] => Mux66.IN1
cfg_i.adr[4] => Mux67.IN1
cfg_i.adr[4] => Mux68.IN1
cfg_i.adr[4] => Mux69.IN1
cfg_i.adr[4] => Mux70.IN1
cfg_i.adr[4] => Mux71.IN1
cfg_i.adr[4] => Mux72.IN1
cfg_i.adr[4] => Mux73.IN1
cfg_i.adr[4] => Mux74.IN1
cfg_i.adr[4] => Mux75.IN1
cfg_i.adr[4] => Mux76.IN1
cfg_i.adr[4] => Mux77.IN1
cfg_i.adr[4] => Mux78.IN1
cfg_i.adr[4] => Mux79.IN1
cfg_i.adr[4] => Mux80.IN1
cfg_i.adr[4] => Mux81.IN1
cfg_i.adr[4] => Mux82.IN1
cfg_i.adr[4] => Mux83.IN1
cfg_i.adr[4] => Mux84.IN1
cfg_i.adr[4] => Mux85.IN1
cfg_i.adr[4] => Mux86.IN1
cfg_i.adr[4] => Mux87.IN1
cfg_i.adr[4] => Mux88.IN1
cfg_i.adr[4] => Mux89.IN1
cfg_i.adr[4] => Mux90.IN1
cfg_i.adr[4] => Mux91.IN1
cfg_i.adr[4] => Mux92.IN1
cfg_i.adr[4] => Mux93.IN1
cfg_i.adr[4] => Mux94.IN1
cfg_i.adr[4] => Mux95.IN1
cfg_i.adr[4] => Mux96.IN6
cfg_i.adr[4] => Mux97.IN6
cfg_i.adr[4] => Mux98.IN6
cfg_i.adr[4] => Mux99.IN6
cfg_i.adr[4] => Mux100.IN6
cfg_i.adr[4] => Mux101.IN6
cfg_i.adr[4] => Mux102.IN6
cfg_i.adr[4] => Mux103.IN6
cfg_i.adr[4] => Mux104.IN6
cfg_i.adr[4] => Mux105.IN6
cfg_i.adr[4] => Mux106.IN6
cfg_i.adr[4] => Mux107.IN6
cfg_i.adr[4] => Mux108.IN6
cfg_i.adr[4] => Mux109.IN6
cfg_i.adr[4] => Mux110.IN6
cfg_i.adr[4] => Mux111.IN6
cfg_i.adr[4] => Mux112.IN4
cfg_i.adr[4] => Mux113.IN4
cfg_i.adr[4] => Mux114.IN4
cfg_i.adr[4] => Mux115.IN4
cfg_i.adr[4] => Mux116.IN4
cfg_i.adr[4] => Mux117.IN4
cfg_i.adr[4] => Mux118.IN4
cfg_i.adr[4] => Mux119.IN4
cfg_i.adr[4] => Mux120.IN4
cfg_i.adr[4] => Mux121.IN4
cfg_i.adr[4] => Mux122.IN4
cfg_i.adr[4] => Mux123.IN4
cfg_i.adr[4] => Mux124.IN4
cfg_i.adr[4] => Mux125.IN4
cfg_i.adr[4] => Mux126.IN4
cfg_i.adr[4] => Mux127.IN4
cfg_i.adr[5] => ~NO_FANOUT~
cfg_i.adr[6] => ~NO_FANOUT~
cfg_i.adr[7] => ~NO_FANOUT~
cfg_i.adr[8] => ~NO_FANOUT~
cfg_i.adr[9] => ~NO_FANOUT~
cfg_i.adr[10] => ~NO_FANOUT~
cfg_i.adr[11] => ~NO_FANOUT~
cfg_i.adr[12] => ~NO_FANOUT~
cfg_i.adr[13] => ~NO_FANOUT~
cfg_i.adr[14] => ~NO_FANOUT~
cfg_i.adr[15] => ~NO_FANOUT~
cfg_i.adr[16] => ~NO_FANOUT~
cfg_i.adr[17] => ~NO_FANOUT~
cfg_i.adr[18] => ~NO_FANOUT~
cfg_i.adr[19] => ~NO_FANOUT~
cfg_i.adr[20] => ~NO_FANOUT~
cfg_i.adr[21] => ~NO_FANOUT~
cfg_i.adr[22] => ~NO_FANOUT~
cfg_i.adr[23] => ~NO_FANOUT~
cfg_i.adr[24] => ~NO_FANOUT~
cfg_i.adr[25] => ~NO_FANOUT~
cfg_i.adr[26] => ~NO_FANOUT~
cfg_i.adr[27] => ~NO_FANOUT~
cfg_i.adr[28] => ~NO_FANOUT~
cfg_i.adr[29] => ~NO_FANOUT~
cfg_i.adr[30] => ~NO_FANOUT~
cfg_i.adr[31] => ~NO_FANOUT~
cfg_i.stb => ack.IN0
cfg_i.cyc => ack.IN1
cfg_o.dat[0] <= cfg_o.dat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[1] <= cfg_o.dat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[2] <= cfg_o.dat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[3] <= cfg_o.dat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[4] <= cfg_o.dat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[5] <= cfg_o.dat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[6] <= cfg_o.dat[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[7] <= cfg_o.dat[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[8] <= cfg_o.dat[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[9] <= cfg_o.dat[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[10] <= cfg_o.dat[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[11] <= cfg_o.dat[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[12] <= cfg_o.dat[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[13] <= cfg_o.dat[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[14] <= cfg_o.dat[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[15] <= cfg_o.dat[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[16] <= cfg_o.dat[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[17] <= cfg_o.dat[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[18] <= cfg_o.dat[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[19] <= cfg_o.dat[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[20] <= cfg_o.dat[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[21] <= cfg_o.dat[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[22] <= cfg_o.dat[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[23] <= cfg_o.dat[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[24] <= cfg_o.dat[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[25] <= cfg_o.dat[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[26] <= cfg_o.dat[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[27] <= cfg_o.dat[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[28] <= cfg_o.dat[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[29] <= cfg_o.dat[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[30] <= cfg_o.dat[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.dat[31] <= cfg_o.dat[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_o.int <= <GND>
cfg_o.stall <= <GND>
cfg_o.rty <= <GND>
cfg_o.err <= <GND>
cfg_o.ack <= cfg_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
fsm_stb_i => eb_fifo:fifo.w_push_i
fsm_adr_i[0] => ~NO_FANOUT~
fsm_adr_i[1] => ~NO_FANOUT~
fsm_adr_i[2] => eb_fifo:fifo.w_dat_i[0]
fsm_adr_i[3] => eb_fifo:fifo.w_dat_i[1]
fsm_adr_i[4] => eb_fifo:fifo.w_dat_i[2]
fsm_adr_i[5] => ~NO_FANOUT~
fsm_adr_i[6] => ~NO_FANOUT~
fsm_adr_i[7] => ~NO_FANOUT~
fsm_adr_i[8] => ~NO_FANOUT~
fsm_adr_i[9] => ~NO_FANOUT~
fsm_adr_i[10] => ~NO_FANOUT~
fsm_adr_i[11] => ~NO_FANOUT~
fsm_adr_i[12] => ~NO_FANOUT~
fsm_adr_i[13] => ~NO_FANOUT~
fsm_adr_i[14] => ~NO_FANOUT~
fsm_adr_i[15] => ~NO_FANOUT~
fsm_adr_i[16] => ~NO_FANOUT~
fsm_adr_i[17] => ~NO_FANOUT~
fsm_adr_i[18] => ~NO_FANOUT~
fsm_adr_i[19] => ~NO_FANOUT~
fsm_adr_i[20] => ~NO_FANOUT~
fsm_adr_i[21] => ~NO_FANOUT~
fsm_adr_i[22] => ~NO_FANOUT~
fsm_adr_i[23] => ~NO_FANOUT~
fsm_adr_i[24] => ~NO_FANOUT~
fsm_adr_i[25] => ~NO_FANOUT~
fsm_adr_i[26] => ~NO_FANOUT~
fsm_adr_i[27] => ~NO_FANOUT~
fsm_adr_i[28] => ~NO_FANOUT~
fsm_adr_i[29] => ~NO_FANOUT~
fsm_adr_i[30] => ~NO_FANOUT~
fsm_adr_i[31] => ~NO_FANOUT~
fsm_full_o <= eb_fifo:fifo.w_full_o
mux_pop_i => s_fifo_pop.IN1
mux_pop_i => cache.IN1
mux_dat_o[0] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[1] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[2] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[3] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[4] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[5] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[6] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[7] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[8] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[9] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[10] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[11] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[12] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[13] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[14] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[15] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[16] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[17] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[18] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[19] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[20] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[21] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[22] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[23] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[24] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[25] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[26] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[27] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[28] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[29] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[30] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
mux_dat_o[31] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
mux_empty_o <= r_cache_empty.DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[0] <= r_mac[0].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[1] <= r_mac[1].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[2] <= r_mac[2].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[3] <= r_mac[3].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[4] <= r_mac[4].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[5] <= r_mac[5].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[6] <= r_mac[6].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[7] <= r_mac[7].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[8] <= r_mac[8].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[9] <= r_mac[9].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[10] <= r_mac[10].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[11] <= r_mac[11].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[12] <= r_mac[12].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[13] <= r_mac[13].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[14] <= r_mac[14].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[15] <= r_mac[15].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[16] <= r_mac[16].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[17] <= r_mac[17].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[18] <= r_mac[18].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[19] <= r_mac[19].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[20] <= r_mac[20].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[21] <= r_mac[21].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[22] <= r_mac[22].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[23] <= r_mac[23].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[24] <= r_mac[24].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[25] <= r_mac[25].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[26] <= r_mac[26].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[27] <= r_mac[27].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[28] <= r_mac[28].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[29] <= r_mac[29].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[30] <= r_mac[30].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[31] <= r_mac[31].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[32] <= r_mac[32].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[33] <= r_mac[33].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[34] <= r_mac[34].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[35] <= r_mac[35].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[36] <= r_mac[36].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[37] <= r_mac[37].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[38] <= r_mac[38].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[39] <= r_mac[39].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[40] <= r_mac[40].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[41] <= r_mac[41].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[42] <= r_mac[42].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[43] <= r_mac[43].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[44] <= r_mac[44].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[45] <= r_mac[45].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[46] <= r_mac[46].DB_MAX_OUTPUT_PORT_TYPE
my_mac_o[47] <= r_mac[47].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[0] <= r_ip[0].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[1] <= r_ip[1].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[2] <= r_ip[2].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[3] <= r_ip[3].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[4] <= r_ip[4].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[5] <= r_ip[5].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[6] <= r_ip[6].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[7] <= r_ip[7].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[8] <= r_ip[8].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[9] <= r_ip[9].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[10] <= r_ip[10].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[11] <= r_ip[11].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[12] <= r_ip[12].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[13] <= r_ip[13].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[14] <= r_ip[14].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[15] <= r_ip[15].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[16] <= r_ip[16].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[17] <= r_ip[17].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[18] <= r_ip[18].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[19] <= r_ip[19].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[20] <= r_ip[20].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[21] <= r_ip[21].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[22] <= r_ip[22].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[23] <= r_ip[23].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[24] <= r_ip[24].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[25] <= r_ip[25].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[26] <= r_ip[26].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[27] <= r_ip[27].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[28] <= r_ip[28].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[29] <= r_ip[29].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[30] <= r_ip[30].DB_MAX_OUTPUT_PORT_TYPE
my_ip_o[31] <= r_ip[31].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[0] <= r_port[0].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[1] <= r_port[1].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[2] <= r_port[2].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[3] <= r_port[3].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[4] <= r_port[4].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[5] <= r_port[5].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[6] <= r_port[6].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[7] <= r_port[7].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[8] <= r_port[8].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[9] <= r_port[9].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[10] <= r_port[10].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[11] <= r_port[11].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[12] <= r_port[12].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[13] <= r_port[13].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[14] <= r_port[14].DB_MAX_OUTPUT_PORT_TYPE
my_port_o[15] <= r_port[15].DB_MAX_OUTPUT_PORT_TYPE


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo
clk_i => generic_simple_dpram:ram.clka_i
clk_i => r_empty_o~reg0.CLK
clk_i => w_full_o~reg0.CLK
clk_i => w_idx[0].CLK
clk_i => w_idx[1].CLK
clk_i => w_idx[2].CLK
clk_i => w_idx[3].CLK
clk_i => w_idx[4].CLK
clk_i => w_idx[5].CLK
clk_i => r_idx[0].CLK
clk_i => r_idx[1].CLK
clk_i => r_idx[2].CLK
clk_i => r_idx[3].CLK
clk_i => r_idx[4].CLK
clk_i => r_idx[5].CLK
clk_i => generic_simple_dpram:ram.clkb_i
rstn_i => generic_simple_dpram:ram.rst_n_i
rstn_i => r_empty_o~reg0.PRESET
rstn_i => w_full_o~reg0.ACLR
rstn_i => w_idx[0].ACLR
rstn_i => w_idx[1].ACLR
rstn_i => w_idx[2].ACLR
rstn_i => w_idx[3].ACLR
rstn_i => w_idx[4].ACLR
rstn_i => w_idx[5].ACLR
rstn_i => r_idx[0].ACLR
rstn_i => r_idx[1].ACLR
rstn_i => r_idx[2].ACLR
rstn_i => r_idx[3].ACLR
rstn_i => r_idx[4].ACLR
rstn_i => r_idx[5].ACLR
w_full_o <= w_full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_push_i => w_idx1[5].OUTPUTSELECT
w_push_i => w_idx1[4].OUTPUTSELECT
w_push_i => w_idx1[3].OUTPUTSELECT
w_push_i => w_idx1[2].OUTPUTSELECT
w_push_i => w_idx1[1].OUTPUTSELECT
w_push_i => w_idx1[0].OUTPUTSELECT
w_push_i => generic_simple_dpram:ram.wea_i
w_dat_i[0] => generic_simple_dpram:ram.da_i[0]
w_dat_i[1] => generic_simple_dpram:ram.da_i[1]
w_dat_i[2] => generic_simple_dpram:ram.da_i[2]
r_empty_o <= r_empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_pop_i => r_idx1[5].OUTPUTSELECT
r_pop_i => r_idx1[4].OUTPUTSELECT
r_pop_i => r_idx1[3].OUTPUTSELECT
r_pop_i => r_idx1[2].OUTPUTSELECT
r_pop_i => r_idx1[1].OUTPUTSELECT
r_pop_i => r_idx1[0].OUTPUTSELECT
r_dat_o[0] <= generic_simple_dpram:ram.qb_o[0]
r_dat_o[1] <= generic_simple_dpram:ram.qb_o[1]
r_dat_o[2] <= generic_simple_dpram:ram.qb_o[2]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram
rst_n_i => ~NO_FANOUT~
clka_i => altsyncram:case_nobe_single:memory.clock0
bwea_i[0] => ~NO_FANOUT~
wea_i => altsyncram:case_nobe_single:memory.wren_a
aa_i[0] => altsyncram:case_nobe_single:memory.address_a[0]
aa_i[1] => altsyncram:case_nobe_single:memory.address_a[1]
aa_i[2] => altsyncram:case_nobe_single:memory.address_a[2]
aa_i[3] => altsyncram:case_nobe_single:memory.address_a[3]
aa_i[4] => altsyncram:case_nobe_single:memory.address_a[4]
da_i[0] => altsyncram:case_nobe_single:memory.data_a[0]
da_i[1] => altsyncram:case_nobe_single:memory.data_a[1]
da_i[2] => altsyncram:case_nobe_single:memory.data_a[2]
clkb_i => ~NO_FANOUT~
ab_i[0] => altsyncram:case_nobe_single:memory.address_b[0]
ab_i[1] => altsyncram:case_nobe_single:memory.address_b[1]
ab_i[2] => altsyncram:case_nobe_single:memory.address_b[2]
ab_i[3] => altsyncram:case_nobe_single:memory.address_b[3]
ab_i[4] => altsyncram:case_nobe_single:memory.address_b[4]
qb_o[0] <= altsyncram:case_nobe_single:memory.q_b[0]
qb_o[1] <= altsyncram:case_nobe_single:memory.q_b[1]
qb_o[2] <= altsyncram:case_nobe_single:memory.q_b[2]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory
wren_a => altsyncram_rdu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rdu3:auto_generated.data_a[0]
data_a[1] => altsyncram_rdu3:auto_generated.data_a[1]
data_a[2] => altsyncram_rdu3:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_rdu3:auto_generated.address_a[0]
address_a[1] => altsyncram_rdu3:auto_generated.address_a[1]
address_a[2] => altsyncram_rdu3:auto_generated.address_a[2]
address_a[3] => altsyncram_rdu3:auto_generated.address_a[3]
address_a[4] => altsyncram_rdu3:auto_generated.address_a[4]
address_b[0] => altsyncram_rdu3:auto_generated.address_b[0]
address_b[1] => altsyncram_rdu3:auto_generated.address_b[1]
address_b[2] => altsyncram_rdu3:auto_generated.address_b[2]
address_b[3] => altsyncram_rdu3:auto_generated.address_b[3]
address_b[4] => altsyncram_rdu3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rdu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_rdu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_rdu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_rdu3:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm
clk_i => eb_fifo:datfifo.clk_i
clk_i => r_errreg[0].CLK
clk_i => r_errreg[1].CLK
clk_i => r_errreg[2].CLK
clk_i => r_errreg[3].CLK
clk_i => r_errreg[4].CLK
clk_i => r_errreg[5].CLK
clk_i => r_errreg[6].CLK
clk_i => r_errreg[7].CLK
clk_i => r_errreg[8].CLK
clk_i => r_errreg[9].CLK
clk_i => r_errreg[10].CLK
clk_i => r_errreg[11].CLK
clk_i => r_errreg[12].CLK
clk_i => r_errreg[13].CLK
clk_i => r_errreg[14].CLK
clk_i => r_errreg[15].CLK
clk_i => r_errreg[16].CLK
clk_i => r_errreg[17].CLK
clk_i => r_errreg[18].CLK
clk_i => r_errreg[19].CLK
clk_i => r_errreg[20].CLK
clk_i => r_errreg[21].CLK
clk_i => r_errreg[22].CLK
clk_i => r_errreg[23].CLK
clk_i => r_errreg[24].CLK
clk_i => r_errreg[25].CLK
clk_i => r_errreg[26].CLK
clk_i => r_errreg[27].CLK
clk_i => r_errreg[28].CLK
clk_i => r_errreg[29].CLK
clk_i => r_errreg[30].CLK
clk_i => r_errreg[31].CLK
clk_i => r_errreg[32].CLK
clk_i => r_errreg[33].CLK
clk_i => r_errreg[34].CLK
clk_i => r_errreg[35].CLK
clk_i => r_errreg[36].CLK
clk_i => r_errreg[37].CLK
clk_i => r_errreg[38].CLK
clk_i => r_errreg[39].CLK
clk_i => r_errreg[40].CLK
clk_i => r_errreg[41].CLK
clk_i => r_errreg[42].CLK
clk_i => r_errreg[43].CLK
clk_i => r_errreg[44].CLK
clk_i => r_errreg[45].CLK
clk_i => r_errreg[46].CLK
clk_i => r_errreg[47].CLK
clk_i => r_errreg[48].CLK
clk_i => r_errreg[49].CLK
clk_i => r_errreg[50].CLK
clk_i => r_errreg[51].CLK
clk_i => r_errreg[52].CLK
clk_i => r_errreg[53].CLK
clk_i => r_errreg[54].CLK
clk_i => r_errreg[55].CLK
clk_i => r_errreg[56].CLK
clk_i => r_errreg[57].CLK
clk_i => r_errreg[58].CLK
clk_i => r_errreg[59].CLK
clk_i => r_errreg[60].CLK
clk_i => r_errreg[61].CLK
clk_i => r_errreg[62].CLK
clk_i => r_errreg[63].CLK
clk_i => r_timeout[0].CLK
clk_i => r_timeout[1].CLK
clk_i => r_timeout[2].CLK
clk_i => r_timeout[3].CLK
clk_i => r_timeout[4].CLK
clk_i => r_timeout[5].CLK
clk_i => r_timeout[6].CLK
clk_i => r_timeout[7].CLK
clk_i => r_timeout[8].CLK
clk_i => r_timeout[9].CLK
clk_i => r_timeout[10].CLK
clk_i => r_timeout[11].CLK
clk_i => r_timeout[12].CLK
clk_i => r_timeout[13].CLK
clk_i => r_timeout[14].CLK
clk_i => r_timeout[15].CLK
clk_i => r_timeout[16].CLK
clk_i => r_timeout[17].CLK
clk_i => r_timeout[18].CLK
clk_i => r_timeout[19].CLK
clk_i => r_timeout[20].CLK
clk_i => r_timeout[21].CLK
clk_i => r_timeout[22].CLK
clk_i => r_kill_ack.CLK
clk_i => r_queued[0].CLK
clk_i => r_queued[1].CLK
clk_i => r_queued[2].CLK
clk_i => r_queued[3].CLK
clk_i => r_queued[4].CLK
clk_i => r_full.CLK
clk_i => r_inflight[0].CLK
clk_i => r_inflight[1].CLK
clk_i => r_inflight[2].CLK
clk_i => r_inflight[3].CLK
clk_i => r_inflight[4].CLK
clk_i => r_busy.CLK
rstn_i => eb_fifo:datfifo.rstn_i
rstn_i => r_errreg[0].ACLR
rstn_i => r_errreg[1].ACLR
rstn_i => r_errreg[2].ACLR
rstn_i => r_errreg[3].ACLR
rstn_i => r_errreg[4].ACLR
rstn_i => r_errreg[5].ACLR
rstn_i => r_errreg[6].ACLR
rstn_i => r_errreg[7].ACLR
rstn_i => r_errreg[8].ACLR
rstn_i => r_errreg[9].ACLR
rstn_i => r_errreg[10].ACLR
rstn_i => r_errreg[11].ACLR
rstn_i => r_errreg[12].ACLR
rstn_i => r_errreg[13].ACLR
rstn_i => r_errreg[14].ACLR
rstn_i => r_errreg[15].ACLR
rstn_i => r_errreg[16].ACLR
rstn_i => r_errreg[17].ACLR
rstn_i => r_errreg[18].ACLR
rstn_i => r_errreg[19].ACLR
rstn_i => r_errreg[20].ACLR
rstn_i => r_errreg[21].ACLR
rstn_i => r_errreg[22].ACLR
rstn_i => r_errreg[23].ACLR
rstn_i => r_errreg[24].ACLR
rstn_i => r_errreg[25].ACLR
rstn_i => r_errreg[26].ACLR
rstn_i => r_errreg[27].ACLR
rstn_i => r_errreg[28].ACLR
rstn_i => r_errreg[29].ACLR
rstn_i => r_errreg[30].ACLR
rstn_i => r_errreg[31].ACLR
rstn_i => r_errreg[32].ACLR
rstn_i => r_errreg[33].ACLR
rstn_i => r_errreg[34].ACLR
rstn_i => r_errreg[35].ACLR
rstn_i => r_errreg[36].ACLR
rstn_i => r_errreg[37].ACLR
rstn_i => r_errreg[38].ACLR
rstn_i => r_errreg[39].ACLR
rstn_i => r_errreg[40].ACLR
rstn_i => r_errreg[41].ACLR
rstn_i => r_errreg[42].ACLR
rstn_i => r_errreg[43].ACLR
rstn_i => r_errreg[44].ACLR
rstn_i => r_errreg[45].ACLR
rstn_i => r_errreg[46].ACLR
rstn_i => r_errreg[47].ACLR
rstn_i => r_errreg[48].ACLR
rstn_i => r_errreg[49].ACLR
rstn_i => r_errreg[50].ACLR
rstn_i => r_errreg[51].ACLR
rstn_i => r_errreg[52].ACLR
rstn_i => r_errreg[53].ACLR
rstn_i => r_errreg[54].ACLR
rstn_i => r_errreg[55].ACLR
rstn_i => r_errreg[56].ACLR
rstn_i => r_errreg[57].ACLR
rstn_i => r_errreg[58].ACLR
rstn_i => r_errreg[59].ACLR
rstn_i => r_errreg[60].ACLR
rstn_i => r_errreg[61].ACLR
rstn_i => r_errreg[62].ACLR
rstn_i => r_errreg[63].ACLR
rstn_i => r_inflight[0].ACLR
rstn_i => r_inflight[1].ACLR
rstn_i => r_inflight[2].ACLR
rstn_i => r_inflight[3].ACLR
rstn_i => r_inflight[4].ACLR
rstn_i => r_busy.ACLR
rstn_i => r_queued[0].ACLR
rstn_i => r_queued[1].ACLR
rstn_i => r_queued[2].ACLR
rstn_i => r_queued[3].ACLR
rstn_i => r_queued[4].ACLR
rstn_i => r_full.ACLR
rstn_i => r_timeout[0].ACLR
rstn_i => r_timeout[1].ACLR
rstn_i => r_timeout[2].ACLR
rstn_i => r_timeout[3].ACLR
rstn_i => r_timeout[4].PRESET
rstn_i => r_timeout[5].ACLR
rstn_i => r_timeout[6].ACLR
rstn_i => r_timeout[7].ACLR
rstn_i => r_timeout[8].ACLR
rstn_i => r_timeout[9].PRESET
rstn_i => r_timeout[10].PRESET
rstn_i => r_timeout[11].PRESET
rstn_i => r_timeout[12].PRESET
rstn_i => r_timeout[13].ACLR
rstn_i => r_timeout[14].PRESET
rstn_i => r_timeout[15].ACLR
rstn_i => r_timeout[16].PRESET
rstn_i => r_timeout[17].PRESET
rstn_i => r_timeout[18].PRESET
rstn_i => r_timeout[19].PRESET
rstn_i => r_timeout[20].PRESET
rstn_i => r_timeout[21].ACLR
rstn_i => r_timeout[22].PRESET
rstn_i => r_kill_ack.ACLR
errreg_o[0] <= r_errreg[0].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[1] <= r_errreg[1].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[2] <= r_errreg[2].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[3] <= r_errreg[3].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[4] <= r_errreg[4].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[5] <= r_errreg[5].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[6] <= r_errreg[6].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[7] <= r_errreg[7].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[8] <= r_errreg[8].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[9] <= r_errreg[9].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[10] <= r_errreg[10].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[11] <= r_errreg[11].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[12] <= r_errreg[12].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[13] <= r_errreg[13].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[14] <= r_errreg[14].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[15] <= r_errreg[15].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[16] <= r_errreg[16].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[17] <= r_errreg[17].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[18] <= r_errreg[18].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[19] <= r_errreg[19].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[20] <= r_errreg[20].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[21] <= r_errreg[21].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[22] <= r_errreg[22].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[23] <= r_errreg[23].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[24] <= r_errreg[24].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[25] <= r_errreg[25].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[26] <= r_errreg[26].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[27] <= r_errreg[27].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[28] <= r_errreg[28].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[29] <= r_errreg[29].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[30] <= r_errreg[30].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[31] <= r_errreg[31].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[32] <= r_errreg[32].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[33] <= r_errreg[33].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[34] <= r_errreg[34].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[35] <= r_errreg[35].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[36] <= r_errreg[36].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[37] <= r_errreg[37].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[38] <= r_errreg[38].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[39] <= r_errreg[39].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[40] <= r_errreg[40].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[41] <= r_errreg[41].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[42] <= r_errreg[42].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[43] <= r_errreg[43].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[44] <= r_errreg[44].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[45] <= r_errreg[45].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[46] <= r_errreg[46].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[47] <= r_errreg[47].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[48] <= r_errreg[48].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[49] <= r_errreg[49].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[50] <= r_errreg[50].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[51] <= r_errreg[51].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[52] <= r_errreg[52].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[53] <= r_errreg[53].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[54] <= r_errreg[54].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[55] <= r_errreg[55].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[56] <= r_errreg[56].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[57] <= r_errreg[57].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[58] <= r_errreg[58].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[59] <= r_errreg[59].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[60] <= r_errreg[60].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[61] <= r_errreg[61].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[62] <= r_errreg[62].DB_MAX_OUTPUT_PORT_TYPE
errreg_o[63] <= r_errreg[63].DB_MAX_OUTPUT_PORT_TYPE
wb_i.dat[0] => eb_fifo:datfifo.w_dat_i[0]
wb_i.dat[1] => eb_fifo:datfifo.w_dat_i[1]
wb_i.dat[2] => eb_fifo:datfifo.w_dat_i[2]
wb_i.dat[3] => eb_fifo:datfifo.w_dat_i[3]
wb_i.dat[4] => eb_fifo:datfifo.w_dat_i[4]
wb_i.dat[5] => eb_fifo:datfifo.w_dat_i[5]
wb_i.dat[6] => eb_fifo:datfifo.w_dat_i[6]
wb_i.dat[7] => eb_fifo:datfifo.w_dat_i[7]
wb_i.dat[8] => eb_fifo:datfifo.w_dat_i[8]
wb_i.dat[9] => eb_fifo:datfifo.w_dat_i[9]
wb_i.dat[10] => eb_fifo:datfifo.w_dat_i[10]
wb_i.dat[11] => eb_fifo:datfifo.w_dat_i[11]
wb_i.dat[12] => eb_fifo:datfifo.w_dat_i[12]
wb_i.dat[13] => eb_fifo:datfifo.w_dat_i[13]
wb_i.dat[14] => eb_fifo:datfifo.w_dat_i[14]
wb_i.dat[15] => eb_fifo:datfifo.w_dat_i[15]
wb_i.dat[16] => eb_fifo:datfifo.w_dat_i[16]
wb_i.dat[17] => eb_fifo:datfifo.w_dat_i[17]
wb_i.dat[18] => eb_fifo:datfifo.w_dat_i[18]
wb_i.dat[19] => eb_fifo:datfifo.w_dat_i[19]
wb_i.dat[20] => eb_fifo:datfifo.w_dat_i[20]
wb_i.dat[21] => eb_fifo:datfifo.w_dat_i[21]
wb_i.dat[22] => eb_fifo:datfifo.w_dat_i[22]
wb_i.dat[23] => eb_fifo:datfifo.w_dat_i[23]
wb_i.dat[24] => eb_fifo:datfifo.w_dat_i[24]
wb_i.dat[25] => eb_fifo:datfifo.w_dat_i[25]
wb_i.dat[26] => eb_fifo:datfifo.w_dat_i[26]
wb_i.dat[27] => eb_fifo:datfifo.w_dat_i[27]
wb_i.dat[28] => eb_fifo:datfifo.w_dat_i[28]
wb_i.dat[29] => eb_fifo:datfifo.w_dat_i[29]
wb_i.dat[30] => eb_fifo:datfifo.w_dat_i[30]
wb_i.dat[31] => eb_fifo:datfifo.w_dat_i[31]
wb_i.int => ~NO_FANOUT~
wb_i.stall => ~NO_FANOUT~
wb_i.rty => s_wb_i_rdy.IN1
wb_i.err => s_wb_i_rdy.IN0
wb_i.ack => s_wb_i_rdy.IN1
wb_i.ack => eb_fifo:datfifo.w_dat_i[32]
fsm_stb_i => r_inflight.OUTPUTSELECT
fsm_stb_i => r_inflight.OUTPUTSELECT
fsm_stb_i => r_inflight.OUTPUTSELECT
fsm_stb_i => r_inflight.OUTPUTSELECT
fsm_stb_i => r_inflight.OUTPUTSELECT
fsm_stb_i => r_busy.OUTPUTSELECT
fsm_stb_i => r_queued.OUTPUTSELECT
fsm_stb_i => r_queued.OUTPUTSELECT
fsm_stb_i => r_queued.OUTPUTSELECT
fsm_stb_i => r_queued.OUTPUTSELECT
fsm_stb_i => r_queued.OUTPUTSELECT
fsm_stb_i => r_full.OUTPUTSELECT
fsm_busy_o <= r_busy.DB_MAX_OUTPUT_PORT_TYPE
fsm_full_o <= r_full.DB_MAX_OUTPUT_PORT_TYPE
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_full.OUTPUTSELECT
mux_pop_i => r_full.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => r_queued.OUTPUTSELECT
mux_pop_i => eb_fifo:datfifo.r_pop_i
mux_pop_i => r_errreg[0].ENA
mux_pop_i => r_errreg[63].ENA
mux_pop_i => r_errreg[62].ENA
mux_pop_i => r_errreg[61].ENA
mux_pop_i => r_errreg[60].ENA
mux_pop_i => r_errreg[59].ENA
mux_pop_i => r_errreg[58].ENA
mux_pop_i => r_errreg[57].ENA
mux_pop_i => r_errreg[56].ENA
mux_pop_i => r_errreg[55].ENA
mux_pop_i => r_errreg[54].ENA
mux_pop_i => r_errreg[53].ENA
mux_pop_i => r_errreg[52].ENA
mux_pop_i => r_errreg[51].ENA
mux_pop_i => r_errreg[50].ENA
mux_pop_i => r_errreg[49].ENA
mux_pop_i => r_errreg[48].ENA
mux_pop_i => r_errreg[47].ENA
mux_pop_i => r_errreg[46].ENA
mux_pop_i => r_errreg[45].ENA
mux_pop_i => r_errreg[44].ENA
mux_pop_i => r_errreg[43].ENA
mux_pop_i => r_errreg[42].ENA
mux_pop_i => r_errreg[41].ENA
mux_pop_i => r_errreg[40].ENA
mux_pop_i => r_errreg[39].ENA
mux_pop_i => r_errreg[38].ENA
mux_pop_i => r_errreg[37].ENA
mux_pop_i => r_errreg[36].ENA
mux_pop_i => r_errreg[35].ENA
mux_pop_i => r_errreg[34].ENA
mux_pop_i => r_errreg[33].ENA
mux_pop_i => r_errreg[32].ENA
mux_pop_i => r_errreg[31].ENA
mux_pop_i => r_errreg[30].ENA
mux_pop_i => r_errreg[29].ENA
mux_pop_i => r_errreg[28].ENA
mux_pop_i => r_errreg[27].ENA
mux_pop_i => r_errreg[26].ENA
mux_pop_i => r_errreg[25].ENA
mux_pop_i => r_errreg[24].ENA
mux_pop_i => r_errreg[23].ENA
mux_pop_i => r_errreg[22].ENA
mux_pop_i => r_errreg[21].ENA
mux_pop_i => r_errreg[20].ENA
mux_pop_i => r_errreg[19].ENA
mux_pop_i => r_errreg[18].ENA
mux_pop_i => r_errreg[17].ENA
mux_pop_i => r_errreg[16].ENA
mux_pop_i => r_errreg[15].ENA
mux_pop_i => r_errreg[14].ENA
mux_pop_i => r_errreg[13].ENA
mux_pop_i => r_errreg[12].ENA
mux_pop_i => r_errreg[11].ENA
mux_pop_i => r_errreg[10].ENA
mux_pop_i => r_errreg[9].ENA
mux_pop_i => r_errreg[8].ENA
mux_pop_i => r_errreg[7].ENA
mux_pop_i => r_errreg[6].ENA
mux_pop_i => r_errreg[5].ENA
mux_pop_i => r_errreg[4].ENA
mux_pop_i => r_errreg[3].ENA
mux_pop_i => r_errreg[2].ENA
mux_pop_i => r_errreg[1].ENA
mux_dat_o[0] <= eb_fifo:datfifo.r_dat_o[0]
mux_dat_o[1] <= eb_fifo:datfifo.r_dat_o[1]
mux_dat_o[2] <= eb_fifo:datfifo.r_dat_o[2]
mux_dat_o[3] <= eb_fifo:datfifo.r_dat_o[3]
mux_dat_o[4] <= eb_fifo:datfifo.r_dat_o[4]
mux_dat_o[5] <= eb_fifo:datfifo.r_dat_o[5]
mux_dat_o[6] <= eb_fifo:datfifo.r_dat_o[6]
mux_dat_o[7] <= eb_fifo:datfifo.r_dat_o[7]
mux_dat_o[8] <= eb_fifo:datfifo.r_dat_o[8]
mux_dat_o[9] <= eb_fifo:datfifo.r_dat_o[9]
mux_dat_o[10] <= eb_fifo:datfifo.r_dat_o[10]
mux_dat_o[11] <= eb_fifo:datfifo.r_dat_o[11]
mux_dat_o[12] <= eb_fifo:datfifo.r_dat_o[12]
mux_dat_o[13] <= eb_fifo:datfifo.r_dat_o[13]
mux_dat_o[14] <= eb_fifo:datfifo.r_dat_o[14]
mux_dat_o[15] <= eb_fifo:datfifo.r_dat_o[15]
mux_dat_o[16] <= eb_fifo:datfifo.r_dat_o[16]
mux_dat_o[17] <= eb_fifo:datfifo.r_dat_o[17]
mux_dat_o[18] <= eb_fifo:datfifo.r_dat_o[18]
mux_dat_o[19] <= eb_fifo:datfifo.r_dat_o[19]
mux_dat_o[20] <= eb_fifo:datfifo.r_dat_o[20]
mux_dat_o[21] <= eb_fifo:datfifo.r_dat_o[21]
mux_dat_o[22] <= eb_fifo:datfifo.r_dat_o[22]
mux_dat_o[23] <= eb_fifo:datfifo.r_dat_o[23]
mux_dat_o[24] <= eb_fifo:datfifo.r_dat_o[24]
mux_dat_o[25] <= eb_fifo:datfifo.r_dat_o[25]
mux_dat_o[26] <= eb_fifo:datfifo.r_dat_o[26]
mux_dat_o[27] <= eb_fifo:datfifo.r_dat_o[27]
mux_dat_o[28] <= eb_fifo:datfifo.r_dat_o[28]
mux_dat_o[29] <= eb_fifo:datfifo.r_dat_o[29]
mux_dat_o[30] <= eb_fifo:datfifo.r_dat_o[30]
mux_dat_o[31] <= eb_fifo:datfifo.r_dat_o[31]
mux_empty_o <= eb_fifo:datfifo.r_empty_o


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo
clk_i => generic_simple_dpram:ram.clka_i
clk_i => r_empty_o~reg0.CLK
clk_i => w_full_o~reg0.CLK
clk_i => w_idx[0].CLK
clk_i => w_idx[1].CLK
clk_i => w_idx[2].CLK
clk_i => w_idx[3].CLK
clk_i => w_idx[4].CLK
clk_i => w_idx[5].CLK
clk_i => r_idx[0].CLK
clk_i => r_idx[1].CLK
clk_i => r_idx[2].CLK
clk_i => r_idx[3].CLK
clk_i => r_idx[4].CLK
clk_i => r_idx[5].CLK
clk_i => generic_simple_dpram:ram.clkb_i
rstn_i => generic_simple_dpram:ram.rst_n_i
rstn_i => r_empty_o~reg0.PRESET
rstn_i => w_full_o~reg0.ACLR
rstn_i => w_idx[0].ACLR
rstn_i => w_idx[1].ACLR
rstn_i => w_idx[2].ACLR
rstn_i => w_idx[3].ACLR
rstn_i => w_idx[4].ACLR
rstn_i => w_idx[5].ACLR
rstn_i => r_idx[0].ACLR
rstn_i => r_idx[1].ACLR
rstn_i => r_idx[2].ACLR
rstn_i => r_idx[3].ACLR
rstn_i => r_idx[4].ACLR
rstn_i => r_idx[5].ACLR
w_full_o <= w_full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_push_i => w_idx1[5].OUTPUTSELECT
w_push_i => w_idx1[4].OUTPUTSELECT
w_push_i => w_idx1[3].OUTPUTSELECT
w_push_i => w_idx1[2].OUTPUTSELECT
w_push_i => w_idx1[1].OUTPUTSELECT
w_push_i => w_idx1[0].OUTPUTSELECT
w_push_i => generic_simple_dpram:ram.wea_i
w_dat_i[0] => generic_simple_dpram:ram.da_i[0]
w_dat_i[1] => generic_simple_dpram:ram.da_i[1]
w_dat_i[2] => generic_simple_dpram:ram.da_i[2]
w_dat_i[3] => generic_simple_dpram:ram.da_i[3]
w_dat_i[4] => generic_simple_dpram:ram.da_i[4]
w_dat_i[5] => generic_simple_dpram:ram.da_i[5]
w_dat_i[6] => generic_simple_dpram:ram.da_i[6]
w_dat_i[7] => generic_simple_dpram:ram.da_i[7]
w_dat_i[8] => generic_simple_dpram:ram.da_i[8]
w_dat_i[9] => generic_simple_dpram:ram.da_i[9]
w_dat_i[10] => generic_simple_dpram:ram.da_i[10]
w_dat_i[11] => generic_simple_dpram:ram.da_i[11]
w_dat_i[12] => generic_simple_dpram:ram.da_i[12]
w_dat_i[13] => generic_simple_dpram:ram.da_i[13]
w_dat_i[14] => generic_simple_dpram:ram.da_i[14]
w_dat_i[15] => generic_simple_dpram:ram.da_i[15]
w_dat_i[16] => generic_simple_dpram:ram.da_i[16]
w_dat_i[17] => generic_simple_dpram:ram.da_i[17]
w_dat_i[18] => generic_simple_dpram:ram.da_i[18]
w_dat_i[19] => generic_simple_dpram:ram.da_i[19]
w_dat_i[20] => generic_simple_dpram:ram.da_i[20]
w_dat_i[21] => generic_simple_dpram:ram.da_i[21]
w_dat_i[22] => generic_simple_dpram:ram.da_i[22]
w_dat_i[23] => generic_simple_dpram:ram.da_i[23]
w_dat_i[24] => generic_simple_dpram:ram.da_i[24]
w_dat_i[25] => generic_simple_dpram:ram.da_i[25]
w_dat_i[26] => generic_simple_dpram:ram.da_i[26]
w_dat_i[27] => generic_simple_dpram:ram.da_i[27]
w_dat_i[28] => generic_simple_dpram:ram.da_i[28]
w_dat_i[29] => generic_simple_dpram:ram.da_i[29]
w_dat_i[30] => generic_simple_dpram:ram.da_i[30]
w_dat_i[31] => generic_simple_dpram:ram.da_i[31]
w_dat_i[32] => generic_simple_dpram:ram.da_i[32]
r_empty_o <= r_empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_pop_i => r_idx1[5].OUTPUTSELECT
r_pop_i => r_idx1[4].OUTPUTSELECT
r_pop_i => r_idx1[3].OUTPUTSELECT
r_pop_i => r_idx1[2].OUTPUTSELECT
r_pop_i => r_idx1[1].OUTPUTSELECT
r_pop_i => r_idx1[0].OUTPUTSELECT
r_dat_o[0] <= generic_simple_dpram:ram.qb_o[0]
r_dat_o[1] <= generic_simple_dpram:ram.qb_o[1]
r_dat_o[2] <= generic_simple_dpram:ram.qb_o[2]
r_dat_o[3] <= generic_simple_dpram:ram.qb_o[3]
r_dat_o[4] <= generic_simple_dpram:ram.qb_o[4]
r_dat_o[5] <= generic_simple_dpram:ram.qb_o[5]
r_dat_o[6] <= generic_simple_dpram:ram.qb_o[6]
r_dat_o[7] <= generic_simple_dpram:ram.qb_o[7]
r_dat_o[8] <= generic_simple_dpram:ram.qb_o[8]
r_dat_o[9] <= generic_simple_dpram:ram.qb_o[9]
r_dat_o[10] <= generic_simple_dpram:ram.qb_o[10]
r_dat_o[11] <= generic_simple_dpram:ram.qb_o[11]
r_dat_o[12] <= generic_simple_dpram:ram.qb_o[12]
r_dat_o[13] <= generic_simple_dpram:ram.qb_o[13]
r_dat_o[14] <= generic_simple_dpram:ram.qb_o[14]
r_dat_o[15] <= generic_simple_dpram:ram.qb_o[15]
r_dat_o[16] <= generic_simple_dpram:ram.qb_o[16]
r_dat_o[17] <= generic_simple_dpram:ram.qb_o[17]
r_dat_o[18] <= generic_simple_dpram:ram.qb_o[18]
r_dat_o[19] <= generic_simple_dpram:ram.qb_o[19]
r_dat_o[20] <= generic_simple_dpram:ram.qb_o[20]
r_dat_o[21] <= generic_simple_dpram:ram.qb_o[21]
r_dat_o[22] <= generic_simple_dpram:ram.qb_o[22]
r_dat_o[23] <= generic_simple_dpram:ram.qb_o[23]
r_dat_o[24] <= generic_simple_dpram:ram.qb_o[24]
r_dat_o[25] <= generic_simple_dpram:ram.qb_o[25]
r_dat_o[26] <= generic_simple_dpram:ram.qb_o[26]
r_dat_o[27] <= generic_simple_dpram:ram.qb_o[27]
r_dat_o[28] <= generic_simple_dpram:ram.qb_o[28]
r_dat_o[29] <= generic_simple_dpram:ram.qb_o[29]
r_dat_o[30] <= generic_simple_dpram:ram.qb_o[30]
r_dat_o[31] <= generic_simple_dpram:ram.qb_o[31]
r_dat_o[32] <= generic_simple_dpram:ram.qb_o[32]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram
rst_n_i => ~NO_FANOUT~
clka_i => altsyncram:case_nobe_single:memory.clock0
bwea_i[0] => ~NO_FANOUT~
bwea_i[1] => ~NO_FANOUT~
bwea_i[2] => ~NO_FANOUT~
bwea_i[3] => ~NO_FANOUT~
bwea_i[4] => ~NO_FANOUT~
wea_i => altsyncram:case_nobe_single:memory.wren_a
aa_i[0] => altsyncram:case_nobe_single:memory.address_a[0]
aa_i[1] => altsyncram:case_nobe_single:memory.address_a[1]
aa_i[2] => altsyncram:case_nobe_single:memory.address_a[2]
aa_i[3] => altsyncram:case_nobe_single:memory.address_a[3]
aa_i[4] => altsyncram:case_nobe_single:memory.address_a[4]
da_i[0] => altsyncram:case_nobe_single:memory.data_a[0]
da_i[1] => altsyncram:case_nobe_single:memory.data_a[1]
da_i[2] => altsyncram:case_nobe_single:memory.data_a[2]
da_i[3] => altsyncram:case_nobe_single:memory.data_a[3]
da_i[4] => altsyncram:case_nobe_single:memory.data_a[4]
da_i[5] => altsyncram:case_nobe_single:memory.data_a[5]
da_i[6] => altsyncram:case_nobe_single:memory.data_a[6]
da_i[7] => altsyncram:case_nobe_single:memory.data_a[7]
da_i[8] => altsyncram:case_nobe_single:memory.data_a[8]
da_i[9] => altsyncram:case_nobe_single:memory.data_a[9]
da_i[10] => altsyncram:case_nobe_single:memory.data_a[10]
da_i[11] => altsyncram:case_nobe_single:memory.data_a[11]
da_i[12] => altsyncram:case_nobe_single:memory.data_a[12]
da_i[13] => altsyncram:case_nobe_single:memory.data_a[13]
da_i[14] => altsyncram:case_nobe_single:memory.data_a[14]
da_i[15] => altsyncram:case_nobe_single:memory.data_a[15]
da_i[16] => altsyncram:case_nobe_single:memory.data_a[16]
da_i[17] => altsyncram:case_nobe_single:memory.data_a[17]
da_i[18] => altsyncram:case_nobe_single:memory.data_a[18]
da_i[19] => altsyncram:case_nobe_single:memory.data_a[19]
da_i[20] => altsyncram:case_nobe_single:memory.data_a[20]
da_i[21] => altsyncram:case_nobe_single:memory.data_a[21]
da_i[22] => altsyncram:case_nobe_single:memory.data_a[22]
da_i[23] => altsyncram:case_nobe_single:memory.data_a[23]
da_i[24] => altsyncram:case_nobe_single:memory.data_a[24]
da_i[25] => altsyncram:case_nobe_single:memory.data_a[25]
da_i[26] => altsyncram:case_nobe_single:memory.data_a[26]
da_i[27] => altsyncram:case_nobe_single:memory.data_a[27]
da_i[28] => altsyncram:case_nobe_single:memory.data_a[28]
da_i[29] => altsyncram:case_nobe_single:memory.data_a[29]
da_i[30] => altsyncram:case_nobe_single:memory.data_a[30]
da_i[31] => altsyncram:case_nobe_single:memory.data_a[31]
da_i[32] => altsyncram:case_nobe_single:memory.data_a[32]
clkb_i => ~NO_FANOUT~
ab_i[0] => altsyncram:case_nobe_single:memory.address_b[0]
ab_i[1] => altsyncram:case_nobe_single:memory.address_b[1]
ab_i[2] => altsyncram:case_nobe_single:memory.address_b[2]
ab_i[3] => altsyncram:case_nobe_single:memory.address_b[3]
ab_i[4] => altsyncram:case_nobe_single:memory.address_b[4]
qb_o[0] <= altsyncram:case_nobe_single:memory.q_b[0]
qb_o[1] <= altsyncram:case_nobe_single:memory.q_b[1]
qb_o[2] <= altsyncram:case_nobe_single:memory.q_b[2]
qb_o[3] <= altsyncram:case_nobe_single:memory.q_b[3]
qb_o[4] <= altsyncram:case_nobe_single:memory.q_b[4]
qb_o[5] <= altsyncram:case_nobe_single:memory.q_b[5]
qb_o[6] <= altsyncram:case_nobe_single:memory.q_b[6]
qb_o[7] <= altsyncram:case_nobe_single:memory.q_b[7]
qb_o[8] <= altsyncram:case_nobe_single:memory.q_b[8]
qb_o[9] <= altsyncram:case_nobe_single:memory.q_b[9]
qb_o[10] <= altsyncram:case_nobe_single:memory.q_b[10]
qb_o[11] <= altsyncram:case_nobe_single:memory.q_b[11]
qb_o[12] <= altsyncram:case_nobe_single:memory.q_b[12]
qb_o[13] <= altsyncram:case_nobe_single:memory.q_b[13]
qb_o[14] <= altsyncram:case_nobe_single:memory.q_b[14]
qb_o[15] <= altsyncram:case_nobe_single:memory.q_b[15]
qb_o[16] <= altsyncram:case_nobe_single:memory.q_b[16]
qb_o[17] <= altsyncram:case_nobe_single:memory.q_b[17]
qb_o[18] <= altsyncram:case_nobe_single:memory.q_b[18]
qb_o[19] <= altsyncram:case_nobe_single:memory.q_b[19]
qb_o[20] <= altsyncram:case_nobe_single:memory.q_b[20]
qb_o[21] <= altsyncram:case_nobe_single:memory.q_b[21]
qb_o[22] <= altsyncram:case_nobe_single:memory.q_b[22]
qb_o[23] <= altsyncram:case_nobe_single:memory.q_b[23]
qb_o[24] <= altsyncram:case_nobe_single:memory.q_b[24]
qb_o[25] <= altsyncram:case_nobe_single:memory.q_b[25]
qb_o[26] <= altsyncram:case_nobe_single:memory.q_b[26]
qb_o[27] <= altsyncram:case_nobe_single:memory.q_b[27]
qb_o[28] <= altsyncram:case_nobe_single:memory.q_b[28]
qb_o[29] <= altsyncram:case_nobe_single:memory.q_b[29]
qb_o[30] <= altsyncram:case_nobe_single:memory.q_b[30]
qb_o[31] <= altsyncram:case_nobe_single:memory.q_b[31]
qb_o[32] <= altsyncram:case_nobe_single:memory.q_b[32]


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory
wren_a => altsyncram_1hu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1hu3:auto_generated.data_a[0]
data_a[1] => altsyncram_1hu3:auto_generated.data_a[1]
data_a[2] => altsyncram_1hu3:auto_generated.data_a[2]
data_a[3] => altsyncram_1hu3:auto_generated.data_a[3]
data_a[4] => altsyncram_1hu3:auto_generated.data_a[4]
data_a[5] => altsyncram_1hu3:auto_generated.data_a[5]
data_a[6] => altsyncram_1hu3:auto_generated.data_a[6]
data_a[7] => altsyncram_1hu3:auto_generated.data_a[7]
data_a[8] => altsyncram_1hu3:auto_generated.data_a[8]
data_a[9] => altsyncram_1hu3:auto_generated.data_a[9]
data_a[10] => altsyncram_1hu3:auto_generated.data_a[10]
data_a[11] => altsyncram_1hu3:auto_generated.data_a[11]
data_a[12] => altsyncram_1hu3:auto_generated.data_a[12]
data_a[13] => altsyncram_1hu3:auto_generated.data_a[13]
data_a[14] => altsyncram_1hu3:auto_generated.data_a[14]
data_a[15] => altsyncram_1hu3:auto_generated.data_a[15]
data_a[16] => altsyncram_1hu3:auto_generated.data_a[16]
data_a[17] => altsyncram_1hu3:auto_generated.data_a[17]
data_a[18] => altsyncram_1hu3:auto_generated.data_a[18]
data_a[19] => altsyncram_1hu3:auto_generated.data_a[19]
data_a[20] => altsyncram_1hu3:auto_generated.data_a[20]
data_a[21] => altsyncram_1hu3:auto_generated.data_a[21]
data_a[22] => altsyncram_1hu3:auto_generated.data_a[22]
data_a[23] => altsyncram_1hu3:auto_generated.data_a[23]
data_a[24] => altsyncram_1hu3:auto_generated.data_a[24]
data_a[25] => altsyncram_1hu3:auto_generated.data_a[25]
data_a[26] => altsyncram_1hu3:auto_generated.data_a[26]
data_a[27] => altsyncram_1hu3:auto_generated.data_a[27]
data_a[28] => altsyncram_1hu3:auto_generated.data_a[28]
data_a[29] => altsyncram_1hu3:auto_generated.data_a[29]
data_a[30] => altsyncram_1hu3:auto_generated.data_a[30]
data_a[31] => altsyncram_1hu3:auto_generated.data_a[31]
data_a[32] => altsyncram_1hu3:auto_generated.data_a[32]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
address_a[0] => altsyncram_1hu3:auto_generated.address_a[0]
address_a[1] => altsyncram_1hu3:auto_generated.address_a[1]
address_a[2] => altsyncram_1hu3:auto_generated.address_a[2]
address_a[3] => altsyncram_1hu3:auto_generated.address_a[3]
address_a[4] => altsyncram_1hu3:auto_generated.address_a[4]
address_b[0] => altsyncram_1hu3:auto_generated.address_b[0]
address_b[1] => altsyncram_1hu3:auto_generated.address_b[1]
address_b[2] => altsyncram_1hu3:auto_generated.address_b[2]
address_b[3] => altsyncram_1hu3:auto_generated.address_b[3]
address_b[4] => altsyncram_1hu3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1hu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_b[0] <= altsyncram_1hu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1hu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1hu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1hu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1hu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1hu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1hu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1hu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1hu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1hu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1hu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1hu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_1hu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_1hu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_1hu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_1hu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_1hu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_1hu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_1hu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_1hu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_1hu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_1hu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_1hu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_1hu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_1hu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_1hu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_1hu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_1hu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_1hu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_1hu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_1hu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_1hu3:auto_generated.q_b[31]
q_b[32] <= altsyncram_1hu3:auto_generated.q_b[32]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_1hu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0


|pexaria|sys_pll5:sys_inst
refclk => sys_pll5_0002:sys_pll5_inst.refclk
rst => sys_pll5_0002:sys_pll5_inst.rst
outclk_0 <= sys_pll5_0002:sys_pll5_inst.outclk_0
outclk_1 <= sys_pll5_0002:sys_pll5_inst.outclk_1
outclk_2 <= sys_pll5_0002:sys_pll5_inst.outclk_2
outclk_3 <= sys_pll5_0002:sys_pll5_inst.outclk_3
locked <= sys_pll5_0002:sys_pll5_inst.locked


|pexaria|sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|pexaria|sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
zdbfbclk <> <GND>


|pexaria|altera_reset:reset
clk_free_i => count[0].CLK
clk_free_i => count[1].CLK
clk_free_i => count[2].CLK
clk_free_i => count[3].CLK
clk_free_i => count[4].CLK
clk_free_i => count[5].CLK
clk_free_i => count[6].CLK
clk_free_i => count[7].CLK
clk_free_i => count[8].CLK
clk_free_i => count[9].CLK
clk_free_i => waiting.CLK
clk_free_i => reset.CLK
clk_free_i => stable.CLK
clk_free_i => locked[0].CLK
clk_free_i => locked[1].CLK
clk_free_i => locked[2].CLK
rstn_i => s_locked.DATAB
pll_lock_i[0] => s_locked.OUTPUTSELECT
pll_arst_o <= reset.DB_MAX_OUTPUT_PORT_TYPE
clocks_i[0] => nresets[0][0].CLK
clocks_i[0] => nresets[0][1].CLK
clocks_i[0] => nresets[0][2].CLK
rstn_o[0] <= nresets[0][0].DB_MAX_OUTPUT_PORT_TYPE


|pexaria|xwb_sdb_crossbar:top_bar
clk_sys_i => sdb_rom:rom.clk_sys_i
clk_sys_i => xwb_crossbar:crossbar.clk_sys_i
rst_n_i => xwb_crossbar:crossbar.rst_n_i
slave_i[0].dat[0] => xwb_crossbar:crossbar.slave_i[0].dat[0]
slave_i[0].dat[1] => xwb_crossbar:crossbar.slave_i[0].dat[1]
slave_i[0].dat[2] => xwb_crossbar:crossbar.slave_i[0].dat[2]
slave_i[0].dat[3] => xwb_crossbar:crossbar.slave_i[0].dat[3]
slave_i[0].dat[4] => xwb_crossbar:crossbar.slave_i[0].dat[4]
slave_i[0].dat[5] => xwb_crossbar:crossbar.slave_i[0].dat[5]
slave_i[0].dat[6] => xwb_crossbar:crossbar.slave_i[0].dat[6]
slave_i[0].dat[7] => xwb_crossbar:crossbar.slave_i[0].dat[7]
slave_i[0].dat[8] => xwb_crossbar:crossbar.slave_i[0].dat[8]
slave_i[0].dat[9] => xwb_crossbar:crossbar.slave_i[0].dat[9]
slave_i[0].dat[10] => xwb_crossbar:crossbar.slave_i[0].dat[10]
slave_i[0].dat[11] => xwb_crossbar:crossbar.slave_i[0].dat[11]
slave_i[0].dat[12] => xwb_crossbar:crossbar.slave_i[0].dat[12]
slave_i[0].dat[13] => xwb_crossbar:crossbar.slave_i[0].dat[13]
slave_i[0].dat[14] => xwb_crossbar:crossbar.slave_i[0].dat[14]
slave_i[0].dat[15] => xwb_crossbar:crossbar.slave_i[0].dat[15]
slave_i[0].dat[16] => xwb_crossbar:crossbar.slave_i[0].dat[16]
slave_i[0].dat[17] => xwb_crossbar:crossbar.slave_i[0].dat[17]
slave_i[0].dat[18] => xwb_crossbar:crossbar.slave_i[0].dat[18]
slave_i[0].dat[19] => xwb_crossbar:crossbar.slave_i[0].dat[19]
slave_i[0].dat[20] => xwb_crossbar:crossbar.slave_i[0].dat[20]
slave_i[0].dat[21] => xwb_crossbar:crossbar.slave_i[0].dat[21]
slave_i[0].dat[22] => xwb_crossbar:crossbar.slave_i[0].dat[22]
slave_i[0].dat[23] => xwb_crossbar:crossbar.slave_i[0].dat[23]
slave_i[0].dat[24] => xwb_crossbar:crossbar.slave_i[0].dat[24]
slave_i[0].dat[25] => xwb_crossbar:crossbar.slave_i[0].dat[25]
slave_i[0].dat[26] => xwb_crossbar:crossbar.slave_i[0].dat[26]
slave_i[0].dat[27] => xwb_crossbar:crossbar.slave_i[0].dat[27]
slave_i[0].dat[28] => xwb_crossbar:crossbar.slave_i[0].dat[28]
slave_i[0].dat[29] => xwb_crossbar:crossbar.slave_i[0].dat[29]
slave_i[0].dat[30] => xwb_crossbar:crossbar.slave_i[0].dat[30]
slave_i[0].dat[31] => xwb_crossbar:crossbar.slave_i[0].dat[31]
slave_i[0].we => xwb_crossbar:crossbar.slave_i[0].we
slave_i[0].sel[0] => xwb_crossbar:crossbar.slave_i[0].sel[0]
slave_i[0].sel[1] => xwb_crossbar:crossbar.slave_i[0].sel[1]
slave_i[0].sel[2] => xwb_crossbar:crossbar.slave_i[0].sel[2]
slave_i[0].sel[3] => xwb_crossbar:crossbar.slave_i[0].sel[3]
slave_i[0].adr[0] => xwb_crossbar:crossbar.slave_i[0].adr[0]
slave_i[0].adr[1] => xwb_crossbar:crossbar.slave_i[0].adr[1]
slave_i[0].adr[2] => xwb_crossbar:crossbar.slave_i[0].adr[2]
slave_i[0].adr[3] => xwb_crossbar:crossbar.slave_i[0].adr[3]
slave_i[0].adr[4] => xwb_crossbar:crossbar.slave_i[0].adr[4]
slave_i[0].adr[5] => xwb_crossbar:crossbar.slave_i[0].adr[5]
slave_i[0].adr[6] => xwb_crossbar:crossbar.slave_i[0].adr[6]
slave_i[0].adr[7] => xwb_crossbar:crossbar.slave_i[0].adr[7]
slave_i[0].adr[8] => xwb_crossbar:crossbar.slave_i[0].adr[8]
slave_i[0].adr[9] => xwb_crossbar:crossbar.slave_i[0].adr[9]
slave_i[0].adr[10] => xwb_crossbar:crossbar.slave_i[0].adr[10]
slave_i[0].adr[11] => xwb_crossbar:crossbar.slave_i[0].adr[11]
slave_i[0].adr[12] => xwb_crossbar:crossbar.slave_i[0].adr[12]
slave_i[0].adr[13] => xwb_crossbar:crossbar.slave_i[0].adr[13]
slave_i[0].adr[14] => xwb_crossbar:crossbar.slave_i[0].adr[14]
slave_i[0].adr[15] => xwb_crossbar:crossbar.slave_i[0].adr[15]
slave_i[0].adr[16] => xwb_crossbar:crossbar.slave_i[0].adr[16]
slave_i[0].adr[17] => xwb_crossbar:crossbar.slave_i[0].adr[17]
slave_i[0].adr[18] => xwb_crossbar:crossbar.slave_i[0].adr[18]
slave_i[0].adr[19] => xwb_crossbar:crossbar.slave_i[0].adr[19]
slave_i[0].adr[20] => xwb_crossbar:crossbar.slave_i[0].adr[20]
slave_i[0].adr[21] => xwb_crossbar:crossbar.slave_i[0].adr[21]
slave_i[0].adr[22] => xwb_crossbar:crossbar.slave_i[0].adr[22]
slave_i[0].adr[23] => xwb_crossbar:crossbar.slave_i[0].adr[23]
slave_i[0].adr[24] => xwb_crossbar:crossbar.slave_i[0].adr[24]
slave_i[0].adr[25] => xwb_crossbar:crossbar.slave_i[0].adr[25]
slave_i[0].adr[26] => xwb_crossbar:crossbar.slave_i[0].adr[26]
slave_i[0].adr[27] => xwb_crossbar:crossbar.slave_i[0].adr[27]
slave_i[0].adr[28] => xwb_crossbar:crossbar.slave_i[0].adr[28]
slave_i[0].adr[29] => xwb_crossbar:crossbar.slave_i[0].adr[29]
slave_i[0].adr[30] => xwb_crossbar:crossbar.slave_i[0].adr[30]
slave_i[0].adr[31] => xwb_crossbar:crossbar.slave_i[0].adr[31]
slave_i[0].stb => xwb_crossbar:crossbar.slave_i[0].stb
slave_i[0].cyc => xwb_crossbar:crossbar.slave_i[0].cyc
slave_o[0].dat[0] <= xwb_crossbar:crossbar.slave_o[0].dat[0]
slave_o[0].dat[1] <= xwb_crossbar:crossbar.slave_o[0].dat[1]
slave_o[0].dat[2] <= xwb_crossbar:crossbar.slave_o[0].dat[2]
slave_o[0].dat[3] <= xwb_crossbar:crossbar.slave_o[0].dat[3]
slave_o[0].dat[4] <= xwb_crossbar:crossbar.slave_o[0].dat[4]
slave_o[0].dat[5] <= xwb_crossbar:crossbar.slave_o[0].dat[5]
slave_o[0].dat[6] <= xwb_crossbar:crossbar.slave_o[0].dat[6]
slave_o[0].dat[7] <= xwb_crossbar:crossbar.slave_o[0].dat[7]
slave_o[0].dat[8] <= xwb_crossbar:crossbar.slave_o[0].dat[8]
slave_o[0].dat[9] <= xwb_crossbar:crossbar.slave_o[0].dat[9]
slave_o[0].dat[10] <= xwb_crossbar:crossbar.slave_o[0].dat[10]
slave_o[0].dat[11] <= xwb_crossbar:crossbar.slave_o[0].dat[11]
slave_o[0].dat[12] <= xwb_crossbar:crossbar.slave_o[0].dat[12]
slave_o[0].dat[13] <= xwb_crossbar:crossbar.slave_o[0].dat[13]
slave_o[0].dat[14] <= xwb_crossbar:crossbar.slave_o[0].dat[14]
slave_o[0].dat[15] <= xwb_crossbar:crossbar.slave_o[0].dat[15]
slave_o[0].dat[16] <= xwb_crossbar:crossbar.slave_o[0].dat[16]
slave_o[0].dat[17] <= xwb_crossbar:crossbar.slave_o[0].dat[17]
slave_o[0].dat[18] <= xwb_crossbar:crossbar.slave_o[0].dat[18]
slave_o[0].dat[19] <= xwb_crossbar:crossbar.slave_o[0].dat[19]
slave_o[0].dat[20] <= xwb_crossbar:crossbar.slave_o[0].dat[20]
slave_o[0].dat[21] <= xwb_crossbar:crossbar.slave_o[0].dat[21]
slave_o[0].dat[22] <= xwb_crossbar:crossbar.slave_o[0].dat[22]
slave_o[0].dat[23] <= xwb_crossbar:crossbar.slave_o[0].dat[23]
slave_o[0].dat[24] <= xwb_crossbar:crossbar.slave_o[0].dat[24]
slave_o[0].dat[25] <= xwb_crossbar:crossbar.slave_o[0].dat[25]
slave_o[0].dat[26] <= xwb_crossbar:crossbar.slave_o[0].dat[26]
slave_o[0].dat[27] <= xwb_crossbar:crossbar.slave_o[0].dat[27]
slave_o[0].dat[28] <= xwb_crossbar:crossbar.slave_o[0].dat[28]
slave_o[0].dat[29] <= xwb_crossbar:crossbar.slave_o[0].dat[29]
slave_o[0].dat[30] <= xwb_crossbar:crossbar.slave_o[0].dat[30]
slave_o[0].dat[31] <= xwb_crossbar:crossbar.slave_o[0].dat[31]
slave_o[0].int <= xwb_crossbar:crossbar.slave_o[0].int
slave_o[0].stall <= xwb_crossbar:crossbar.slave_o[0].stall
slave_o[0].rty <= xwb_crossbar:crossbar.slave_o[0].rty
slave_o[0].err <= xwb_crossbar:crossbar.slave_o[0].err
slave_o[0].ack <= xwb_crossbar:crossbar.slave_o[0].ack
master_i[0].dat[0] => xwb_crossbar:crossbar.master_i[0].dat[0]
master_i[0].dat[1] => xwb_crossbar:crossbar.master_i[0].dat[1]
master_i[0].dat[2] => xwb_crossbar:crossbar.master_i[0].dat[2]
master_i[0].dat[3] => xwb_crossbar:crossbar.master_i[0].dat[3]
master_i[0].dat[4] => xwb_crossbar:crossbar.master_i[0].dat[4]
master_i[0].dat[5] => xwb_crossbar:crossbar.master_i[0].dat[5]
master_i[0].dat[6] => xwb_crossbar:crossbar.master_i[0].dat[6]
master_i[0].dat[7] => xwb_crossbar:crossbar.master_i[0].dat[7]
master_i[0].dat[8] => xwb_crossbar:crossbar.master_i[0].dat[8]
master_i[0].dat[9] => xwb_crossbar:crossbar.master_i[0].dat[9]
master_i[0].dat[10] => xwb_crossbar:crossbar.master_i[0].dat[10]
master_i[0].dat[11] => xwb_crossbar:crossbar.master_i[0].dat[11]
master_i[0].dat[12] => xwb_crossbar:crossbar.master_i[0].dat[12]
master_i[0].dat[13] => xwb_crossbar:crossbar.master_i[0].dat[13]
master_i[0].dat[14] => xwb_crossbar:crossbar.master_i[0].dat[14]
master_i[0].dat[15] => xwb_crossbar:crossbar.master_i[0].dat[15]
master_i[0].dat[16] => xwb_crossbar:crossbar.master_i[0].dat[16]
master_i[0].dat[17] => xwb_crossbar:crossbar.master_i[0].dat[17]
master_i[0].dat[18] => xwb_crossbar:crossbar.master_i[0].dat[18]
master_i[0].dat[19] => xwb_crossbar:crossbar.master_i[0].dat[19]
master_i[0].dat[20] => xwb_crossbar:crossbar.master_i[0].dat[20]
master_i[0].dat[21] => xwb_crossbar:crossbar.master_i[0].dat[21]
master_i[0].dat[22] => xwb_crossbar:crossbar.master_i[0].dat[22]
master_i[0].dat[23] => xwb_crossbar:crossbar.master_i[0].dat[23]
master_i[0].dat[24] => xwb_crossbar:crossbar.master_i[0].dat[24]
master_i[0].dat[25] => xwb_crossbar:crossbar.master_i[0].dat[25]
master_i[0].dat[26] => xwb_crossbar:crossbar.master_i[0].dat[26]
master_i[0].dat[27] => xwb_crossbar:crossbar.master_i[0].dat[27]
master_i[0].dat[28] => xwb_crossbar:crossbar.master_i[0].dat[28]
master_i[0].dat[29] => xwb_crossbar:crossbar.master_i[0].dat[29]
master_i[0].dat[30] => xwb_crossbar:crossbar.master_i[0].dat[30]
master_i[0].dat[31] => xwb_crossbar:crossbar.master_i[0].dat[31]
master_i[0].int => xwb_crossbar:crossbar.master_i[0].int
master_i[0].stall => xwb_crossbar:crossbar.master_i[0].stall
master_i[0].rty => xwb_crossbar:crossbar.master_i[0].rty
master_i[0].err => xwb_crossbar:crossbar.master_i[0].err
master_i[0].ack => xwb_crossbar:crossbar.master_i[0].ack
master_i[1].dat[0] => xwb_crossbar:crossbar.master_i[1].dat[0]
master_i[1].dat[1] => xwb_crossbar:crossbar.master_i[1].dat[1]
master_i[1].dat[2] => xwb_crossbar:crossbar.master_i[1].dat[2]
master_i[1].dat[3] => xwb_crossbar:crossbar.master_i[1].dat[3]
master_i[1].dat[4] => xwb_crossbar:crossbar.master_i[1].dat[4]
master_i[1].dat[5] => xwb_crossbar:crossbar.master_i[1].dat[5]
master_i[1].dat[6] => xwb_crossbar:crossbar.master_i[1].dat[6]
master_i[1].dat[7] => xwb_crossbar:crossbar.master_i[1].dat[7]
master_i[1].dat[8] => xwb_crossbar:crossbar.master_i[1].dat[8]
master_i[1].dat[9] => xwb_crossbar:crossbar.master_i[1].dat[9]
master_i[1].dat[10] => xwb_crossbar:crossbar.master_i[1].dat[10]
master_i[1].dat[11] => xwb_crossbar:crossbar.master_i[1].dat[11]
master_i[1].dat[12] => xwb_crossbar:crossbar.master_i[1].dat[12]
master_i[1].dat[13] => xwb_crossbar:crossbar.master_i[1].dat[13]
master_i[1].dat[14] => xwb_crossbar:crossbar.master_i[1].dat[14]
master_i[1].dat[15] => xwb_crossbar:crossbar.master_i[1].dat[15]
master_i[1].dat[16] => xwb_crossbar:crossbar.master_i[1].dat[16]
master_i[1].dat[17] => xwb_crossbar:crossbar.master_i[1].dat[17]
master_i[1].dat[18] => xwb_crossbar:crossbar.master_i[1].dat[18]
master_i[1].dat[19] => xwb_crossbar:crossbar.master_i[1].dat[19]
master_i[1].dat[20] => xwb_crossbar:crossbar.master_i[1].dat[20]
master_i[1].dat[21] => xwb_crossbar:crossbar.master_i[1].dat[21]
master_i[1].dat[22] => xwb_crossbar:crossbar.master_i[1].dat[22]
master_i[1].dat[23] => xwb_crossbar:crossbar.master_i[1].dat[23]
master_i[1].dat[24] => xwb_crossbar:crossbar.master_i[1].dat[24]
master_i[1].dat[25] => xwb_crossbar:crossbar.master_i[1].dat[25]
master_i[1].dat[26] => xwb_crossbar:crossbar.master_i[1].dat[26]
master_i[1].dat[27] => xwb_crossbar:crossbar.master_i[1].dat[27]
master_i[1].dat[28] => xwb_crossbar:crossbar.master_i[1].dat[28]
master_i[1].dat[29] => xwb_crossbar:crossbar.master_i[1].dat[29]
master_i[1].dat[30] => xwb_crossbar:crossbar.master_i[1].dat[30]
master_i[1].dat[31] => xwb_crossbar:crossbar.master_i[1].dat[31]
master_i[1].int => xwb_crossbar:crossbar.master_i[1].int
master_i[1].stall => xwb_crossbar:crossbar.master_i[1].stall
master_i[1].rty => xwb_crossbar:crossbar.master_i[1].rty
master_i[1].err => xwb_crossbar:crossbar.master_i[1].err
master_i[1].ack => xwb_crossbar:crossbar.master_i[1].ack
master_o[0].dat[0] <= xwb_crossbar:crossbar.master_o[0].dat[0]
master_o[0].dat[1] <= xwb_crossbar:crossbar.master_o[0].dat[1]
master_o[0].dat[2] <= xwb_crossbar:crossbar.master_o[0].dat[2]
master_o[0].dat[3] <= xwb_crossbar:crossbar.master_o[0].dat[3]
master_o[0].dat[4] <= xwb_crossbar:crossbar.master_o[0].dat[4]
master_o[0].dat[5] <= xwb_crossbar:crossbar.master_o[0].dat[5]
master_o[0].dat[6] <= xwb_crossbar:crossbar.master_o[0].dat[6]
master_o[0].dat[7] <= xwb_crossbar:crossbar.master_o[0].dat[7]
master_o[0].dat[8] <= xwb_crossbar:crossbar.master_o[0].dat[8]
master_o[0].dat[9] <= xwb_crossbar:crossbar.master_o[0].dat[9]
master_o[0].dat[10] <= xwb_crossbar:crossbar.master_o[0].dat[10]
master_o[0].dat[11] <= xwb_crossbar:crossbar.master_o[0].dat[11]
master_o[0].dat[12] <= xwb_crossbar:crossbar.master_o[0].dat[12]
master_o[0].dat[13] <= xwb_crossbar:crossbar.master_o[0].dat[13]
master_o[0].dat[14] <= xwb_crossbar:crossbar.master_o[0].dat[14]
master_o[0].dat[15] <= xwb_crossbar:crossbar.master_o[0].dat[15]
master_o[0].dat[16] <= xwb_crossbar:crossbar.master_o[0].dat[16]
master_o[0].dat[17] <= xwb_crossbar:crossbar.master_o[0].dat[17]
master_o[0].dat[18] <= xwb_crossbar:crossbar.master_o[0].dat[18]
master_o[0].dat[19] <= xwb_crossbar:crossbar.master_o[0].dat[19]
master_o[0].dat[20] <= xwb_crossbar:crossbar.master_o[0].dat[20]
master_o[0].dat[21] <= xwb_crossbar:crossbar.master_o[0].dat[21]
master_o[0].dat[22] <= xwb_crossbar:crossbar.master_o[0].dat[22]
master_o[0].dat[23] <= xwb_crossbar:crossbar.master_o[0].dat[23]
master_o[0].dat[24] <= xwb_crossbar:crossbar.master_o[0].dat[24]
master_o[0].dat[25] <= xwb_crossbar:crossbar.master_o[0].dat[25]
master_o[0].dat[26] <= xwb_crossbar:crossbar.master_o[0].dat[26]
master_o[0].dat[27] <= xwb_crossbar:crossbar.master_o[0].dat[27]
master_o[0].dat[28] <= xwb_crossbar:crossbar.master_o[0].dat[28]
master_o[0].dat[29] <= xwb_crossbar:crossbar.master_o[0].dat[29]
master_o[0].dat[30] <= xwb_crossbar:crossbar.master_o[0].dat[30]
master_o[0].dat[31] <= xwb_crossbar:crossbar.master_o[0].dat[31]
master_o[0].we <= xwb_crossbar:crossbar.master_o[0].we
master_o[0].sel[0] <= xwb_crossbar:crossbar.master_o[0].sel[0]
master_o[0].sel[1] <= xwb_crossbar:crossbar.master_o[0].sel[1]
master_o[0].sel[2] <= xwb_crossbar:crossbar.master_o[0].sel[2]
master_o[0].sel[3] <= xwb_crossbar:crossbar.master_o[0].sel[3]
master_o[0].adr[0] <= xwb_crossbar:crossbar.master_o[0].adr[0]
master_o[0].adr[1] <= xwb_crossbar:crossbar.master_o[0].adr[1]
master_o[0].adr[2] <= xwb_crossbar:crossbar.master_o[0].adr[2]
master_o[0].adr[3] <= xwb_crossbar:crossbar.master_o[0].adr[3]
master_o[0].adr[4] <= xwb_crossbar:crossbar.master_o[0].adr[4]
master_o[0].adr[5] <= xwb_crossbar:crossbar.master_o[0].adr[5]
master_o[0].adr[6] <= xwb_crossbar:crossbar.master_o[0].adr[6]
master_o[0].adr[7] <= xwb_crossbar:crossbar.master_o[0].adr[7]
master_o[0].adr[8] <= xwb_crossbar:crossbar.master_o[0].adr[8]
master_o[0].adr[9] <= xwb_crossbar:crossbar.master_o[0].adr[9]
master_o[0].adr[10] <= xwb_crossbar:crossbar.master_o[0].adr[10]
master_o[0].adr[11] <= xwb_crossbar:crossbar.master_o[0].adr[11]
master_o[0].adr[12] <= xwb_crossbar:crossbar.master_o[0].adr[12]
master_o[0].adr[13] <= xwb_crossbar:crossbar.master_o[0].adr[13]
master_o[0].adr[14] <= xwb_crossbar:crossbar.master_o[0].adr[14]
master_o[0].adr[15] <= xwb_crossbar:crossbar.master_o[0].adr[15]
master_o[0].adr[16] <= xwb_crossbar:crossbar.master_o[0].adr[16]
master_o[0].adr[17] <= xwb_crossbar:crossbar.master_o[0].adr[17]
master_o[0].adr[18] <= xwb_crossbar:crossbar.master_o[0].adr[18]
master_o[0].adr[19] <= xwb_crossbar:crossbar.master_o[0].adr[19]
master_o[0].adr[20] <= xwb_crossbar:crossbar.master_o[0].adr[20]
master_o[0].adr[21] <= xwb_crossbar:crossbar.master_o[0].adr[21]
master_o[0].adr[22] <= xwb_crossbar:crossbar.master_o[0].adr[22]
master_o[0].adr[23] <= xwb_crossbar:crossbar.master_o[0].adr[23]
master_o[0].adr[24] <= xwb_crossbar:crossbar.master_o[0].adr[24]
master_o[0].adr[25] <= xwb_crossbar:crossbar.master_o[0].adr[25]
master_o[0].adr[26] <= xwb_crossbar:crossbar.master_o[0].adr[26]
master_o[0].adr[27] <= xwb_crossbar:crossbar.master_o[0].adr[27]
master_o[0].adr[28] <= xwb_crossbar:crossbar.master_o[0].adr[28]
master_o[0].adr[29] <= xwb_crossbar:crossbar.master_o[0].adr[29]
master_o[0].adr[30] <= xwb_crossbar:crossbar.master_o[0].adr[30]
master_o[0].adr[31] <= xwb_crossbar:crossbar.master_o[0].adr[31]
master_o[0].stb <= xwb_crossbar:crossbar.master_o[0].stb
master_o[0].cyc <= xwb_crossbar:crossbar.master_o[0].cyc
master_o[1].dat[0] <= xwb_crossbar:crossbar.master_o[1].dat[0]
master_o[1].dat[1] <= xwb_crossbar:crossbar.master_o[1].dat[1]
master_o[1].dat[2] <= xwb_crossbar:crossbar.master_o[1].dat[2]
master_o[1].dat[3] <= xwb_crossbar:crossbar.master_o[1].dat[3]
master_o[1].dat[4] <= xwb_crossbar:crossbar.master_o[1].dat[4]
master_o[1].dat[5] <= xwb_crossbar:crossbar.master_o[1].dat[5]
master_o[1].dat[6] <= xwb_crossbar:crossbar.master_o[1].dat[6]
master_o[1].dat[7] <= xwb_crossbar:crossbar.master_o[1].dat[7]
master_o[1].dat[8] <= xwb_crossbar:crossbar.master_o[1].dat[8]
master_o[1].dat[9] <= xwb_crossbar:crossbar.master_o[1].dat[9]
master_o[1].dat[10] <= xwb_crossbar:crossbar.master_o[1].dat[10]
master_o[1].dat[11] <= xwb_crossbar:crossbar.master_o[1].dat[11]
master_o[1].dat[12] <= xwb_crossbar:crossbar.master_o[1].dat[12]
master_o[1].dat[13] <= xwb_crossbar:crossbar.master_o[1].dat[13]
master_o[1].dat[14] <= xwb_crossbar:crossbar.master_o[1].dat[14]
master_o[1].dat[15] <= xwb_crossbar:crossbar.master_o[1].dat[15]
master_o[1].dat[16] <= xwb_crossbar:crossbar.master_o[1].dat[16]
master_o[1].dat[17] <= xwb_crossbar:crossbar.master_o[1].dat[17]
master_o[1].dat[18] <= xwb_crossbar:crossbar.master_o[1].dat[18]
master_o[1].dat[19] <= xwb_crossbar:crossbar.master_o[1].dat[19]
master_o[1].dat[20] <= xwb_crossbar:crossbar.master_o[1].dat[20]
master_o[1].dat[21] <= xwb_crossbar:crossbar.master_o[1].dat[21]
master_o[1].dat[22] <= xwb_crossbar:crossbar.master_o[1].dat[22]
master_o[1].dat[23] <= xwb_crossbar:crossbar.master_o[1].dat[23]
master_o[1].dat[24] <= xwb_crossbar:crossbar.master_o[1].dat[24]
master_o[1].dat[25] <= xwb_crossbar:crossbar.master_o[1].dat[25]
master_o[1].dat[26] <= xwb_crossbar:crossbar.master_o[1].dat[26]
master_o[1].dat[27] <= xwb_crossbar:crossbar.master_o[1].dat[27]
master_o[1].dat[28] <= xwb_crossbar:crossbar.master_o[1].dat[28]
master_o[1].dat[29] <= xwb_crossbar:crossbar.master_o[1].dat[29]
master_o[1].dat[30] <= xwb_crossbar:crossbar.master_o[1].dat[30]
master_o[1].dat[31] <= xwb_crossbar:crossbar.master_o[1].dat[31]
master_o[1].we <= xwb_crossbar:crossbar.master_o[1].we
master_o[1].sel[0] <= xwb_crossbar:crossbar.master_o[1].sel[0]
master_o[1].sel[1] <= xwb_crossbar:crossbar.master_o[1].sel[1]
master_o[1].sel[2] <= xwb_crossbar:crossbar.master_o[1].sel[2]
master_o[1].sel[3] <= xwb_crossbar:crossbar.master_o[1].sel[3]
master_o[1].adr[0] <= xwb_crossbar:crossbar.master_o[1].adr[0]
master_o[1].adr[1] <= xwb_crossbar:crossbar.master_o[1].adr[1]
master_o[1].adr[2] <= xwb_crossbar:crossbar.master_o[1].adr[2]
master_o[1].adr[3] <= xwb_crossbar:crossbar.master_o[1].adr[3]
master_o[1].adr[4] <= xwb_crossbar:crossbar.master_o[1].adr[4]
master_o[1].adr[5] <= xwb_crossbar:crossbar.master_o[1].adr[5]
master_o[1].adr[6] <= xwb_crossbar:crossbar.master_o[1].adr[6]
master_o[1].adr[7] <= xwb_crossbar:crossbar.master_o[1].adr[7]
master_o[1].adr[8] <= xwb_crossbar:crossbar.master_o[1].adr[8]
master_o[1].adr[9] <= xwb_crossbar:crossbar.master_o[1].adr[9]
master_o[1].adr[10] <= xwb_crossbar:crossbar.master_o[1].adr[10]
master_o[1].adr[11] <= xwb_crossbar:crossbar.master_o[1].adr[11]
master_o[1].adr[12] <= xwb_crossbar:crossbar.master_o[1].adr[12]
master_o[1].adr[13] <= xwb_crossbar:crossbar.master_o[1].adr[13]
master_o[1].adr[14] <= xwb_crossbar:crossbar.master_o[1].adr[14]
master_o[1].adr[15] <= xwb_crossbar:crossbar.master_o[1].adr[15]
master_o[1].adr[16] <= xwb_crossbar:crossbar.master_o[1].adr[16]
master_o[1].adr[17] <= xwb_crossbar:crossbar.master_o[1].adr[17]
master_o[1].adr[18] <= xwb_crossbar:crossbar.master_o[1].adr[18]
master_o[1].adr[19] <= xwb_crossbar:crossbar.master_o[1].adr[19]
master_o[1].adr[20] <= xwb_crossbar:crossbar.master_o[1].adr[20]
master_o[1].adr[21] <= xwb_crossbar:crossbar.master_o[1].adr[21]
master_o[1].adr[22] <= xwb_crossbar:crossbar.master_o[1].adr[22]
master_o[1].adr[23] <= xwb_crossbar:crossbar.master_o[1].adr[23]
master_o[1].adr[24] <= xwb_crossbar:crossbar.master_o[1].adr[24]
master_o[1].adr[25] <= xwb_crossbar:crossbar.master_o[1].adr[25]
master_o[1].adr[26] <= xwb_crossbar:crossbar.master_o[1].adr[26]
master_o[1].adr[27] <= xwb_crossbar:crossbar.master_o[1].adr[27]
master_o[1].adr[28] <= xwb_crossbar:crossbar.master_o[1].adr[28]
master_o[1].adr[29] <= xwb_crossbar:crossbar.master_o[1].adr[29]
master_o[1].adr[30] <= xwb_crossbar:crossbar.master_o[1].adr[30]
master_o[1].adr[31] <= xwb_crossbar:crossbar.master_o[1].adr[31]
master_o[1].stb <= xwb_crossbar:crossbar.master_o[1].stb
master_o[1].cyc <= xwb_crossbar:crossbar.master_o[1].cyc


|pexaria|xwb_sdb_crossbar:top_bar|sdb_rom:rom
clk_sys_i => slave_o.ack~reg0.CLK
clk_sys_i => adr_reg[0].CLK
clk_sys_i => adr_reg[1].CLK
clk_sys_i => adr_reg[2].CLK
clk_sys_i => adr_reg[3].CLK
clk_sys_i => adr_reg[4].CLK
clk_sys_i => adr_reg[5].CLK
slave_i.dat[0] => ~NO_FANOUT~
slave_i.dat[1] => ~NO_FANOUT~
slave_i.dat[2] => ~NO_FANOUT~
slave_i.dat[3] => ~NO_FANOUT~
slave_i.dat[4] => ~NO_FANOUT~
slave_i.dat[5] => ~NO_FANOUT~
slave_i.dat[6] => ~NO_FANOUT~
slave_i.dat[7] => ~NO_FANOUT~
slave_i.dat[8] => ~NO_FANOUT~
slave_i.dat[9] => ~NO_FANOUT~
slave_i.dat[10] => ~NO_FANOUT~
slave_i.dat[11] => ~NO_FANOUT~
slave_i.dat[12] => ~NO_FANOUT~
slave_i.dat[13] => ~NO_FANOUT~
slave_i.dat[14] => ~NO_FANOUT~
slave_i.dat[15] => ~NO_FANOUT~
slave_i.dat[16] => ~NO_FANOUT~
slave_i.dat[17] => ~NO_FANOUT~
slave_i.dat[18] => ~NO_FANOUT~
slave_i.dat[19] => ~NO_FANOUT~
slave_i.dat[20] => ~NO_FANOUT~
slave_i.dat[21] => ~NO_FANOUT~
slave_i.dat[22] => ~NO_FANOUT~
slave_i.dat[23] => ~NO_FANOUT~
slave_i.dat[24] => ~NO_FANOUT~
slave_i.dat[25] => ~NO_FANOUT~
slave_i.dat[26] => ~NO_FANOUT~
slave_i.dat[27] => ~NO_FANOUT~
slave_i.dat[28] => ~NO_FANOUT~
slave_i.dat[29] => ~NO_FANOUT~
slave_i.dat[30] => ~NO_FANOUT~
slave_i.dat[31] => ~NO_FANOUT~
slave_i.we => ~NO_FANOUT~
slave_i.sel[0] => ~NO_FANOUT~
slave_i.sel[1] => ~NO_FANOUT~
slave_i.sel[2] => ~NO_FANOUT~
slave_i.sel[3] => ~NO_FANOUT~
slave_i.adr[0] => ~NO_FANOUT~
slave_i.adr[1] => ~NO_FANOUT~
slave_i.adr[2] => adr_reg[0].DATAIN
slave_i.adr[3] => adr_reg[1].DATAIN
slave_i.adr[4] => adr_reg[2].DATAIN
slave_i.adr[5] => adr_reg[3].DATAIN
slave_i.adr[6] => adr_reg[4].DATAIN
slave_i.adr[7] => adr_reg[5].DATAIN
slave_i.adr[8] => ~NO_FANOUT~
slave_i.adr[9] => ~NO_FANOUT~
slave_i.adr[10] => ~NO_FANOUT~
slave_i.adr[11] => ~NO_FANOUT~
slave_i.adr[12] => ~NO_FANOUT~
slave_i.adr[13] => ~NO_FANOUT~
slave_i.adr[14] => ~NO_FANOUT~
slave_i.adr[15] => ~NO_FANOUT~
slave_i.adr[16] => ~NO_FANOUT~
slave_i.adr[17] => ~NO_FANOUT~
slave_i.adr[18] => ~NO_FANOUT~
slave_i.adr[19] => ~NO_FANOUT~
slave_i.adr[20] => ~NO_FANOUT~
slave_i.adr[21] => ~NO_FANOUT~
slave_i.adr[22] => ~NO_FANOUT~
slave_i.adr[23] => ~NO_FANOUT~
slave_i.adr[24] => ~NO_FANOUT~
slave_i.adr[25] => ~NO_FANOUT~
slave_i.adr[26] => ~NO_FANOUT~
slave_i.adr[27] => ~NO_FANOUT~
slave_i.adr[28] => ~NO_FANOUT~
slave_i.adr[29] => ~NO_FANOUT~
slave_i.adr[30] => ~NO_FANOUT~
slave_i.adr[31] => ~NO_FANOUT~
slave_i.stb => ack.IN0
slave_i.cyc => ack.IN1
slave_o.dat[0] <= rom.DATAOUT
slave_o.dat[1] <= rom.DATAOUT1
slave_o.dat[2] <= rom.DATAOUT2
slave_o.dat[3] <= rom.DATAOUT3
slave_o.dat[4] <= rom.DATAOUT4
slave_o.dat[5] <= rom.DATAOUT5
slave_o.dat[6] <= rom.DATAOUT6
slave_o.dat[7] <= rom.DATAOUT7
slave_o.dat[8] <= rom.DATAOUT8
slave_o.dat[9] <= rom.DATAOUT9
slave_o.dat[10] <= rom.DATAOUT10
slave_o.dat[11] <= rom.DATAOUT11
slave_o.dat[12] <= rom.DATAOUT12
slave_o.dat[13] <= rom.DATAOUT13
slave_o.dat[14] <= rom.DATAOUT14
slave_o.dat[15] <= rom.DATAOUT15
slave_o.dat[16] <= rom.DATAOUT16
slave_o.dat[17] <= rom.DATAOUT17
slave_o.dat[18] <= rom.DATAOUT18
slave_o.dat[19] <= rom.DATAOUT19
slave_o.dat[20] <= rom.DATAOUT20
slave_o.dat[21] <= rom.DATAOUT21
slave_o.dat[22] <= rom.DATAOUT22
slave_o.dat[23] <= rom.DATAOUT23
slave_o.dat[24] <= rom.DATAOUT24
slave_o.dat[25] <= rom.DATAOUT25
slave_o.dat[26] <= rom.DATAOUT26
slave_o.dat[27] <= rom.DATAOUT27
slave_o.dat[28] <= rom.DATAOUT28
slave_o.dat[29] <= rom.DATAOUT29
slave_o.dat[30] <= rom.DATAOUT30
slave_o.dat[31] <= rom.DATAOUT31
slave_o.int <= <GND>
slave_o.stall <= <GND>
slave_o.rty <= <GND>
slave_o.err <= <GND>
slave_o.ack <= slave_o.ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|xwb_sdb_crossbar:top_bar|xwb_crossbar:crossbar
clk_sys_i => matrix_old[0][0].CLK
clk_sys_i => matrix_old[0][1].CLK
clk_sys_i => matrix_old[0][2].CLK
clk_sys_i => matrix_old[0][3].CLK
clk_sys_i => virtual_ERR.CLK
rst_n_i => matrix_old.OUTPUTSELECT
rst_n_i => matrix_old.OUTPUTSELECT
rst_n_i => matrix_old.OUTPUTSELECT
rst_n_i => matrix_old.OUTPUTSELECT
slave_i[0].dat[0] => DAT_matrix.IN1
slave_i[0].dat[0] => DAT_matrix.IN1
slave_i[0].dat[0] => DAT_matrix.IN1
slave_i[0].dat[1] => DAT_matrix.IN1
slave_i[0].dat[1] => DAT_matrix.IN1
slave_i[0].dat[1] => DAT_matrix.IN1
slave_i[0].dat[2] => DAT_matrix.IN1
slave_i[0].dat[2] => DAT_matrix.IN1
slave_i[0].dat[2] => DAT_matrix.IN1
slave_i[0].dat[3] => DAT_matrix.IN1
slave_i[0].dat[3] => DAT_matrix.IN1
slave_i[0].dat[3] => DAT_matrix.IN1
slave_i[0].dat[4] => DAT_matrix.IN1
slave_i[0].dat[4] => DAT_matrix.IN1
slave_i[0].dat[4] => DAT_matrix.IN1
slave_i[0].dat[5] => DAT_matrix.IN1
slave_i[0].dat[5] => DAT_matrix.IN1
slave_i[0].dat[5] => DAT_matrix.IN1
slave_i[0].dat[6] => DAT_matrix.IN1
slave_i[0].dat[6] => DAT_matrix.IN1
slave_i[0].dat[6] => DAT_matrix.IN1
slave_i[0].dat[7] => DAT_matrix.IN1
slave_i[0].dat[7] => DAT_matrix.IN1
slave_i[0].dat[7] => DAT_matrix.IN1
slave_i[0].dat[8] => DAT_matrix.IN1
slave_i[0].dat[8] => DAT_matrix.IN1
slave_i[0].dat[8] => DAT_matrix.IN1
slave_i[0].dat[9] => DAT_matrix.IN1
slave_i[0].dat[9] => DAT_matrix.IN1
slave_i[0].dat[9] => DAT_matrix.IN1
slave_i[0].dat[10] => DAT_matrix.IN1
slave_i[0].dat[10] => DAT_matrix.IN1
slave_i[0].dat[10] => DAT_matrix.IN1
slave_i[0].dat[11] => DAT_matrix.IN1
slave_i[0].dat[11] => DAT_matrix.IN1
slave_i[0].dat[11] => DAT_matrix.IN1
slave_i[0].dat[12] => DAT_matrix.IN1
slave_i[0].dat[12] => DAT_matrix.IN1
slave_i[0].dat[12] => DAT_matrix.IN1
slave_i[0].dat[13] => DAT_matrix.IN1
slave_i[0].dat[13] => DAT_matrix.IN1
slave_i[0].dat[13] => DAT_matrix.IN1
slave_i[0].dat[14] => DAT_matrix.IN1
slave_i[0].dat[14] => DAT_matrix.IN1
slave_i[0].dat[14] => DAT_matrix.IN1
slave_i[0].dat[15] => DAT_matrix.IN1
slave_i[0].dat[15] => DAT_matrix.IN1
slave_i[0].dat[15] => DAT_matrix.IN1
slave_i[0].dat[16] => DAT_matrix.IN1
slave_i[0].dat[16] => DAT_matrix.IN1
slave_i[0].dat[16] => DAT_matrix.IN1
slave_i[0].dat[17] => DAT_matrix.IN1
slave_i[0].dat[17] => DAT_matrix.IN1
slave_i[0].dat[17] => DAT_matrix.IN1
slave_i[0].dat[18] => DAT_matrix.IN1
slave_i[0].dat[18] => DAT_matrix.IN1
slave_i[0].dat[18] => DAT_matrix.IN1
slave_i[0].dat[19] => DAT_matrix.IN1
slave_i[0].dat[19] => DAT_matrix.IN1
slave_i[0].dat[19] => DAT_matrix.IN1
slave_i[0].dat[20] => DAT_matrix.IN1
slave_i[0].dat[20] => DAT_matrix.IN1
slave_i[0].dat[20] => DAT_matrix.IN1
slave_i[0].dat[21] => DAT_matrix.IN1
slave_i[0].dat[21] => DAT_matrix.IN1
slave_i[0].dat[21] => DAT_matrix.IN1
slave_i[0].dat[22] => DAT_matrix.IN1
slave_i[0].dat[22] => DAT_matrix.IN1
slave_i[0].dat[22] => DAT_matrix.IN1
slave_i[0].dat[23] => DAT_matrix.IN1
slave_i[0].dat[23] => DAT_matrix.IN1
slave_i[0].dat[23] => DAT_matrix.IN1
slave_i[0].dat[24] => DAT_matrix.IN1
slave_i[0].dat[24] => DAT_matrix.IN1
slave_i[0].dat[24] => DAT_matrix.IN1
slave_i[0].dat[25] => DAT_matrix.IN1
slave_i[0].dat[25] => DAT_matrix.IN1
slave_i[0].dat[25] => DAT_matrix.IN1
slave_i[0].dat[26] => DAT_matrix.IN1
slave_i[0].dat[26] => DAT_matrix.IN1
slave_i[0].dat[26] => DAT_matrix.IN1
slave_i[0].dat[27] => DAT_matrix.IN1
slave_i[0].dat[27] => DAT_matrix.IN1
slave_i[0].dat[27] => DAT_matrix.IN1
slave_i[0].dat[28] => DAT_matrix.IN1
slave_i[0].dat[28] => DAT_matrix.IN1
slave_i[0].dat[28] => DAT_matrix.IN1
slave_i[0].dat[29] => DAT_matrix.IN1
slave_i[0].dat[29] => DAT_matrix.IN1
slave_i[0].dat[29] => DAT_matrix.IN1
slave_i[0].dat[30] => DAT_matrix.IN1
slave_i[0].dat[30] => DAT_matrix.IN1
slave_i[0].dat[30] => DAT_matrix.IN1
slave_i[0].dat[31] => DAT_matrix.IN1
slave_i[0].dat[31] => DAT_matrix.IN1
slave_i[0].dat[31] => DAT_matrix.IN1
slave_i[0].we => WE_row.IN1
slave_i[0].we => WE_row.IN1
slave_i[0].we => WE_row.IN1
slave_i[0].sel[0] => SEL_matrix.IN1
slave_i[0].sel[0] => SEL_matrix.IN1
slave_i[0].sel[0] => SEL_matrix.IN1
slave_i[0].sel[1] => SEL_matrix.IN1
slave_i[0].sel[1] => SEL_matrix.IN1
slave_i[0].sel[1] => SEL_matrix.IN1
slave_i[0].sel[2] => SEL_matrix.IN1
slave_i[0].sel[2] => SEL_matrix.IN1
slave_i[0].sel[2] => SEL_matrix.IN1
slave_i[0].sel[3] => SEL_matrix.IN1
slave_i[0].sel[3] => SEL_matrix.IN1
slave_i[0].sel[3] => SEL_matrix.IN1
slave_i[0].adr[0] => ADR_matrix.IN1
slave_i[0].adr[0] => ADR_matrix.IN1
slave_i[0].adr[0] => ADR_matrix.IN1
slave_i[0].adr[1] => ADR_matrix.IN1
slave_i[0].adr[1] => ADR_matrix.IN1
slave_i[0].adr[1] => ADR_matrix.IN1
slave_i[0].adr[2] => ADR_matrix.IN1
slave_i[0].adr[2] => ADR_matrix.IN1
slave_i[0].adr[2] => ADR_matrix.IN1
slave_i[0].adr[3] => ADR_matrix.IN1
slave_i[0].adr[3] => ADR_matrix.IN1
slave_i[0].adr[3] => ADR_matrix.IN1
slave_i[0].adr[4] => ADR_matrix.IN1
slave_i[0].adr[4] => ADR_matrix.IN1
slave_i[0].adr[4] => ADR_matrix.IN1
slave_i[0].adr[5] => ADR_matrix.IN1
slave_i[0].adr[5] => ADR_matrix.IN1
slave_i[0].adr[5] => ADR_matrix.IN1
slave_i[0].adr[6] => ADR_matrix.IN1
slave_i[0].adr[6] => ADR_matrix.IN1
slave_i[0].adr[6] => ADR_matrix.IN1
slave_i[0].adr[7] => ADR_matrix.IN1
slave_i[0].adr[7] => ADR_matrix.IN1
slave_i[0].adr[7] => ADR_matrix.IN1
slave_i[0].adr[8] => vector_OR.IN0
slave_i[0].adr[8] => ADR_matrix.IN1
slave_i[0].adr[8] => ADR_matrix.IN1
slave_i[0].adr[8] => ADR_matrix.IN1
slave_i[0].adr[8] => vector_OR.IN0
slave_i[0].adr[9] => vector_OR.IN1
slave_i[0].adr[9] => vector_OR.IN1
slave_i[0].adr[9] => ADR_matrix.IN1
slave_i[0].adr[9] => ADR_matrix.IN1
slave_i[0].adr[9] => ADR_matrix.IN1
slave_i[0].adr[10] => vector_OR.IN1
slave_i[0].adr[10] => vector_OR.IN1
slave_i[0].adr[10] => request.IN1
slave_i[0].adr[10] => vector_OR.IN1
slave_i[0].adr[10] => ADR_matrix.IN1
slave_i[0].adr[10] => ADR_matrix.IN1
slave_i[0].adr[10] => ADR_matrix.IN1
slave_i[0].adr[11] => ADR_matrix.IN1
slave_i[0].adr[11] => ADR_matrix.IN1
slave_i[0].adr[11] => ADR_matrix.IN1
slave_i[0].adr[12] => ADR_matrix.IN1
slave_i[0].adr[12] => ADR_matrix.IN1
slave_i[0].adr[12] => ADR_matrix.IN1
slave_i[0].adr[13] => ADR_matrix.IN1
slave_i[0].adr[13] => ADR_matrix.IN1
slave_i[0].adr[13] => ADR_matrix.IN1
slave_i[0].adr[14] => ADR_matrix.IN1
slave_i[0].adr[14] => ADR_matrix.IN1
slave_i[0].adr[14] => ADR_matrix.IN1
slave_i[0].adr[15] => ADR_matrix.IN1
slave_i[0].adr[15] => ADR_matrix.IN1
slave_i[0].adr[15] => ADR_matrix.IN1
slave_i[0].adr[16] => ADR_matrix.IN1
slave_i[0].adr[16] => ADR_matrix.IN1
slave_i[0].adr[16] => ADR_matrix.IN1
slave_i[0].adr[17] => ADR_matrix.IN1
slave_i[0].adr[17] => ADR_matrix.IN1
slave_i[0].adr[17] => ADR_matrix.IN1
slave_i[0].adr[18] => ADR_matrix.IN1
slave_i[0].adr[18] => ADR_matrix.IN1
slave_i[0].adr[18] => ADR_matrix.IN1
slave_i[0].adr[19] => ADR_matrix.IN1
slave_i[0].adr[19] => ADR_matrix.IN1
slave_i[0].adr[19] => ADR_matrix.IN1
slave_i[0].adr[20] => ADR_matrix.IN1
slave_i[0].adr[20] => ADR_matrix.IN1
slave_i[0].adr[20] => ADR_matrix.IN1
slave_i[0].adr[21] => ADR_matrix.IN1
slave_i[0].adr[21] => ADR_matrix.IN1
slave_i[0].adr[21] => ADR_matrix.IN1
slave_i[0].adr[22] => ADR_matrix.IN1
slave_i[0].adr[22] => ADR_matrix.IN1
slave_i[0].adr[22] => ADR_matrix.IN1
slave_i[0].adr[23] => ADR_matrix.IN1
slave_i[0].adr[23] => ADR_matrix.IN1
slave_i[0].adr[23] => ADR_matrix.IN1
slave_i[0].adr[24] => ADR_matrix.IN1
slave_i[0].adr[24] => ADR_matrix.IN1
slave_i[0].adr[24] => ADR_matrix.IN1
slave_i[0].adr[25] => ADR_matrix.IN1
slave_i[0].adr[25] => ADR_matrix.IN1
slave_i[0].adr[25] => ADR_matrix.IN1
slave_i[0].adr[26] => ADR_matrix.IN1
slave_i[0].adr[26] => ADR_matrix.IN1
slave_i[0].adr[26] => ADR_matrix.IN1
slave_i[0].adr[27] => ADR_matrix.IN1
slave_i[0].adr[27] => ADR_matrix.IN1
slave_i[0].adr[27] => ADR_matrix.IN1
slave_i[0].adr[28] => ADR_matrix.IN1
slave_i[0].adr[28] => ADR_matrix.IN1
slave_i[0].adr[28] => ADR_matrix.IN1
slave_i[0].adr[29] => ADR_matrix.IN1
slave_i[0].adr[29] => ADR_matrix.IN1
slave_i[0].adr[29] => ADR_matrix.IN1
slave_i[0].adr[30] => ADR_matrix.IN1
slave_i[0].adr[30] => ADR_matrix.IN1
slave_i[0].adr[30] => ADR_matrix.IN1
slave_i[0].adr[31] => ADR_matrix.IN1
slave_i[0].adr[31] => ADR_matrix.IN1
slave_i[0].adr[31] => ADR_matrix.IN1
slave_i[0].stb => request.IN0
slave_i[0].stb => master_oe[3].stb.IN1
slave_i[0].stb => STB_row.IN1
slave_i[0].stb => STB_row.IN1
slave_i[0].stb => STB_row.IN1
slave_i[0].cyc => mbusy.IN1
slave_i[0].cyc => request.IN1
slave_i[0].cyc => master_oe[3].cyc.IN1
slave_i[0].cyc => CYC_row.IN1
slave_i[0].cyc => CYC_row.IN1
slave_i[0].cyc => CYC_row.IN1
slave_o[0].dat[0] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[1] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[2] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[3] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[4] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[5] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[6] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[7] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[8] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[9] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[10] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[11] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[12] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[13] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[14] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[15] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[16] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[17] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[18] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[19] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[20] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[21] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[22] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[23] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[24] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[25] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[26] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[27] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[28] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[29] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[30] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].dat[31] <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].int <= <GND>
slave_o[0].stall <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].rty <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].err <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
slave_o[0].ack <= vector_OR.DB_MAX_OUTPUT_PORT_TYPE
master_i[0].dat[0] => DAT_matrix.IN1
master_i[0].dat[1] => DAT_matrix.IN1
master_i[0].dat[2] => DAT_matrix.IN1
master_i[0].dat[3] => DAT_matrix.IN1
master_i[0].dat[4] => DAT_matrix.IN1
master_i[0].dat[5] => DAT_matrix.IN1
master_i[0].dat[6] => DAT_matrix.IN1
master_i[0].dat[7] => DAT_matrix.IN1
master_i[0].dat[8] => DAT_matrix.IN1
master_i[0].dat[9] => DAT_matrix.IN1
master_i[0].dat[10] => DAT_matrix.IN1
master_i[0].dat[11] => DAT_matrix.IN1
master_i[0].dat[12] => DAT_matrix.IN1
master_i[0].dat[13] => DAT_matrix.IN1
master_i[0].dat[14] => DAT_matrix.IN1
master_i[0].dat[15] => DAT_matrix.IN1
master_i[0].dat[16] => DAT_matrix.IN1
master_i[0].dat[17] => DAT_matrix.IN1
master_i[0].dat[18] => DAT_matrix.IN1
master_i[0].dat[19] => DAT_matrix.IN1
master_i[0].dat[20] => DAT_matrix.IN1
master_i[0].dat[21] => DAT_matrix.IN1
master_i[0].dat[22] => DAT_matrix.IN1
master_i[0].dat[23] => DAT_matrix.IN1
master_i[0].dat[24] => DAT_matrix.IN1
master_i[0].dat[25] => DAT_matrix.IN1
master_i[0].dat[26] => DAT_matrix.IN1
master_i[0].dat[27] => DAT_matrix.IN1
master_i[0].dat[28] => DAT_matrix.IN1
master_i[0].dat[29] => DAT_matrix.IN1
master_i[0].dat[30] => DAT_matrix.IN1
master_i[0].dat[31] => DAT_matrix.IN1
master_i[0].int => ~NO_FANOUT~
master_i[0].stall => STALL_row.IN1
master_i[0].rty => RTY_row.IN1
master_i[0].err => ERR_row.IN1
master_i[0].ack => ACK_row.IN1
master_i[1].dat[0] => DAT_matrix.IN1
master_i[1].dat[1] => DAT_matrix.IN1
master_i[1].dat[2] => DAT_matrix.IN1
master_i[1].dat[3] => DAT_matrix.IN1
master_i[1].dat[4] => DAT_matrix.IN1
master_i[1].dat[5] => DAT_matrix.IN1
master_i[1].dat[6] => DAT_matrix.IN1
master_i[1].dat[7] => DAT_matrix.IN1
master_i[1].dat[8] => DAT_matrix.IN1
master_i[1].dat[9] => DAT_matrix.IN1
master_i[1].dat[10] => DAT_matrix.IN1
master_i[1].dat[11] => DAT_matrix.IN1
master_i[1].dat[12] => DAT_matrix.IN1
master_i[1].dat[13] => DAT_matrix.IN1
master_i[1].dat[14] => DAT_matrix.IN1
master_i[1].dat[15] => DAT_matrix.IN1
master_i[1].dat[16] => DAT_matrix.IN1
master_i[1].dat[17] => DAT_matrix.IN1
master_i[1].dat[18] => DAT_matrix.IN1
master_i[1].dat[19] => DAT_matrix.IN1
master_i[1].dat[20] => DAT_matrix.IN1
master_i[1].dat[21] => DAT_matrix.IN1
master_i[1].dat[22] => DAT_matrix.IN1
master_i[1].dat[23] => DAT_matrix.IN1
master_i[1].dat[24] => DAT_matrix.IN1
master_i[1].dat[25] => DAT_matrix.IN1
master_i[1].dat[26] => DAT_matrix.IN1
master_i[1].dat[27] => DAT_matrix.IN1
master_i[1].dat[28] => DAT_matrix.IN1
master_i[1].dat[29] => DAT_matrix.IN1
master_i[1].dat[30] => DAT_matrix.IN1
master_i[1].dat[31] => DAT_matrix.IN1
master_i[1].int => ~NO_FANOUT~
master_i[1].stall => STALL_row.IN1
master_i[1].rty => RTY_row.IN1
master_i[1].err => ERR_row.IN1
master_i[1].ack => ACK_row.IN1
master_i[2].dat[0] => DAT_matrix.IN1
master_i[2].dat[1] => DAT_matrix.IN1
master_i[2].dat[2] => DAT_matrix.IN1
master_i[2].dat[3] => DAT_matrix.IN1
master_i[2].dat[4] => DAT_matrix.IN1
master_i[2].dat[5] => DAT_matrix.IN1
master_i[2].dat[6] => DAT_matrix.IN1
master_i[2].dat[7] => DAT_matrix.IN1
master_i[2].dat[8] => DAT_matrix.IN1
master_i[2].dat[9] => DAT_matrix.IN1
master_i[2].dat[10] => DAT_matrix.IN1
master_i[2].dat[11] => DAT_matrix.IN1
master_i[2].dat[12] => DAT_matrix.IN1
master_i[2].dat[13] => DAT_matrix.IN1
master_i[2].dat[14] => DAT_matrix.IN1
master_i[2].dat[15] => DAT_matrix.IN1
master_i[2].dat[16] => DAT_matrix.IN1
master_i[2].dat[17] => DAT_matrix.IN1
master_i[2].dat[18] => DAT_matrix.IN1
master_i[2].dat[19] => DAT_matrix.IN1
master_i[2].dat[20] => DAT_matrix.IN1
master_i[2].dat[21] => DAT_matrix.IN1
master_i[2].dat[22] => DAT_matrix.IN1
master_i[2].dat[23] => DAT_matrix.IN1
master_i[2].dat[24] => DAT_matrix.IN1
master_i[2].dat[25] => DAT_matrix.IN1
master_i[2].dat[26] => DAT_matrix.IN1
master_i[2].dat[27] => DAT_matrix.IN1
master_i[2].dat[28] => DAT_matrix.IN1
master_i[2].dat[29] => DAT_matrix.IN1
master_i[2].dat[30] => DAT_matrix.IN1
master_i[2].dat[31] => DAT_matrix.IN1
master_i[2].int => ~NO_FANOUT~
master_i[2].stall => STALL_row.IN1
master_i[2].rty => RTY_row.IN1
master_i[2].err => ERR_row.IN1
master_i[2].ack => ACK_row.IN1
master_o[0].dat[0] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[1] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[2] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[3] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[4] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[5] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[6] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[7] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[8] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[9] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[10] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[11] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[12] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[13] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[14] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[15] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[16] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[17] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[18] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[19] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[20] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[21] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[22] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[23] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[24] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[25] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[26] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[27] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[28] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[29] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[30] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].dat[31] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].we <= WE_row.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].sel[0] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].sel[1] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].sel[2] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].sel[3] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[0] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[1] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[2] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[3] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[4] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[5] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[6] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[7] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[8] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[9] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[10] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[11] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[12] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[13] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[14] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[15] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[16] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[17] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[18] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[19] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[20] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[21] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[22] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[23] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[24] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[25] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[26] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[27] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[28] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[29] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[30] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].adr[31] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].stb <= STB_row.DB_MAX_OUTPUT_PORT_TYPE
master_o[0].cyc <= CYC_row.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[0] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[1] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[2] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[3] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[4] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[5] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[6] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[7] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[8] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[9] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[10] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[11] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[12] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[13] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[14] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[15] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[16] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[17] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[18] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[19] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[20] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[21] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[22] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[23] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[24] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[25] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[26] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[27] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[28] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[29] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[30] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].dat[31] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].we <= WE_row.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].sel[0] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].sel[1] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].sel[2] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].sel[3] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[0] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[1] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[2] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[3] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[4] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[5] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[6] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[7] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[8] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[9] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[10] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[11] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[12] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[13] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[14] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[15] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[16] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[17] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[18] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[19] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[20] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[21] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[22] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[23] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[24] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[25] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[26] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[27] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[28] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[29] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[30] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].adr[31] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].stb <= STB_row.DB_MAX_OUTPUT_PORT_TYPE
master_o[1].cyc <= CYC_row.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[0] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[1] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[2] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[3] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[4] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[5] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[6] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[7] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[8] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[9] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[10] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[11] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[12] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[13] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[14] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[15] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[16] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[17] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[18] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[19] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[20] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[21] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[22] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[23] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[24] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[25] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[26] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[27] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[28] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[29] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[30] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].dat[31] <= DAT_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].we <= WE_row.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].sel[0] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].sel[1] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].sel[2] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].sel[3] <= SEL_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[0] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[1] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[2] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[3] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[4] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[5] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[6] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[7] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[8] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[9] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[10] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[11] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[12] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[13] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[14] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[15] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[16] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[17] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[18] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[19] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[20] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[21] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[22] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[23] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[24] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[25] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[26] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[27] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[28] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[29] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[30] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].adr[31] <= ADR_matrix.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].stb <= STB_row.DB_MAX_OUTPUT_PORT_TYPE
master_o[2].cyc <= CYC_row.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|build_id:id
clk_i => generic_simple_dpram:rom.clka_i
clk_i => r_ack.CLK
clk_i => generic_simple_dpram:rom.clkb_i
rst_n_i => generic_simple_dpram:rom.rst_n_i
rst_n_i => r_ack.ACLR
slave_i.dat[0] => ~NO_FANOUT~
slave_i.dat[1] => ~NO_FANOUT~
slave_i.dat[2] => ~NO_FANOUT~
slave_i.dat[3] => ~NO_FANOUT~
slave_i.dat[4] => ~NO_FANOUT~
slave_i.dat[5] => ~NO_FANOUT~
slave_i.dat[6] => ~NO_FANOUT~
slave_i.dat[7] => ~NO_FANOUT~
slave_i.dat[8] => ~NO_FANOUT~
slave_i.dat[9] => ~NO_FANOUT~
slave_i.dat[10] => ~NO_FANOUT~
slave_i.dat[11] => ~NO_FANOUT~
slave_i.dat[12] => ~NO_FANOUT~
slave_i.dat[13] => ~NO_FANOUT~
slave_i.dat[14] => ~NO_FANOUT~
slave_i.dat[15] => ~NO_FANOUT~
slave_i.dat[16] => ~NO_FANOUT~
slave_i.dat[17] => ~NO_FANOUT~
slave_i.dat[18] => ~NO_FANOUT~
slave_i.dat[19] => ~NO_FANOUT~
slave_i.dat[20] => ~NO_FANOUT~
slave_i.dat[21] => ~NO_FANOUT~
slave_i.dat[22] => ~NO_FANOUT~
slave_i.dat[23] => ~NO_FANOUT~
slave_i.dat[24] => ~NO_FANOUT~
slave_i.dat[25] => ~NO_FANOUT~
slave_i.dat[26] => ~NO_FANOUT~
slave_i.dat[27] => ~NO_FANOUT~
slave_i.dat[28] => ~NO_FANOUT~
slave_i.dat[29] => ~NO_FANOUT~
slave_i.dat[30] => ~NO_FANOUT~
slave_i.dat[31] => ~NO_FANOUT~
slave_i.we => ~NO_FANOUT~
slave_i.sel[0] => ~NO_FANOUT~
slave_i.sel[1] => ~NO_FANOUT~
slave_i.sel[2] => ~NO_FANOUT~
slave_i.sel[3] => ~NO_FANOUT~
slave_i.adr[0] => ~NO_FANOUT~
slave_i.adr[1] => ~NO_FANOUT~
slave_i.adr[2] => generic_simple_dpram:rom.ab_i[0]
slave_i.adr[3] => generic_simple_dpram:rom.ab_i[1]
slave_i.adr[4] => generic_simple_dpram:rom.ab_i[2]
slave_i.adr[5] => generic_simple_dpram:rom.ab_i[3]
slave_i.adr[6] => generic_simple_dpram:rom.ab_i[4]
slave_i.adr[7] => generic_simple_dpram:rom.ab_i[5]
slave_i.adr[8] => generic_simple_dpram:rom.ab_i[6]
slave_i.adr[9] => generic_simple_dpram:rom.ab_i[7]
slave_i.adr[10] => ~NO_FANOUT~
slave_i.adr[11] => ~NO_FANOUT~
slave_i.adr[12] => ~NO_FANOUT~
slave_i.adr[13] => ~NO_FANOUT~
slave_i.adr[14] => ~NO_FANOUT~
slave_i.adr[15] => ~NO_FANOUT~
slave_i.adr[16] => ~NO_FANOUT~
slave_i.adr[17] => ~NO_FANOUT~
slave_i.adr[18] => ~NO_FANOUT~
slave_i.adr[19] => ~NO_FANOUT~
slave_i.adr[20] => ~NO_FANOUT~
slave_i.adr[21] => ~NO_FANOUT~
slave_i.adr[22] => ~NO_FANOUT~
slave_i.adr[23] => ~NO_FANOUT~
slave_i.adr[24] => ~NO_FANOUT~
slave_i.adr[25] => ~NO_FANOUT~
slave_i.adr[26] => ~NO_FANOUT~
slave_i.adr[27] => ~NO_FANOUT~
slave_i.adr[28] => ~NO_FANOUT~
slave_i.adr[29] => ~NO_FANOUT~
slave_i.adr[30] => ~NO_FANOUT~
slave_i.adr[31] => ~NO_FANOUT~
slave_i.stb => r_ack.IN0
slave_i.cyc => r_ack.IN1
slave_o.dat[0] <= generic_simple_dpram:rom.qb_o[0]
slave_o.dat[1] <= generic_simple_dpram:rom.qb_o[1]
slave_o.dat[2] <= generic_simple_dpram:rom.qb_o[2]
slave_o.dat[3] <= generic_simple_dpram:rom.qb_o[3]
slave_o.dat[4] <= generic_simple_dpram:rom.qb_o[4]
slave_o.dat[5] <= generic_simple_dpram:rom.qb_o[5]
slave_o.dat[6] <= generic_simple_dpram:rom.qb_o[6]
slave_o.dat[7] <= generic_simple_dpram:rom.qb_o[7]
slave_o.dat[8] <= generic_simple_dpram:rom.qb_o[8]
slave_o.dat[9] <= generic_simple_dpram:rom.qb_o[9]
slave_o.dat[10] <= generic_simple_dpram:rom.qb_o[10]
slave_o.dat[11] <= generic_simple_dpram:rom.qb_o[11]
slave_o.dat[12] <= generic_simple_dpram:rom.qb_o[12]
slave_o.dat[13] <= generic_simple_dpram:rom.qb_o[13]
slave_o.dat[14] <= generic_simple_dpram:rom.qb_o[14]
slave_o.dat[15] <= generic_simple_dpram:rom.qb_o[15]
slave_o.dat[16] <= generic_simple_dpram:rom.qb_o[16]
slave_o.dat[17] <= generic_simple_dpram:rom.qb_o[17]
slave_o.dat[18] <= generic_simple_dpram:rom.qb_o[18]
slave_o.dat[19] <= generic_simple_dpram:rom.qb_o[19]
slave_o.dat[20] <= generic_simple_dpram:rom.qb_o[20]
slave_o.dat[21] <= generic_simple_dpram:rom.qb_o[21]
slave_o.dat[22] <= generic_simple_dpram:rom.qb_o[22]
slave_o.dat[23] <= generic_simple_dpram:rom.qb_o[23]
slave_o.dat[24] <= generic_simple_dpram:rom.qb_o[24]
slave_o.dat[25] <= generic_simple_dpram:rom.qb_o[25]
slave_o.dat[26] <= generic_simple_dpram:rom.qb_o[26]
slave_o.dat[27] <= generic_simple_dpram:rom.qb_o[27]
slave_o.dat[28] <= generic_simple_dpram:rom.qb_o[28]
slave_o.dat[29] <= generic_simple_dpram:rom.qb_o[29]
slave_o.dat[30] <= generic_simple_dpram:rom.qb_o[30]
slave_o.dat[31] <= generic_simple_dpram:rom.qb_o[31]
slave_o.int <= <GND>
slave_o.stall <= <GND>
slave_o.rty <= <GND>
slave_o.err <= <GND>
slave_o.ack <= r_ack.DB_MAX_OUTPUT_PORT_TYPE


|pexaria|build_id:id|generic_simple_dpram:rom
rst_n_i => ~NO_FANOUT~
clka_i => altsyncram:case_nobe_single:memory.clock0
bwea_i[0] => ~NO_FANOUT~
bwea_i[1] => ~NO_FANOUT~
bwea_i[2] => ~NO_FANOUT~
bwea_i[3] => ~NO_FANOUT~
wea_i => altsyncram:case_nobe_single:memory.wren_a
aa_i[0] => altsyncram:case_nobe_single:memory.address_a[0]
aa_i[1] => altsyncram:case_nobe_single:memory.address_a[1]
aa_i[2] => altsyncram:case_nobe_single:memory.address_a[2]
aa_i[3] => altsyncram:case_nobe_single:memory.address_a[3]
aa_i[4] => altsyncram:case_nobe_single:memory.address_a[4]
aa_i[5] => altsyncram:case_nobe_single:memory.address_a[5]
aa_i[6] => altsyncram:case_nobe_single:memory.address_a[6]
aa_i[7] => altsyncram:case_nobe_single:memory.address_a[7]
da_i[0] => altsyncram:case_nobe_single:memory.data_a[0]
da_i[1] => altsyncram:case_nobe_single:memory.data_a[1]
da_i[2] => altsyncram:case_nobe_single:memory.data_a[2]
da_i[3] => altsyncram:case_nobe_single:memory.data_a[3]
da_i[4] => altsyncram:case_nobe_single:memory.data_a[4]
da_i[5] => altsyncram:case_nobe_single:memory.data_a[5]
da_i[6] => altsyncram:case_nobe_single:memory.data_a[6]
da_i[7] => altsyncram:case_nobe_single:memory.data_a[7]
da_i[8] => altsyncram:case_nobe_single:memory.data_a[8]
da_i[9] => altsyncram:case_nobe_single:memory.data_a[9]
da_i[10] => altsyncram:case_nobe_single:memory.data_a[10]
da_i[11] => altsyncram:case_nobe_single:memory.data_a[11]
da_i[12] => altsyncram:case_nobe_single:memory.data_a[12]
da_i[13] => altsyncram:case_nobe_single:memory.data_a[13]
da_i[14] => altsyncram:case_nobe_single:memory.data_a[14]
da_i[15] => altsyncram:case_nobe_single:memory.data_a[15]
da_i[16] => altsyncram:case_nobe_single:memory.data_a[16]
da_i[17] => altsyncram:case_nobe_single:memory.data_a[17]
da_i[18] => altsyncram:case_nobe_single:memory.data_a[18]
da_i[19] => altsyncram:case_nobe_single:memory.data_a[19]
da_i[20] => altsyncram:case_nobe_single:memory.data_a[20]
da_i[21] => altsyncram:case_nobe_single:memory.data_a[21]
da_i[22] => altsyncram:case_nobe_single:memory.data_a[22]
da_i[23] => altsyncram:case_nobe_single:memory.data_a[23]
da_i[24] => altsyncram:case_nobe_single:memory.data_a[24]
da_i[25] => altsyncram:case_nobe_single:memory.data_a[25]
da_i[26] => altsyncram:case_nobe_single:memory.data_a[26]
da_i[27] => altsyncram:case_nobe_single:memory.data_a[27]
da_i[28] => altsyncram:case_nobe_single:memory.data_a[28]
da_i[29] => altsyncram:case_nobe_single:memory.data_a[29]
da_i[30] => altsyncram:case_nobe_single:memory.data_a[30]
da_i[31] => altsyncram:case_nobe_single:memory.data_a[31]
clkb_i => ~NO_FANOUT~
ab_i[0] => altsyncram:case_nobe_single:memory.address_b[0]
ab_i[1] => altsyncram:case_nobe_single:memory.address_b[1]
ab_i[2] => altsyncram:case_nobe_single:memory.address_b[2]
ab_i[3] => altsyncram:case_nobe_single:memory.address_b[3]
ab_i[4] => altsyncram:case_nobe_single:memory.address_b[4]
ab_i[5] => altsyncram:case_nobe_single:memory.address_b[5]
ab_i[6] => altsyncram:case_nobe_single:memory.address_b[6]
ab_i[7] => altsyncram:case_nobe_single:memory.address_b[7]
qb_o[0] <= altsyncram:case_nobe_single:memory.q_b[0]
qb_o[1] <= altsyncram:case_nobe_single:memory.q_b[1]
qb_o[2] <= altsyncram:case_nobe_single:memory.q_b[2]
qb_o[3] <= altsyncram:case_nobe_single:memory.q_b[3]
qb_o[4] <= altsyncram:case_nobe_single:memory.q_b[4]
qb_o[5] <= altsyncram:case_nobe_single:memory.q_b[5]
qb_o[6] <= altsyncram:case_nobe_single:memory.q_b[6]
qb_o[7] <= altsyncram:case_nobe_single:memory.q_b[7]
qb_o[8] <= altsyncram:case_nobe_single:memory.q_b[8]
qb_o[9] <= altsyncram:case_nobe_single:memory.q_b[9]
qb_o[10] <= altsyncram:case_nobe_single:memory.q_b[10]
qb_o[11] <= altsyncram:case_nobe_single:memory.q_b[11]
qb_o[12] <= altsyncram:case_nobe_single:memory.q_b[12]
qb_o[13] <= altsyncram:case_nobe_single:memory.q_b[13]
qb_o[14] <= altsyncram:case_nobe_single:memory.q_b[14]
qb_o[15] <= altsyncram:case_nobe_single:memory.q_b[15]
qb_o[16] <= altsyncram:case_nobe_single:memory.q_b[16]
qb_o[17] <= altsyncram:case_nobe_single:memory.q_b[17]
qb_o[18] <= altsyncram:case_nobe_single:memory.q_b[18]
qb_o[19] <= altsyncram:case_nobe_single:memory.q_b[19]
qb_o[20] <= altsyncram:case_nobe_single:memory.q_b[20]
qb_o[21] <= altsyncram:case_nobe_single:memory.q_b[21]
qb_o[22] <= altsyncram:case_nobe_single:memory.q_b[22]
qb_o[23] <= altsyncram:case_nobe_single:memory.q_b[23]
qb_o[24] <= altsyncram:case_nobe_single:memory.q_b[24]
qb_o[25] <= altsyncram:case_nobe_single:memory.q_b[25]
qb_o[26] <= altsyncram:case_nobe_single:memory.q_b[26]
qb_o[27] <= altsyncram:case_nobe_single:memory.q_b[27]
qb_o[28] <= altsyncram:case_nobe_single:memory.q_b[28]
qb_o[29] <= altsyncram:case_nobe_single:memory.q_b[29]
qb_o[30] <= altsyncram:case_nobe_single:memory.q_b[30]
qb_o[31] <= altsyncram:case_nobe_single:memory.q_b[31]


|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory
wren_a => altsyncram_fs04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fs04:auto_generated.data_a[0]
data_a[1] => altsyncram_fs04:auto_generated.data_a[1]
data_a[2] => altsyncram_fs04:auto_generated.data_a[2]
data_a[3] => altsyncram_fs04:auto_generated.data_a[3]
data_a[4] => altsyncram_fs04:auto_generated.data_a[4]
data_a[5] => altsyncram_fs04:auto_generated.data_a[5]
data_a[6] => altsyncram_fs04:auto_generated.data_a[6]
data_a[7] => altsyncram_fs04:auto_generated.data_a[7]
data_a[8] => altsyncram_fs04:auto_generated.data_a[8]
data_a[9] => altsyncram_fs04:auto_generated.data_a[9]
data_a[10] => altsyncram_fs04:auto_generated.data_a[10]
data_a[11] => altsyncram_fs04:auto_generated.data_a[11]
data_a[12] => altsyncram_fs04:auto_generated.data_a[12]
data_a[13] => altsyncram_fs04:auto_generated.data_a[13]
data_a[14] => altsyncram_fs04:auto_generated.data_a[14]
data_a[15] => altsyncram_fs04:auto_generated.data_a[15]
data_a[16] => altsyncram_fs04:auto_generated.data_a[16]
data_a[17] => altsyncram_fs04:auto_generated.data_a[17]
data_a[18] => altsyncram_fs04:auto_generated.data_a[18]
data_a[19] => altsyncram_fs04:auto_generated.data_a[19]
data_a[20] => altsyncram_fs04:auto_generated.data_a[20]
data_a[21] => altsyncram_fs04:auto_generated.data_a[21]
data_a[22] => altsyncram_fs04:auto_generated.data_a[22]
data_a[23] => altsyncram_fs04:auto_generated.data_a[23]
data_a[24] => altsyncram_fs04:auto_generated.data_a[24]
data_a[25] => altsyncram_fs04:auto_generated.data_a[25]
data_a[26] => altsyncram_fs04:auto_generated.data_a[26]
data_a[27] => altsyncram_fs04:auto_generated.data_a[27]
data_a[28] => altsyncram_fs04:auto_generated.data_a[28]
data_a[29] => altsyncram_fs04:auto_generated.data_a[29]
data_a[30] => altsyncram_fs04:auto_generated.data_a[30]
data_a[31] => altsyncram_fs04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_fs04:auto_generated.address_a[0]
address_a[1] => altsyncram_fs04:auto_generated.address_a[1]
address_a[2] => altsyncram_fs04:auto_generated.address_a[2]
address_a[3] => altsyncram_fs04:auto_generated.address_a[3]
address_a[4] => altsyncram_fs04:auto_generated.address_a[4]
address_a[5] => altsyncram_fs04:auto_generated.address_a[5]
address_a[6] => altsyncram_fs04:auto_generated.address_a[6]
address_a[7] => altsyncram_fs04:auto_generated.address_a[7]
address_b[0] => altsyncram_fs04:auto_generated.address_b[0]
address_b[1] => altsyncram_fs04:auto_generated.address_b[1]
address_b[2] => altsyncram_fs04:auto_generated.address_b[2]
address_b[3] => altsyncram_fs04:auto_generated.address_b[3]
address_b[4] => altsyncram_fs04:auto_generated.address_b[4]
address_b[5] => altsyncram_fs04:auto_generated.address_b[5]
address_b[6] => altsyncram_fs04:auto_generated.address_b[6]
address_b[7] => altsyncram_fs04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fs04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_fs04:auto_generated.q_b[0]
q_b[1] <= altsyncram_fs04:auto_generated.q_b[1]
q_b[2] <= altsyncram_fs04:auto_generated.q_b[2]
q_b[3] <= altsyncram_fs04:auto_generated.q_b[3]
q_b[4] <= altsyncram_fs04:auto_generated.q_b[4]
q_b[5] <= altsyncram_fs04:auto_generated.q_b[5]
q_b[6] <= altsyncram_fs04:auto_generated.q_b[6]
q_b[7] <= altsyncram_fs04:auto_generated.q_b[7]
q_b[8] <= altsyncram_fs04:auto_generated.q_b[8]
q_b[9] <= altsyncram_fs04:auto_generated.q_b[9]
q_b[10] <= altsyncram_fs04:auto_generated.q_b[10]
q_b[11] <= altsyncram_fs04:auto_generated.q_b[11]
q_b[12] <= altsyncram_fs04:auto_generated.q_b[12]
q_b[13] <= altsyncram_fs04:auto_generated.q_b[13]
q_b[14] <= altsyncram_fs04:auto_generated.q_b[14]
q_b[15] <= altsyncram_fs04:auto_generated.q_b[15]
q_b[16] <= altsyncram_fs04:auto_generated.q_b[16]
q_b[17] <= altsyncram_fs04:auto_generated.q_b[17]
q_b[18] <= altsyncram_fs04:auto_generated.q_b[18]
q_b[19] <= altsyncram_fs04:auto_generated.q_b[19]
q_b[20] <= altsyncram_fs04:auto_generated.q_b[20]
q_b[21] <= altsyncram_fs04:auto_generated.q_b[21]
q_b[22] <= altsyncram_fs04:auto_generated.q_b[22]
q_b[23] <= altsyncram_fs04:auto_generated.q_b[23]
q_b[24] <= altsyncram_fs04:auto_generated.q_b[24]
q_b[25] <= altsyncram_fs04:auto_generated.q_b[25]
q_b[26] <= altsyncram_fs04:auto_generated.q_b[26]
q_b[27] <= altsyncram_fs04:auto_generated.q_b[27]
q_b[28] <= altsyncram_fs04:auto_generated.q_b[28]
q_b[29] <= altsyncram_fs04:auto_generated.q_b[29]
q_b[30] <= altsyncram_fs04:auto_generated.q_b[30]
q_b[31] <= altsyncram_fs04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


