// Seed: 4224481341
`default_nettype id_1
module module_0 (
    output id_0,
    input  id_1
);
  reg   id_2;
  logic id_3;
  initial begin
    if (id_3) begin
      id_2 <= id_1;
      id_2 = id_2;
    end
  end
  assign id_3 = 1'b0;
endmodule
