// Seed: 1894528861
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input type_15 id_2,
    output id_3,
    input id_4,
    output id_5,
    output id_6
    , id_11,
    input id_7,
    output id_8,
    output logic id_9,
    output logic id_10
);
  type_18 id_12 (
      .id_0(1),
      .id_1(id_8)
  );
  assign id_10 = 1;
  always @(posedge id_2 or id_12) id_6 = 1;
  logic id_13;
  logic id_14;
endmodule
