// Seed: 1821826476
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  rtran (1 == id_2, ~id_4);
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4
  );
  wire id_6;
  assign id_5 = 1;
  wire id_7;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2 = id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5, id_6, id_7;
endmodule
