{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511280613883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511280613890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:10:13 2017 " "Processing started: Tue Nov 21 11:10:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511280613890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280613890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280613891 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1511280614085 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1511280614085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511280614393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511280614393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "E:/FPGA/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280622548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280622548 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE0_NANO.v(107) " "Verilog HDL Module Instantiation warning at DE0_NANO.v(107): ignored dangling comma in List of Port Connections" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 107 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1511280622558 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE0_NANO DE0_NANO.v(32) " "Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE0_NANO\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511280622559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280622560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280622560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "E:/FPGA/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280624210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280624210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511280624417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE0_NANO.v(238) " "Verilog HDL assignment warning at DE0_NANO.v(238): truncated value with size 10 to match size of target (6)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280625095 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE0_NANO.v(239) " "Verilog HDL assignment warning at DE0_NANO.v(239): truncated value with size 10 to match size of target (6)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280625095 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "DIN DE0_NANO.v(248) " "Verilog HDL Event Control warning at DE0_NANO.v(248): posedge or negedge of vector \"DIN\" depends solely on its least-significant bit" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 248 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1511280625102 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] DE0_NANO.v(48) " "Output port \"LED\[7..1\]\" at DE0_NANO.v(48) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511280625115 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625128 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625132 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[0\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[0\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[1\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[1\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625133 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[2\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[2\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625167 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[3\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[3\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[4\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[4\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[5\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[5\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[6\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[6\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625176 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625179 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[3\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[3\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[4\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[4\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[5\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[5\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[6\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[6\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colors\[7\]\[7\] DE0_NANO.v(163) " "Inferred latch for \"colors\[7\]\[7\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625180 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625194 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625194 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625198 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625202 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625203 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625213 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625217 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[0\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[0\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625253 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625254 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625254 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625254 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625254 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625254 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625255 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625259 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625264 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625273 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625273 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625273 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625273 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625273 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625273 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625273 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625278 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[1\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[1\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625282 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625283 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625283 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625283 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625288 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625291 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625292 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625296 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625301 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625305 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625305 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625305 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625305 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625305 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625306 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[2\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[2\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625311 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625319 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625323 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625327 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625329 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625332 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625332 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625332 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625333 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[3\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[3\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625337 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625338 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625346 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625348 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625356 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625356 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625356 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625356 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625356 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625357 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625362 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625366 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625366 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625366 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625366 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625366 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625367 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[4\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[4\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625368 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625372 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625372 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625372 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625372 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625372 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625373 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625376 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625380 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625381 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625386 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625387 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625391 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625392 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[5\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[5\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625400 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625404 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625405 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625410 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625411 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625419 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625422 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625424 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[6\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[6\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625427 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625433 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625437 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625438 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625438 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625438 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625438 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625438 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625442 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625442 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625443 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625448 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625449 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625452 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625452 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625452 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625452 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625452 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625453 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625456 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625456 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625456 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625456 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625456 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625456 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625457 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625457 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625457 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625457 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625457 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625457 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[7\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[7\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625457 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625460 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625462 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625463 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625464 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625464 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625464 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625464 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625467 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625468 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625473 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625477 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625478 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625483 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625483 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625483 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625483 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[8\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[8\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625488 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625488 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625488 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625488 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625488 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625488 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625488 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625488 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625497 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625497 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625497 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625497 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625497 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625497 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625497 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625498 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625498 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625498 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625498 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625498 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625498 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625501 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625501 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625501 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625501 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625501 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625503 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625507 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625512 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625512 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625512 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625513 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625518 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[9\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[9\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625521 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625526 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625526 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625526 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625526 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625527 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625530 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625530 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625530 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625530 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625531 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625532 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625536 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625537 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625540 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625540 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625540 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625540 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625540 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625540 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625541 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625542 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625546 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625547 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625547 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625547 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625547 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625547 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625547 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625551 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625555 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625556 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625561 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625561 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625561 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[10\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[10\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625561 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625562 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625570 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625570 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625570 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625570 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625570 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625581 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625581 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625581 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625581 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625581 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625581 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625581 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625581 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625582 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625582 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625582 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625582 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625586 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625591 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625591 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625591 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625591 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[11\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[11\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625602 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625607 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625608 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625610 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625611 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625612 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625615 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625616 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625620 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625620 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625620 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625620 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625624 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625625 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625635 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625635 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625635 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625640 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625641 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625675 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[12\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[12\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625676 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625682 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625690 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625692 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625695 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625695 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625695 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625695 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625695 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625696 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625696 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625696 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625696 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625696 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625696 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625696 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625700 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625700 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625701 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625706 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625706 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[13\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[13\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625707 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625711 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625711 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625712 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625716 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625720 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625725 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625726 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625729 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625731 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625731 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625731 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625731 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625731 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625731 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625731 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625734 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625735 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625737 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625738 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625741 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[14\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[14\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625742 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625743 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625744 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625745 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625747 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625748 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625750 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625750 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625750 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625751 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625754 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625755 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625757 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625758 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625760 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625761 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625763 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625764 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625766 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625767 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625769 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625769 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625769 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625769 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625769 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625769 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625770 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625770 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625770 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625770 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625770 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625770 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625772 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625773 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625773 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625773 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625773 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625773 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625773 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625773 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625775 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[15\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[15\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625776 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625779 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625780 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625780 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625780 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625780 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625780 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625780 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625782 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625783 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625785 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625785 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625785 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625785 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625785 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625785 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625785 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625785 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625786 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625787 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625788 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625789 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625789 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625791 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625792 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625794 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625795 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625797 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625798 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625798 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625799 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625800 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625803 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625803 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625803 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625803 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625803 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625803 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625804 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625806 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625807 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625807 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625808 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625808 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625809 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625811 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[16\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[16\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625811 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625811 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625811 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625812 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625815 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625816 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625816 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625817 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625818 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625820 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625820 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625821 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625822 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625823 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625823 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625824 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625827 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625827 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625827 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625827 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625827 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625827 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625828 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625830 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625831 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625831 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625831 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625832 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625833 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625835 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625835 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625835 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625835 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625836 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625839 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625839 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625839 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625839 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625839 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625839 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625840 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625842 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625843 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625845 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625845 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[17\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[17\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625845 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625845 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625846 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625848 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625849 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625850 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625852 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625852 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625853 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625855 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625855 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625855 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625855 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625855 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625856 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625856 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625856 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625856 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625856 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625856 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625856 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625858 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625859 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625859 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625859 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625859 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625861 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625864 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625864 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625864 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625864 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625865 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625867 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625868 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625868 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625868 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625868 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625868 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625868 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625870 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625870 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625870 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625870 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625871 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625873 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625874 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625875 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625878 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625878 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625878 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625878 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625878 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625878 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625878 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625878 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625879 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625881 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625881 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625881 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625881 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[18\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[18\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625881 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625881 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625882 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625884 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625885 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625885 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625885 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625885 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625886 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625887 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625888 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625890 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625890 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625890 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625891 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625893 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625893 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625893 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625893 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625893 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625893 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625894 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625894 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625894 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625894 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625894 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625894 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625896 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625897 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625897 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625898 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625899 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625900 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625902 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625902 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625903 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625905 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625906 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625908 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625908 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625908 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625908 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625908 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625908 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625908 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625908 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625909 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625909 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625909 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625909 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625911 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625912 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625912 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625912 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625912 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625914 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625914 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[19\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[19\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625915 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625917 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625917 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625917 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625917 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625917 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625917 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625918 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625918 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625918 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625918 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625918 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625918 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625920 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625921 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625923 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625924 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625926 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625926 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625926 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625926 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625927 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625927 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625927 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625927 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625927 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625927 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625927 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625927 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625929 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625930 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625932 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625933 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625935 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625936 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625939 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625940 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625942 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625942 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625942 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625942 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625943 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625943 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625943 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625943 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625943 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625943 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625943 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625943 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625945 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625946 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625946 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625946 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625946 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625946 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625946 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625946 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625946 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625947 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625947 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625947 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[20\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[20\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625949 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625950 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625952 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625952 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625953 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625954 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625955 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625956 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625958 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625959 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625960 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625962 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625963 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625963 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625963 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625963 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625965 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625965 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625966 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625968 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625968 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625968 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625968 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625969 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625971 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625971 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625972 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625972 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625972 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625972 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625972 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625972 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625972 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625972 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625973 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625973 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625973 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625975 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625976 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625978 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625979 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625980 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625982 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625982 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625982 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625982 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625982 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625983 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625985 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[21\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[21\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625986 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625988 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625988 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625988 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625988 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625988 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625989 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625992 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625992 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625993 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625993 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625993 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625993 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625993 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625993 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625993 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625993 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625994 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625995 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625996 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625997 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625997 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625999 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625999 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625999 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625999 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625999 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280625999 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626000 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626002 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626002 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626002 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626003 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626004 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626006 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626007 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626008 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626008 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626009 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626010 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626011 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626013 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626014 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626015 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626016 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626019 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626019 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626019 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626019 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626019 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626019 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626020 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626020 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626020 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626020 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626020 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626020 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626022 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[22\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[22\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626023 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626024 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626025 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626026 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626027 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626028 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626029 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626032 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626033 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626035 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626036 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626038 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626039 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626041 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626042 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626042 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626042 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626042 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626042 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626042 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626042 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626043 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626043 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626043 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626043 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626046 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626047 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626049 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626050 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626052 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626053 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626055 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626055 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626055 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626055 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626055 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626055 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626055 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626055 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626056 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626058 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626059 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[23\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[23\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626061 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626061 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626061 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626062 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626063 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626063 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626064 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626065 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626066 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626066 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626066 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626066 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626066 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626068 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626069 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626072 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626073 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626073 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626073 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626073 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626073 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626073 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626076 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626079 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626080 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626082 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626083 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626087 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626087 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626087 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626087 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626087 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626087 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626087 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626087 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626088 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626090 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626090 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626090 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626090 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626090 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626090 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626090 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626090 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626091 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626091 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626091 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626091 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626093 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626093 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626093 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626093 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626093 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626093 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626094 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626096 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626096 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626096 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626096 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626096 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626096 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626096 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626097 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[24\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[24\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626100 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626101 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626101 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626101 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626101 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626101 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626101 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626103 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626104 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626106 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626107 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626108 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626109 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626110 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626111 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626111 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626111 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626111 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626114 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626114 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626114 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626114 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626114 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626114 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626115 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626115 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626115 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626115 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626115 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626115 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626117 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626118 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626118 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626118 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626118 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626120 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626121 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626121 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626121 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626122 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626123 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626130 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626130 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626131 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626132 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626132 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626132 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626135 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626136 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626136 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626136 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626136 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626136 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626139 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626139 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626140 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626141 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626144 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626144 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626144 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[25\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[25\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626144 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626144 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626145 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626149 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626149 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626149 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626150 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626150 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626150 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626150 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626150 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626150 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626150 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626151 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626151 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626153 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626154 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626154 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626154 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626154 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626154 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626154 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626154 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626155 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626158 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626159 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626162 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626162 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626162 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626163 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626163 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626163 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626163 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626163 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626163 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626163 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626164 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626168 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626169 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626169 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626169 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626169 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626172 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626173 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626177 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626178 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626181 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626182 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626182 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626182 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626182 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626182 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626182 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626182 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626183 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626186 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626187 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626188 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626190 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626191 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626192 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626195 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[26\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[26\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626196 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626199 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626200 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626201 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626201 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626204 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626205 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626206 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626209 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626210 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626214 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626214 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626214 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626214 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626214 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626214 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626214 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626215 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626215 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626215 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626215 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626215 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626215 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626218 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626219 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626223 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626224 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626224 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626224 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626224 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626224 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626224 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626227 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626227 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626227 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626227 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626227 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626228 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626228 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626228 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626228 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626228 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626228 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626228 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626232 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626232 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626232 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626232 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626232 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626232 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626232 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626233 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626236 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626237 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626237 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626237 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626237 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626237 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626237 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626237 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626238 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626238 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626242 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626243 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626246 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626247 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626247 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[27\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[27\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626247 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626247 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626247 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626247 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626248 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626248 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626251 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626252 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626255 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626255 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626255 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626256 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626257 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626257 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626257 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626261 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626262 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626263 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626265 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626266 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626267 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626270 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626271 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626272 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626274 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626275 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626276 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626279 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626280 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626280 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626280 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626280 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626280 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626280 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626280 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626281 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626284 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626285 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626286 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626289 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626290 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626290 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626290 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626290 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626290 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626290 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626293 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626294 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626298 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626299 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626299 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626299 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626299 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626299 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626299 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[28\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[28\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626299 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626300 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626303 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626304 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626307 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626307 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626307 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626307 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626308 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626309 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626312 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626313 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626314 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626316 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626317 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626320 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626320 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626321 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626322 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626324 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626325 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626330 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626331 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626332 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626334 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626334 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626335 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626336 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626336 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626336 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626343 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626349 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626350 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[29\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[29\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626351 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626354 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626355 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626359 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626363 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626363 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626363 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626364 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626365 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626369 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626370 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626371 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626374 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626375 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626378 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626379 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626383 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626384 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626388 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626389 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626390 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626390 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626390 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626393 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626394 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626397 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626398 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626399 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626402 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626403 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[30\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[30\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626407 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626408 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626409 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626409 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626409 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626409 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626412 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626412 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626412 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626412 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626412 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626412 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626413 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626416 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626417 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626420 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626421 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626425 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626426 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626429 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626430 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626431 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626434 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626434 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626434 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626435 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626436 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626439 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626439 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626439 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626439 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626439 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626440 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626441 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626445 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626446 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626447 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626450 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626451 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626454 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626455 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[31\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[31\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626459 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626460 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626460 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626464 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626465 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626466 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626469 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626470 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626471 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626474 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626474 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626474 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626474 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626475 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626476 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626479 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626479 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626479 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626479 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626479 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626480 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626481 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626484 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626485 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626486 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626489 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626490 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626491 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626494 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626495 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626499 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626500 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626501 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626504 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626505 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626506 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626509 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626510 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626511 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626511 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626511 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626511 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626514 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[32\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[32\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626515 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626516 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626519 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626520 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626524 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626525 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626528 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626529 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626530 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626530 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626530 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626533 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626534 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626535 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626538 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626539 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626543 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626544 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626545 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626548 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626548 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626548 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626549 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626550 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626553 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626554 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626558 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626559 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626563 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626564 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626565 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626567 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[33\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[33\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626568 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626569 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626572 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626573 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626574 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626577 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626578 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626583 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626584 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626585 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626588 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626589 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626590 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626593 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626594 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626595 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626598 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626599 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626603 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626604 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626604 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626604 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626604 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626604 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626604 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626604 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626605 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626608 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626608 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626608 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626608 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626609 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626610 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626610 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626613 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626614 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626617 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626618 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626619 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626622 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[34\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[34\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626623 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626626 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626627 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626628 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626631 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626632 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626633 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626636 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626637 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626638 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626638 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626642 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626642 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626642 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626642 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626643 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626643 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626643 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626643 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626643 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626643 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626644 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626647 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626648 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626649 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626649 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626652 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626653 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626653 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626653 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626653 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626653 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626653 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626653 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626654 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626657 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626657 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626657 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626657 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626657 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626657 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626658 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626658 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626658 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626658 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626658 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626658 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626658 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626662 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626667 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626668 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626668 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626668 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626668 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626668 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626668 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626669 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626673 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626674 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626677 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[35\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[35\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626678 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[0\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[0\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[0\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[0\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[0\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[0\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626679 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[1\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[1\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[1\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[1\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[1\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[1\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[2\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[2\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[2\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[2\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[2\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[2\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626683 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[3\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[3\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[3\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[3\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[3\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[3\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[4\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[4\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[4\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[4\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[4\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[4\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626684 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[5\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[5\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626685 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[5\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[5\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[5\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[5\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626687 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[6\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[6\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[6\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[6\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[6\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[6\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[7\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[7\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[7\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[7\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[7\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[7\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626688 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[8\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[8\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[8\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[8\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[8\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[8\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[9\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[9\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626689 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[9\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[9\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626692 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[9\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[9\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[10\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[10\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[10\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[10\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[10\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[10\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[11\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[11\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[11\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[11\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626693 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[11\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[11\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[12\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[12\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[12\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[12\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[12\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[12\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[13\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[13\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[13\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[13\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626694 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[13\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[13\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626697 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[14\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[14\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[14\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[14\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[14\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[14\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[15\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[15\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[15\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[15\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[15\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[15\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626698 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[16\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[16\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[16\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[16\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[16\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[16\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[17\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[17\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[17\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[17\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626699 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[17\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[17\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[18\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[18\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[18\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[18\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626703 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[18\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[18\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[19\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[19\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[19\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[19\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[19\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[19\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[20\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[20\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[20\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[20\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626704 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[20\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[20\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[21\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[21\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[21\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[21\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626705 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[21\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[21\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[22\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[22\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[22\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[22\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[22\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[22\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[23\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[23\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626708 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[23\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[23\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[23\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[23\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[24\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[24\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[24\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[24\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[24\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[24\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[25\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[25\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626709 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[25\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[25\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[25\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[25\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626710 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[26\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[26\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[26\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[26\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[26\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[26\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[27\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[27\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626713 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[27\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[27\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[27\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[27\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[28\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[28\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[28\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[28\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[28\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[28\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[29\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[29\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[29\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[29\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[29\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[29\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626714 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[30\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[30\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[30\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[30\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626717 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[30\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[30\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[31\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[31\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[31\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[31\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[31\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[31\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[32\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[32\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[32\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[32\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[32\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[32\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[33\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[33\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626718 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[33\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[33\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[33\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[33\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626719 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[34\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[34\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[34\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[34\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626722 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[34\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[34\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[35\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[35\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[35\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[35\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[35\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[35\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[36\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[36\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[36\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[36\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[36\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[36\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[37\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[37\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[37\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[37\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626723 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[37\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[37\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[38\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[38\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626724 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[38\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[38\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[38\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[38\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[39\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[39\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[39\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[39\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[39\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[39\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[40\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[40\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626727 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[40\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[40\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[40\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[40\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[41\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[41\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[41\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[41\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[41\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[41\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[42\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[42\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626728 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[42\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[42\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626731 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[42\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[42\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[43\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[43\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[43\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[43\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[43\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[43\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[44\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[44\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[44\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[44\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626732 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[44\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[44\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[45\]\[0\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[45\]\[0\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[45\]\[1\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[45\]\[1\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626733 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_grid\[36\]\[45\]\[2\] DE0_NANO.v(163) " "Inferred latch for \"wall_grid\[36\]\[45\]\[2\]\" at DE0_NANO.v(163)" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280626733 "|DE0_NANO"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511280629945 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wall_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wall_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511280629945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "E:/FPGA/DE0_NANO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511280630132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "E:/FPGA/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280630141 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "E:/FPGA/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280630141 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:slave " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:slave\"" {  } { { "DE0_NANO.v" "slave" { Text "E:/FPGA/DE0_NANO.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511280630142 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio.v 1 1 " "Using design file audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280630159 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511280630159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:audio " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:audio\"" {  } { { "DE0_NANO.v" "audio" { Text "E:/FPGA/DE0_NANO.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511280630169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(181) " "Verilog HDL assignment warning at audio.v(181): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280630232 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio.v(187) " "Verilog HDL assignment warning at audio.v(187): truncated value with size 32 to match size of target (6)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280630233 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(189) " "Verilog HDL assignment warning at audio.v(189): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280630233 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 audio.v(196) " "Verilog HDL assignment warning at audio.v(196): truncated value with size 32 to match size of target (25)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280630238 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(203) " "Verilog HDL assignment warning at audio.v(203): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511280630238 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.data_a 0 audio.v(19) " "Net \"tones.data_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511280630241 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.waddr_a 0 audio.v(19) " "Net \"tones.waddr_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511280630241 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 audio.v(28) " "Net \"rom.data_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511280630241 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 audio.v(28) " "Net \"rom.waddr_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511280630241 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.we_a 0 audio.v(19) " "Net \"tones.we_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511280630241 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 audio.v(28) " "Net \"rom.we_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "E:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511280630241 "|DE0_NANO|AUDIO:audio"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AUDIO:audio\|tones " "RAM logic \"AUDIO:audio\|tones\" is uninferred due to asynchronous read logic" {  } { { "audio.v" "tones" { Text "E:/FPGA/audio.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511280634788 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511280634788 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AUDIO:audio\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AUDIO:audio\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif " "Parameter INIT_FILE set to db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511280635108 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511280635108 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511280635108 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE0_NANO.v" "Div1" { Text "E:/FPGA/DE0_NANO.v" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280635113 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE0_NANO.v" "Div0" { Text "E:/FPGA/DE0_NANO.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280635113 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511280635113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO:audio\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"AUDIO:audio\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511280635260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO:audio\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"AUDIO:audio\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635261 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511280635261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gd71 " "Found entity 1: altsyncram_gd71" {  } { { "db/altsyncram_gd71.tdf" "" { Text "E:/FPGA/db/altsyncram_gd71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280635325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280635325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511280635470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511280635470 ""}  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511280635470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "E:/FPGA/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280635511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280635511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/FPGA/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280635529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280635529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "E:/FPGA/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280635548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280635548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280635601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280635601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511280635645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280635645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511280635914 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[7\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[9\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[11\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[13\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[15\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[17\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[19\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[21\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[23\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[8\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[10\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[12\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[14\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[16\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[18\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[20\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[22\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[28\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511280635955 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1511280635955 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "bidirectional pin \"GPIO_1_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "bidirectional pin \"GPIO_1_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "bidirectional pin \"GPIO_1_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[0\] " "bidirectional pin \"GPIO_0_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[1\] " "bidirectional pin \"GPIO_0_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "bidirectional pin \"GPIO_0_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[3\] " "bidirectional pin \"GPIO_0_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "bidirectional pin \"GPIO_0_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "bidirectional pin \"GPIO_0_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "bidirectional pin \"GPIO_0_D\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "bidirectional pin \"GPIO_0_D\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "bidirectional pin \"GPIO_1_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "bidirectional pin \"GPIO_1_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "bidirectional pin \"GPIO_1_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "bidirectional pin \"GPIO_1_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "bidirectional pin \"GPIO_1_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "bidirectional pin \"GPIO_1_D\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "bidirectional pin \"GPIO_1_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "bidirectional pin \"GPIO_1_D\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "bidirectional pin \"GPIO_1_D\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "bidirectional pin \"GPIO_1_D\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "bidirectional pin \"GPIO_1_D\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "bidirectional pin \"GPIO_1_D\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "bidirectional pin \"GPIO_1_D\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "bidirectional pin \"GPIO_1_D\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "bidirectional pin \"GPIO_1_D\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "bidirectional pin \"GPIO_1_D\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "bidirectional pin \"GPIO_1_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "bidirectional pin \"GPIO_1_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "bidirectional pin \"GPIO_1_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "bidirectional pin \"GPIO_1_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "bidirectional pin \"GPIO_1_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "bidirectional pin \"GPIO_1_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511280635963 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1511280635963 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[5\]~synth " "Node \"GPIO_0_D\[5\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[7\]~synth " "Node \"GPIO_0_D\[7\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[9\]~synth " "Node \"GPIO_0_D\[9\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[11\]~synth " "Node \"GPIO_0_D\[11\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[13\]~synth " "Node \"GPIO_0_D\[13\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[15\]~synth " "Node \"GPIO_0_D\[15\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[17\]~synth " "Node \"GPIO_0_D\[17\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[19\]~synth " "Node \"GPIO_0_D\[19\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[21\]~synth " "Node \"GPIO_0_D\[21\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[23\]~synth " "Node \"GPIO_0_D\[23\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[8\]~synth " "Node \"GPIO_1_D\[8\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[10\]~synth " "Node \"GPIO_1_D\[10\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[12\]~synth " "Node \"GPIO_1_D\[12\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[14\]~synth " "Node \"GPIO_1_D\[14\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[16\]~synth " "Node \"GPIO_1_D\[16\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[18\]~synth " "Node \"GPIO_1_D\[18\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[20\]~synth " "Node \"GPIO_1_D\[20\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[22\]~synth " "Node \"GPIO_1_D\[22\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[28\]~synth " "Node \"GPIO_1_D\[28\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280636117 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511280636117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511280636121 "|DE0_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511280636121 "|DE0_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511280636121 "|DE0_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511280636121 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511280636121 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511280636121 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511280636121 "|DE0_NANO|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511280636121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511280636201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511280641311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511280641311 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280643714 "|DE0_NANO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280643714 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280643714 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280643714 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280643714 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280643714 "|DE0_NANO|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280643714 "|DE0_NANO|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511280643714 "|DE0_NANO|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511280643714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "596 " "Implemented 596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511280643717 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511280643717 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1511280643717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Implemented 501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511280643717 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511280643717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511280643717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511280645986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:10:45 2017 " "Processing ended: Tue Nov 21 11:10:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511280645986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511280645986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511280645986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511280645986 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1511280651522 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1511280651522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511280651562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511280651565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:10:50 2017 " "Processing started: Tue Nov 21 11:10:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511280651565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511280651565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511280651565 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511280652381 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1511280652382 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1511280652382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511280652599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511280652603 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511280652620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511280652667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511280652667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511280652927 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511280652945 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511280653231 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511280653231 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511280653231 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511280653231 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1511280653254 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1511280653254 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1511280653254 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1511280653254 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511280653259 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511280653288 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1511280653938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1511280653940 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_25 " "Node: CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_counter\[0\] CLOCK_25 " "Register led_counter\[0\] is being clocked by CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511280653942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511280653942 "|DE0_NANO|CLOCK_25"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1511280653944 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1511280653944 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511280653944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511280653944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511280653944 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1511280653944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_25  " "Automatically promoted node CLOCK_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511280653989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_25~0 " "Destination node CLOCK_25~0" {  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511280653989 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511280653989 ""}  } { { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511280653989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511280656152 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511280656153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511280656153 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511280656154 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511280656156 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511280656158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511280656158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511280656158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511280656172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1511280656173 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511280656173 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511280656250 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1511280656250 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511280656279 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511280656337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511280658861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511280658980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511280659009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511280659225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511280659225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511280659561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "E:/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511280660312 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511280660312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511280660419 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1511280660419 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511280660419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511280660424 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511280660659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511280660669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511280660863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511280660864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511280661190 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511280661543 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1511280661747 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "79 Cyclone IV E " "79 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0_D\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0_D\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0_D\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0_D\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0_D\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0_D\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0_D\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0_D\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0_D\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0_D\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0_D\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0_D\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0_D\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0_D\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0_D\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0_D\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0_D\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0_D\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0_D\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0_D\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0_D\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0_D\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0_D\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0_D\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1_D\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1_D\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1_D\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1_D\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1_D\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1_D\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1_D\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1_D\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1_D\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1_D\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1_D\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1_D\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1_D\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1_D\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1_D\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1_D\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1_D\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1_D\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1_D\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1_D\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1_D\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1_D\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0_D\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0_D\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0_D\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0_D\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0_D\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0_D\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0_D\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0_D\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0_D\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0_D\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1_D\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1_D\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1_D\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1_D\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1_D\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1_D\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1_D\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1_D\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1_D\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1_D\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1_D\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1_D\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511280661764 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1511280661764 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "68 " "Following 68 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[0\] a permanently disabled " "Pin GPIO_0_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[1\] a permanently disabled " "Pin GPIO_0_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[2\] a permanently disabled " "Pin GPIO_0_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[3\] a permanently disabled " "Pin GPIO_0_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[4\] a permanently disabled " "Pin GPIO_0_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[6\] a permanently disabled " "Pin GPIO_0_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently disabled " "Pin GPIO_0_D\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently disabled " "Pin GPIO_0_D\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently disabled " "Pin GPIO_0_D\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently disabled " "Pin GPIO_0_D\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[0\] a permanently disabled " "Pin GPIO_1_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[1\] a permanently disabled " "Pin GPIO_1_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[2\] a permanently disabled " "Pin GPIO_1_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[3\] a permanently disabled " "Pin GPIO_1_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[4\] a permanently disabled " "Pin GPIO_1_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[5\] a permanently disabled " "Pin GPIO_1_D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[6\] a permanently disabled " "Pin GPIO_1_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[7\] a permanently disabled " "Pin GPIO_1_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently disabled " "Pin GPIO_1_D\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently disabled " "Pin GPIO_1_D\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[21\] a permanently disabled " "Pin GPIO_1_D\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[5\] a permanently enabled " "Pin GPIO_0_D\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[7\] a permanently enabled " "Pin GPIO_0_D\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently enabled " "Pin GPIO_0_D\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently enabled " "Pin GPIO_0_D\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently enabled " "Pin GPIO_0_D\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently enabled " "Pin GPIO_0_D\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently enabled " "Pin GPIO_0_D\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently enabled " "Pin GPIO_0_D\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently enabled " "Pin GPIO_0_D\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently enabled " "Pin GPIO_0_D\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently enabled " "Pin GPIO_1_D\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently enabled " "Pin GPIO_1_D\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently enabled " "Pin GPIO_1_D\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently enabled " "Pin GPIO_1_D\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently enabled " "Pin GPIO_1_D\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently enabled " "Pin GPIO_1_D\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently enabled " "Pin GPIO_1_D\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently enabled " "Pin GPIO_1_D\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently enabled " "Pin GPIO_1_D\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "E:/FPGA/DE0_NANO.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1511280663649 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1511280663649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/DE0_NANO.fit.smsg " "Generated suppressed messages file E:/FPGA/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511280663883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 76 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1399 " "Peak virtual memory: 1399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511280671174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:11:11 2017 " "Processing ended: Tue Nov 21 11:11:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511280671174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511280671174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511280671174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511280671174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511280672537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511280672545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:11:12 2017 " "Processing started: Tue Nov 21 11:11:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511280672545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511280672545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511280672545 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1511280672668 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1511280672668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1511280674715 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511280675330 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511280675390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511280678248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:11:18 2017 " "Processing ended: Tue Nov 21 11:11:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511280678248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511280678248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511280678248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511280678248 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511280678979 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1511280679526 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1511280679526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511280679574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511280679577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:11:19 2017 " "Processing started: Tue Nov 21 11:11:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511280679577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280679577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280679577 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511280679676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280679892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280679892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280679928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280679928 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682138 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_25 " "Node: CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_counter\[0\] CLOCK_25 " "Register led_counter\[0\] is being clocked by CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511280682179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682179 "|DE0_NANO|CLOCK_25"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682180 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511280682181 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511280682255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.318 " "Worst-case setup slack is 19.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.318               0.000 CLOCK_50  " "   19.318               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 CLOCK_50  " "    0.385               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.569 " "Worst-case minimum pulse width slack is 9.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.569               0.000 CLOCK_50  " "    9.569               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280682528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682528 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682612 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511280682660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280682682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683044 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_25 " "Node: CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_counter\[0\] CLOCK_25 " "Register led_counter\[0\] is being clocked by CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511280683197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683197 "|DE0_NANO|CLOCK_25"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.398 " "Worst-case setup slack is 19.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.398               0.000 CLOCK_50  " "   19.398               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLOCK_50  " "    0.341               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.563 " "Worst-case minimum pulse width slack is 9.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.563               0.000 CLOCK_50  " "    9.563               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683433 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683510 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511280683554 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_25 " "Node: CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_counter\[0\] CLOCK_25 " "Register led_counter\[0\] is being clocked by CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511280683684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683684 "|DE0_NANO|CLOCK_25"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.626 " "Worst-case setup slack is 19.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.626               0.000 CLOCK_50  " "   19.626               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 CLOCK_50  " "    0.208               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.297 " "Worst-case minimum pulse width slack is 9.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.297               0.000 CLOCK_50  " "    9.297               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511280683883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683883 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280683960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280688380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280688384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511280690763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:11:30 2017 " "Processing ended: Tue Nov 21 11:11:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511280690763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511280690763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511280690763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280690763 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 216 s " "Quartus Prime Full Compilation was successful. 0 errors, 216 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511280693671 ""}
