Levent Aksoy , Eduardo Costa , Paulo Flores , Jose Monteiro, Optimization Algorithms for the Multiplierless Realization of Linear Transforms, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.1, p.1-27, January 2012[doi>10.1145/2071356.2071359]
D. Bol, R. Ambroise, D. Flandre, and J. Legat. 2008. Analysis and minimization of practical energy in 45nm subthreshold logic circuits. In Proceedings of the IEEE International Conference on Computer Design (ICCD'08). 294--300.
B. S. Cherkauer and E. G. Friedman. 1996. A hybrid radix-4/radix-8 low power, high speed multiplier architecture for wide bit widths. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'96). 53--56.
G. A. Constantinides , P. Y. K. Cheung , W. Luk, Synthesis of saturation arithmetic architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.334-354, July 2003[doi>10.1145/785411.785415]
F. Elguibaly. 2000. A fast parallel multiplier-accumulator using the modified booth algorithm. IEEE Trans. Circ. Syst. II Analog Digital Signal Process. 47, 9, 902--908.
A. A. Fayed and M. A. Bayoumi. 2002. A merged multiplier-accumulator for high speed signal processing applications. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP'02). Vol. 3. 3212--3215.
A. Fort, J.-W. Weijers, V. Derudder, W. Eberle, and A. Bourdoux. 2003. A performance and complexity comparison of auto-correlation and cross-correlation for OFDM burst synchronization. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP'03). Vol. 2. 341--344.
R. Gonzalez, M. Gordon, and M. A. Horowitz. 1997. Supply and threshold voltage scaling for low power CMOS. IEEE J. Solid-State Circ. 32, 8, 1210--1216.
Tung Thanh Hoang , Magnus Själander , Per Larsson-Edefors, A high-speed, energy-efficient two-cycle multiply-accumulate (MAC) architecture and Its application to a double-throughput MAC unit, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.12, p.3073-3081, December 2010[doi>10.1109/TCSI.2010.2091191]
Libo Huang , Sheng Ma , Li Shen , Zhiying Wang , Nong Xiao, Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support, IEEE Transactions on Computers, v.61 n.5, p.745-751, May 2012[doi>10.1109/TC.2011.77]
Romesh M. Jessani , Michael Putrino, Comparison of Single- and Dual-Pass Multiply-Add Fused Floating-Point Units, IEEE Transactions on Computers, v.47 n.9, p.927-937, September 1998[doi>10.1109/12.713312]
K. Johansson, O. Gustafsson, L. S. Debrunner, and L. Wanhammar. 2011. Minimum adder depth multiple constant multiplication algorithm for low power fir filters. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'11). 1439--1442.
C. M. Jones, S. S. Dlay, and R. G. Naguib. 1996. Berger check prediction for concurrent error detection in the braun array multiplier. In Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems (ICECS'96). 81--84.
Philip E. Madrid , Brian Millar , Earl E. Swartzlander, Jr., Modified Booth Algorihtm for High Radix Multiplication, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.118-121, October 11-14, 1992
Pramod Kumar Meher, On efficient implementation of accumulation in finite field over GF(2m) and its applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.541-550, April 2009[doi>10.1109/TVLSI.2008.2005288]
S. Naganathan and Y. H. Hu. 1990. Architectural design styles in the VLSI implementation of real discrete fourier transform. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'90). 2316--2319.
Eric Quinnell , Earl E. Swartzlander , Carl Lemonds, Bridge floating-point fused multiply-add design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.12, p.1726-1730, December 2008[doi>10.1109/TVLSI.2008.2001944]
B. W. Robinson, D. Hernandez-Garduno, and M. Saquib. 2010. Fixed and floating point analysis of linear predictors for physiological hand tremor in microsurgery. In Proceedings of the IEEE International Conference on Acoustics Speech and Signal Processing (ICASSP'10). 578--581.
S. S. Saokar, R. M. Banakar, and S. Siddamal. 2012. High speed signed multiplier for digital signal processing applications. In Proceedings of the IEEE International Conference on Signal Processing, Computing and Control (ISPCC'12). 1--6.
Dipanjan Sengupta , Resve Saleh, Power-Delay Metrics Revisited for 90nm CMOS Technology, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.291-296, March 21-23, 2005[doi>10.1109/ISQED.2005.98]
Young-Ho Seo , Dong-Wook Kim, A new VLSI architecture of parallel multiplier-accumulator based on radix-2 modified booth algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.201-208, February 2010[doi>10.1109/TVLSI.2008.2009113]
Montek Singh , Steven M. Nowick, MOUSETRAP: high-speed transition-signaling asynchronous pipelines, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.6, p.684-698, June 2007[doi>10.1109/TVLSI.2007.898732]
Magnus Själander , Per Larsson-Edefors, Multiplication acceleration through twin precision, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1233-1246, September 2009[doi>10.1109/TVLSI.2008.2002107]
S. R. Vangal, Y. V. Hoskote, N. Y. Borkar, and A. Alvandpour. 2006. A 6.2-gflops floating-point multiply-accumulator with conditional normalization. IEEE J. Solid-State Circ. 41, 10, 2314--2323.
C. S. Wallace. 1964. A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. EC-13, 1, 14--17.
J. Xu and H. Wang. 2011. Desynchronize a legacy floating-point adder with operand-dependant delay elements. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'11). 1427--1430.
P. Zicari, S. Perri, P. Corsonello, and G. Cocorullo. 2005. An optimized adder accumulator for high speed MACS. In Proceedings of the IEEE International Conference on ASIC (ASICON'05). Vol. 2. 757--760.
