# CS F342 Computer Architecture Lab Resources

This repository contains Xilinx Vivado Files for the lab experiments of Computer Architecture course in BITS Pilani Hyderabad Campus.

## LAB 1

1. Implement an excess-3 to 2421 code conversion using gate-level modeling. 
2. Implement a 3-bit magnitude comparator using the following: 
    - Gate level modeling 
    - Behavioral modeling 
    - Data flow modeling