Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Feb  2 15:07:13 2023
| Host         : chao-ThinkPad-T490s running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file env5_top_reconfig_control_sets_placed.rpt
| Design       : env5_top_reconfig
| Device       : xc7s15
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           13 |
| No           | No                    | Yes                    |               6 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             127 |           33 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |              18 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |               Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  spi_clk_IBUF_BUFG                 |                                          | spi_ss_n_IBUF                           |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                 | i_spi_slaver/led_signal                  |                                         |                3 |              4 |         1.33 |
|  i_middleware/clk_icap             | i_middleware/ic/__1/i__n_0               |                                         |                1 |              4 |         4.00 |
| ~spi_clk_IBUF_BUFG                 |                                          | spi_ss_n_IBUF                           |                4 |              5 |         1.25 |
| ~spi_clk_IBUF_BUFG                 | i_spi_slaver/FSM_onehot_state[4]_i_1_n_0 | spi_ss_n_IBUF                           |                2 |              5 |         2.50 |
|  spi_clk_IBUF_BUFG                 | i_spi_slaver/temp_d0                     |                                         |                3 |              7 |         2.33 |
|  sys_clk_IBUF_BUFG                 |                                          |                                         |                3 |              7 |         2.33 |
|  sys_clk_IBUF_BUFG                 | i_spi_slaver/E[0]                        | i_middleware/fsm/SR[0]                  |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG                 | i_spi_slaver/we_s_reg_1                  |                                         |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG                 | i_spi_slaver/we_s_reg_0                  |                                         |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG                 | i_spi_slaver/p_0_in0_out                 |                                         |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG                 | i_spi_slaver/middleware_data_out_0       |                                         |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG                 | i_spi_slaver/we_s_reg_2                  |                                         |                2 |              8 |         4.00 |
| ~spi_clk_IBUF_BUFG                 | i_spi_slaver/command0                    |                                         |                2 |              8 |         4.00 |
| ~spi_clk_IBUF_BUFG                 | i_spi_slaver/addr_offset_var[7]_i_1_n_0  |                                         |                2 |              8 |         4.00 |
| ~spi_clk_IBUF_BUFG                 | i_spi_slaver/addr_offset_var[15]_i_1_n_0 |                                         |                2 |              8 |         4.00 |
| ~spi_clk_IBUF_BUFG                 | i_spi_slaver/data_wr0                    |                                         |                1 |              8 |         8.00 |
| ~spi_clk_IBUF_BUFG                 |                                          |                                         |                5 |              8 |         1.60 |
| ~spi_clk_IBUF_BUFG                 | i_spi_slaver/bytes_counter[9]_i_1_n_0    | i_spi_slaver/addr_offset_var[7]_i_1_n_0 |                2 |             10 |         5.00 |
|  i_spi_slaver/addr_reg[15]_i_2_n_0 |                                          |                                         |                5 |             16 |         3.20 |
| ~spi_clk_IBUF_BUFG                 | i_spi_slaver/addr_read0                  |                                         |                4 |             16 |         4.00 |
| ~spi_clk_IBUF_BUFG                 | i_spi_slaver/addr_to_write_var0          |                                         |                8 |             32 |         4.00 |
+------------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


