// Seed: 572630728
module module_0 (
    output supply1 id_0,
    input  supply0 id_1,
    output supply0 id_2
);
  tri0 id_4 = 1 == 1'b0 && 1'b0;
  assign module_1.type_4 = 0;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    input supply0 id_10,
    output wand id_11,
    output uwire id_12,
    input tri1 id_13,
    output tri0 id_14,
    input wor id_15,
    output tri1 id_16,
    output supply1 id_17,
    input supply0 id_18
    , id_25,
    input wor id_19,
    output uwire id_20,
    input supply1 id_21,
    input tri id_22,
    input tri0 id_23
);
  assign id_12 = id_22;
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5
  );
  wire id_27;
endmodule
