

================================================================
== Synthesis Summary Report of 'sink_from_aie'
================================================================
+ General Information: 
    * Date:           Fri May 31 12:49:16 2024
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        sink_from_aie
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: versal
    * Target device:  xcvc1902-vsvd1760-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+------------+------------+-----+
    |     Modules     |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |    |            |            |     |
    |     & Loops     |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +-----------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ sink_from_aie  |  Timing|  -0.00|       70|  233.310|         -|       71|     -|        no|     -|   -|  1039 (~0%)|  1352 (~0%)|    -|
    +-----------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem1 | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | output_r_1 | 0x10   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2 | 0x14   | 32    | W      | Data signal of output_r          |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+--------------+---------------+-------+--------+--------+
| Interface    | Register Mode | TDATA | TREADY | TVALID |
+--------------+---------------+-------+--------+--------+
| input_stream | both          | 32    | 1      | 1      |
+--------------+---------------+-------+--------+--------+

* Other Ports
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| event_done  | 1        |
| event_start | 1        |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+-------------------+
| Argument     | Direction | Datatype          |
+--------------+-----------+-------------------+
| input_stream | in        | stream<float, 0>& |
| output       | out       | float*            |
+--------------+-----------+-------------------+

* SW-to-HW Mapping
+--------------+---------------+-----------+----------+
| Argument     | HW Interface  | HW Type   | HW Usage |
+--------------+---------------+-----------+----------+
| input_stream | input_stream  | interface |          |
| output       | m_axi_gmem1   | interface |          |
| output       | s_axi_control | interface | offset   |
+--------------+---------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------------+--------------------------------------------------------------+
| Type      | Options                                               | Location                                                     |
+-----------+-------------------------------------------------------+--------------------------------------------------------------+
| interface | axis port=input_stream                                | ../../../sink_from_aie.cpp:42 in sink_from_aie, input_stream |
| interface | m_axi port=output depth=100 offset=slave bundle=gmem1 | ../../../sink_from_aie.cpp:44 in sink_from_aie, output       |
| interface | s_axilite port=output bundle=control                  | ../../../sink_from_aie.cpp:45 in sink_from_aie, output       |
| interface | s_axilite port=return bundle=control                  | ../../../sink_from_aie.cpp:47 in sink_from_aie, return       |
+-----------+-------------------------------------------------------+--------------------------------------------------------------+


