============================================================
   Tang Dynasty, V5.6.55365
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.55365/bin/td.exe
   Built at =   15:38:32 Jul 11 2022
   Run by =     shaka
   Run Date =   Thu Mar 16 10:55:20 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(178)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.55365.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.55365 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.55365/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[14] will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 665 instances
RUN-0007 : 303 luts, 255 seqs, 45 mslices, 30 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 886 nets
RUN-1001 : 580 nets have 2 pins
RUN-1001 : 225 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     186     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     54      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   5   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 663 instances, 303 luts, 255 seqs, 75 slices, 11 macros(75 instances: 45 mslices 30 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 3290, tnet num: 884, tinst num: 663, tnode num: 4206, tedge num: 5390.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.147584s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (74.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 210052
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 663.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 123755, overlap = 36
PHY-3002 : Step(2): len = 80257.3, overlap = 36
PHY-3002 : Step(3): len = 59901.7, overlap = 36
PHY-3002 : Step(4): len = 46343.6, overlap = 36
PHY-3002 : Step(5): len = 38300.6, overlap = 36
PHY-3002 : Step(6): len = 33853.4, overlap = 36
PHY-3002 : Step(7): len = 30236.7, overlap = 36
PHY-3002 : Step(8): len = 27054.2, overlap = 36
PHY-3002 : Step(9): len = 25989.4, overlap = 36
PHY-3002 : Step(10): len = 23979, overlap = 36
PHY-3002 : Step(11): len = 21674.7, overlap = 36
PHY-3002 : Step(12): len = 22486.1, overlap = 36
PHY-3002 : Step(13): len = 20796.9, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.88477e-06
PHY-3002 : Step(14): len = 24143.2, overlap = 36
PHY-3002 : Step(15): len = 24774.7, overlap = 36
PHY-3002 : Step(16): len = 25123, overlap = 36
PHY-3002 : Step(17): len = 26279.2, overlap = 36
PHY-3002 : Step(18): len = 26829.8, overlap = 36
PHY-3002 : Step(19): len = 25566.3, overlap = 36
PHY-3002 : Step(20): len = 24297.1, overlap = 36
PHY-3002 : Step(21): len = 24076.7, overlap = 36
PHY-3002 : Step(22): len = 24268.8, overlap = 36
PHY-3002 : Step(23): len = 24555.7, overlap = 36
PHY-3002 : Step(24): len = 24403.9, overlap = 36
PHY-3002 : Step(25): len = 24169.3, overlap = 36
PHY-3002 : Step(26): len = 24244.4, overlap = 36
PHY-3002 : Step(27): len = 24216.7, overlap = 36
PHY-3002 : Step(28): len = 23849, overlap = 36
PHY-3002 : Step(29): len = 23056.9, overlap = 36
PHY-3002 : Step(30): len = 22860.5, overlap = 36
PHY-3002 : Step(31): len = 23115.5, overlap = 36
PHY-3002 : Step(32): len = 23255.3, overlap = 36
PHY-3002 : Step(33): len = 22520.3, overlap = 36
PHY-3002 : Step(34): len = 21553, overlap = 36
PHY-3002 : Step(35): len = 21486.8, overlap = 36
PHY-3002 : Step(36): len = 22054.1, overlap = 36
PHY-3002 : Step(37): len = 22369.3, overlap = 36
PHY-3002 : Step(38): len = 22573.1, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.76954e-06
PHY-3002 : Step(39): len = 23630.1, overlap = 36
PHY-3002 : Step(40): len = 23849.1, overlap = 36
PHY-3002 : Step(41): len = 23849.1, overlap = 36
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.15391e-05
PHY-3002 : Step(42): len = 25122.7, overlap = 36
PHY-3002 : Step(43): len = 25626.8, overlap = 36
PHY-3002 : Step(44): len = 25928.1, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009176s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014737s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(45): len = 36725.9, overlap = 0.75
PHY-3002 : Step(46): len = 36370.2, overlap = 0.75
PHY-3002 : Step(47): len = 34117.4, overlap = 0.375
PHY-3002 : Step(48): len = 33633, overlap = 0
PHY-3002 : Step(49): len = 33499.5, overlap = 1.125
PHY-3002 : Step(50): len = 33518, overlap = 3.40625
PHY-3002 : Step(51): len = 32659.4, overlap = 1.75
PHY-3002 : Step(52): len = 32589.8, overlap = 0.6875
PHY-3002 : Step(53): len = 31995.3, overlap = 0
PHY-3002 : Step(54): len = 31976.7, overlap = 0
PHY-3002 : Step(55): len = 31383.6, overlap = 1.25
PHY-3002 : Step(56): len = 31004.8, overlap = 0.5
PHY-3002 : Step(57): len = 30845.6, overlap = 1.5
PHY-3002 : Step(58): len = 30855.7, overlap = 1.5
PHY-3002 : Step(59): len = 30962.3, overlap = 1.75
PHY-3002 : Step(60): len = 30388.2, overlap = 0.5
PHY-3002 : Step(61): len = 29853.7, overlap = 0
PHY-3002 : Step(62): len = 29878, overlap = 0
PHY-3002 : Step(63): len = 29734.4, overlap = 0
PHY-3002 : Step(64): len = 29730.4, overlap = 0
PHY-3002 : Step(65): len = 29729.4, overlap = 0
PHY-3002 : Step(66): len = 29499, overlap = 0.5
PHY-3002 : Step(67): len = 29506.1, overlap = 0.75
PHY-3002 : Step(68): len = 29057.9, overlap = 1.4375
PHY-3002 : Step(69): len = 29072.3, overlap = 1.875
PHY-3002 : Step(70): len = 29052.2, overlap = 2.46875
PHY-3002 : Step(71): len = 28748.3, overlap = 3.28125
PHY-3002 : Step(72): len = 28545.6, overlap = 3.375
PHY-3002 : Step(73): len = 28620.6, overlap = 1.96875
PHY-3002 : Step(74): len = 28497.6, overlap = 1.0625
PHY-3002 : Step(75): len = 28571, overlap = 1.0625
PHY-3002 : Step(76): len = 28296.8, overlap = 1.9375
PHY-3002 : Step(77): len = 28358.9, overlap = 1.25
PHY-3002 : Step(78): len = 28317.3, overlap = 1.3125
PHY-3002 : Step(79): len = 28059.9, overlap = 1.6875
PHY-3002 : Step(80): len = 28253.5, overlap = 1.6875
PHY-3002 : Step(81): len = 28187.2, overlap = 1.6875
PHY-3002 : Step(82): len = 27851, overlap = 1.6875
PHY-3002 : Step(83): len = 28025.6, overlap = 1.6875
PHY-3002 : Step(84): len = 28185.6, overlap = 2.0625
PHY-3002 : Step(85): len = 27665.4, overlap = 2.375
PHY-3002 : Step(86): len = 27731.3, overlap = 2.375
PHY-3002 : Step(87): len = 27827.5, overlap = 1.625
PHY-3002 : Step(88): len = 27797.4, overlap = 1.9375
PHY-3002 : Step(89): len = 27758.2, overlap = 1.6875
PHY-3002 : Step(90): len = 27679.8, overlap = 2.0625
PHY-3002 : Step(91): len = 27573.3, overlap = 2.0625
PHY-3002 : Step(92): len = 27487.8, overlap = 2.0625
PHY-3002 : Step(93): len = 27659.2, overlap = 2.1875
PHY-3002 : Step(94): len = 27358.8, overlap = 10.0625
PHY-3002 : Step(95): len = 27398.7, overlap = 9.5625
PHY-3002 : Step(96): len = 27384.5, overlap = 8
PHY-3002 : Step(97): len = 27300.7, overlap = 7.46875
PHY-3002 : Step(98): len = 27133.2, overlap = 7.6875
PHY-3002 : Step(99): len = 27219.8, overlap = 6.8125
PHY-3002 : Step(100): len = 27245.6, overlap = 5.90625
PHY-3002 : Step(101): len = 27180.6, overlap = 4.15625
PHY-3002 : Step(102): len = 27214.6, overlap = 4.65625
PHY-3002 : Step(103): len = 27195.8, overlap = 4.65625
PHY-3002 : Step(104): len = 27031.3, overlap = 6.78125
PHY-3002 : Step(105): len = 27126.1, overlap = 7.21875
PHY-3002 : Step(106): len = 27046.8, overlap = 7.8125
PHY-3002 : Step(107): len = 27110.5, overlap = 8
PHY-3002 : Step(108): len = 26804.5, overlap = 8.65625
PHY-3002 : Step(109): len = 26872.5, overlap = 8.90625
PHY-3002 : Step(110): len = 26716.2, overlap = 8.6875
PHY-3002 : Step(111): len = 26735.6, overlap = 9.125
PHY-3002 : Step(112): len = 26769.7, overlap = 9.125
PHY-3002 : Step(113): len = 26938.5, overlap = 12.2188
PHY-3002 : Step(114): len = 27022.1, overlap = 12.0938
PHY-3002 : Step(115): len = 26673.5, overlap = 11.0312
PHY-3002 : Step(116): len = 26589.7, overlap = 11.125
PHY-3002 : Step(117): len = 26599.2, overlap = 10.6562
PHY-3002 : Step(118): len = 26501.6, overlap = 9.59375
PHY-3002 : Step(119): len = 26501.6, overlap = 9.59375
PHY-3002 : Step(120): len = 26330.9, overlap = 9.28125
PHY-3002 : Step(121): len = 26330.9, overlap = 9.28125
PHY-3002 : Step(122): len = 26301.8, overlap = 8.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015449s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.37387e-06
PHY-3002 : Step(123): len = 26427.3, overlap = 23.2812
PHY-3002 : Step(124): len = 26427.3, overlap = 23.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47477e-05
PHY-3002 : Step(125): len = 26612.6, overlap = 23.2188
PHY-3002 : Step(126): len = 26612.6, overlap = 23.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.94955e-05
PHY-3002 : Step(127): len = 26893.2, overlap = 19.6562
PHY-3002 : Step(128): len = 27093.2, overlap = 19.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.8991e-05
PHY-3002 : Step(129): len = 27480.8, overlap = 18.0312
PHY-3002 : Step(130): len = 27799.6, overlap = 17.1562
PHY-3002 : Step(131): len = 28137.5, overlap = 8.375
PHY-3002 : Step(132): len = 27600, overlap = 9.96875
PHY-3002 : Step(133): len = 27239.4, overlap = 9.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 3290, tnet num: 884, tinst num: 663, tnode num: 4206, tedge num: 5390.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 35.81 peak overflow 2.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/886.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36168, over cnt = 81(0%), over = 348, worst = 16
PHY-1001 : End global iterations;  0.058541s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.7%)

PHY-1001 : Congestion index: top1 = 29.09, top5 = 13.49, top10 = 7.87, top15 = 5.69.
PHY-1001 : End incremental global routing;  0.118093s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019603s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.151757s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (30.9%)

OPT-1001 : Current memory(MB): used = 206, reserve = 179, peak = 206.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 477/886.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36168, over cnt = 81(0%), over = 348, worst = 16
PHY-1002 : len = 37808, over cnt = 52(0%), over = 144, worst = 10
PHY-1002 : len = 38240, over cnt = 15(0%), over = 31, worst = 6
PHY-1002 : len = 37600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.069209s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.6%)

PHY-1001 : Congestion index: top1 = 24.74, top5 = 13.18, top10 = 8.18, top15 = 5.90.
OPT-1001 : End congestion update;  0.120974s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014363s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.135475s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.1%)

OPT-1001 : Current memory(MB): used = 208, reserve = 180, peak = 208.
OPT-1001 : End physical optimization;  0.439849s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (53.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 303 LUT to BLE ...
SYN-4008 : Packed 303 LUT and 169 SEQ to BLE.
SYN-4003 : Packing 86 remaining SEQ's ...
SYN-4005 : Packed 30 SEQ with LUT/SLICE
SYN-4006 : 116 single LUT's are left
SYN-4006 : 56 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 359/614 primitive instances ...
PHY-3001 : End packing;  0.026291s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 303 instances
RUN-1001 : 135 mslices, 136 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 718 nets
RUN-1001 : 408 nets have 2 pins
RUN-1001 : 228 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 301 instances, 271 slices, 11 macros(75 instances: 45 mslices 30 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 27126, Over = 15.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2759, tnet num: 716, tinst num: 301, tnode num: 3457, tedge num: 4765.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 716 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167122s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (74.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71909e-05
PHY-3002 : Step(134): len = 27001.9, overlap = 16.25
PHY-3002 : Step(135): len = 27101.5, overlap = 16.25
PHY-3002 : Step(136): len = 27155, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43818e-05
PHY-3002 : Step(137): len = 27140, overlap = 15
PHY-3002 : Step(138): len = 27169, overlap = 14.5
PHY-3002 : Step(139): len = 27249.1, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148764
PHY-3002 : Step(140): len = 27257.9, overlap = 11.5
PHY-3002 : Step(141): len = 27257.9, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.152590s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (30.7%)

PHY-3001 : Trial Legalized: Len = 33814.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 716 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012420s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(142): len = 29830.1, overlap = 4.75
PHY-3002 : Step(143): len = 28444.6, overlap = 9.25
PHY-3002 : Step(144): len = 27612.9, overlap = 11.75
PHY-3002 : Step(145): len = 27545.8, overlap = 11.5
PHY-3002 : Step(146): len = 27535, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.97966e-05
PHY-3002 : Step(147): len = 27390.3, overlap = 11
PHY-3002 : Step(148): len = 27390.3, overlap = 11
PHY-3002 : Step(149): len = 27241.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179593
PHY-3002 : Step(150): len = 27328.3, overlap = 11.25
PHY-3002 : Step(151): len = 27328.3, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004965s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31308.1, Over = 0
PHY-3001 : End spreading;  0.003923s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 31308.1, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2759, tnet num: 716, tinst num: 301, tnode num: 3457, tedge num: 4765.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 89/718.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40520, over cnt = 73(0%), over = 109, worst = 5
PHY-1002 : len = 41088, over cnt = 32(0%), over = 40, worst = 3
PHY-1002 : len = 41456, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 41528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.110902s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.1%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 15.44, top10 = 9.87, top15 = 7.03.
PHY-1001 : End incremental global routing;  0.169475s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 716 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017812s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.199475s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (47.0%)

OPT-1001 : Current memory(MB): used = 210, reserve = 183, peak = 211.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 615/718.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 15.44, top10 = 9.87, top15 = 7.03.
OPT-1001 : End congestion update;  0.066192s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 716 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014388s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.080713s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.8%)

OPT-1001 : Current memory(MB): used = 210, reserve = 184, peak = 211.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 716 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013551s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 615/718.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 15.44, top10 = 9.87, top15 = 7.03.
PHY-1001 : End incremental global routing;  0.058531s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 716 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017080s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 615/718.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (253.2%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 15.44, top10 = 9.87, top15 = 7.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 716 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012561s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.609953s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (74.3%)

RUN-1003 : finish command "place" in  5.846240s wall, 1.406250s user + 0.546875s system = 1.953125s CPU (33.4%)

RUN-1004 : used memory is 195 MB, reserved memory is 168 MB, peak memory is 211 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.55365/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 303 instances
RUN-1001 : 135 mslices, 136 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 718 nets
RUN-1001 : 408 nets have 2 pins
RUN-1001 : 228 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2759, tnet num: 716, tinst num: 301, tnode num: 3457, tedge num: 4765.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 135 mslices, 136 lslices, 18 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 716 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39584, over cnt = 80(0%), over = 129, worst = 6
PHY-1002 : len = 40032, over cnt = 50(0%), over = 70, worst = 4
PHY-1002 : len = 40560, over cnt = 15(0%), over = 22, worst = 3
PHY-1002 : len = 40856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.186053s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.2%)

PHY-1001 : Congestion index: top1 = 25.80, top5 = 15.23, top10 = 9.69, top15 = 6.90.
PHY-1001 : End global routing;  0.260943s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 232, reserve = 205, peak = 282.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : Current memory(MB): used = 499, reserve = 477, peak = 499.
PHY-1001 : End build detailed router design. 3.956694s wall, 3.312500s user + 0.015625s system = 3.328125s CPU (84.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 15488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.940623s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (79.7%)

PHY-1001 : Current memory(MB): used = 530, reserve = 508, peak = 530.
PHY-1001 : End phase 1; 0.951820s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (80.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Patch 394 net; 2.572821s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (89.3%)

PHY-1022 : len = 92752, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 530, reserve = 508, peak = 530.
PHY-1001 : End initial routed; 3.150032s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (92.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/634(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.186090s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 530, reserve = 508, peak = 530.
PHY-1001 : End phase 2; 3.336254s wall, 3.093750s user + 0.000000s system = 3.093750s CPU (92.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 92752, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.007290s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 92824, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.092234s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (67.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 92888, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.053607s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (58.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 92912, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/634(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.189937s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (90.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.091683s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (85.2%)

PHY-1001 : Current memory(MB): used = 541, reserve = 519, peak = 541.
PHY-1001 : End phase 3; 0.587699s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (79.8%)

PHY-1003 : Routed, final wirelength = 92912
PHY-1001 : Current memory(MB): used = 542, reserve = 519, peak = 542.
PHY-1001 : End export database. 0.013294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.5%)

PHY-1001 : End detail routing;  9.090774s wall, 7.875000s user + 0.031250s system = 7.906250s CPU (87.0%)

RUN-1003 : finish command "route" in  9.637280s wall, 8.203125s user + 0.031250s system = 8.234375s CPU (85.4%)

RUN-1004 : used memory is 485 MB, reserved memory is 464 MB, peak memory is 542 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      459   out of  19600    2.34%
#reg                      260   out of  19600    1.33%
#le                       515
  #lut only               255   out of    515   49.51%
  #reg only                56   out of    515   10.87%
  #lut&reg                204   out of    515   39.61%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                     Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2    159
#2        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di            15
#3        adc/clk_adc                          GCLK               mslice             type/sel3_syn_858.q0       5
#4        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0    0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A           N/A        NONE    
  data_in[7]      INPUT        P31        LVCMOS25          N/A           N/A        NONE    
  data_in[6]      INPUT        P14        LVCMOS25          N/A           N/A        NONE    
  data_in[5]      INPUT        P39        LVCMOS25          N/A           N/A        NONE    
  data_in[4]      INPUT        P50        LVCMOS25          N/A           N/A        NONE    
  data_in[3]      INPUT         P8        LVCMOS25          N/A           N/A        NONE    
  data_in[2]      INPUT         P4        LVCMOS25          N/A           N/A        NONE    
  data_in[1]      INPUT        P83        LVCMOS25          N/A           N/A        NONE    
  data_in[0]      INPUT        P59        LVCMOS25          N/A           N/A        NONE    
     eoc          INPUT        P69        LVCMOS25          N/A           N/A        NONE    
    key_in        INPUT        P57        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P42        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P86        LVCMOS25          N/A           N/A        NONE    
   adc_clk       OUTPUT        P23        LVCMOS25           8            N/A        NONE    
     ale         OUTPUT        P30        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P32        LVCMOS25           8            N/A        NONE    
    start        OUTPUT         P5        LVCMOS25           8            N/A        NONE    
   uart_txd      OUTPUT        P60        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |515    |384     |75      |260     |8       |0       |
|  adc          |adc_ctrl       |41     |27      |6       |25      |0       |0       |
|  anjian_list  |anjian         |43     |35      |6       |24      |0       |0       |
|  fifo_list    |fifo_ctrl      |195    |121     |41      |72      |8       |0       |
|    fifo_list  |fifo           |161    |96      |32      |58      |8       |0       |
|      ram_inst |ram_infer_fifo |58     |57      |0       |10      |8       |0       |
|  pll_list     |pll            |0      |0       |0       |0       |0       |0       |
|  rx           |uart_rx        |58     |52      |6       |36      |0       |0       |
|  tx           |uart_tx        |64     |43      |8       |38      |0       |0       |
|  type         |type_choice    |113    |105     |8       |64      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       389   
    #2         2       144   
    #3         3        58   
    #4         4        26   
    #5        5-10      50   
    #6       11-50      26   
    #7       51-100     1    
  Average     2.66           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 301
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 718, pip num: 6602
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 949 valid insts, and 18225 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.975633s wall, 8.312500s user + 0.031250s system = 8.343750s CPU (422.3%)

RUN-1004 : used memory is 502 MB, reserved memory is 480 MB, peak memory is 684 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230316_105520.log"
