

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Wed Jul  9 15:09:00 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    81220|    81220| 0.812 ms | 0.812 ms |  81220|  81220|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2352|     2352|         3|          -|          -|   784|    no    |
        |- Loop 2     |    78860|    78860|      7886|          -|          -|    10|    no    |
        | + Loop 2.1  |     7868|     7868|       281|          -|          -|    28|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 308
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 302 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 21 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)" [cnn/src/dense.cpp:6]   --->   Operation 309 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i32 %input_V_offset_read to i64" [cnn/src/dense.cpp:5]   --->   Operation 310 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i8* %input_V, i64 %sext_ln5_1" [cnn/src/dense.cpp:5]   --->   Operation 311 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%temp_0_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 312 'alloca' 'temp_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%temp_1_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 313 'alloca' 'temp_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%temp_2_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 314 'alloca' 'temp_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%temp_3_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 315 'alloca' 'temp_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%temp_4_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 316 'alloca' 'temp_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%temp_5_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 317 'alloca' 'temp_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%temp_6_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 318 'alloca' 'temp_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%temp_7_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 319 'alloca' 'temp_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%temp_8_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 320 'alloca' 'temp_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%temp_9_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 321 'alloca' 'temp_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%temp_10_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 322 'alloca' 'temp_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%temp_11_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 323 'alloca' 'temp_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%temp_12_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 324 'alloca' 'temp_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%temp_13_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 325 'alloca' 'temp_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%temp_14_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 326 'alloca' 'temp_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%temp_15_V = alloca [49 x i8], align 1" [cnn/src/dense.cpp:12]   --->   Operation 327 'alloca' 'temp_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 328 [7/7] (8.75ns)   --->   "%input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/dense.cpp:14]   --->   Operation 328 'readreq' 'input_V_addr_2_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 329 [6/7] (8.75ns)   --->   "%input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/dense.cpp:14]   --->   Operation 329 'readreq' 'input_V_addr_2_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 330 [5/7] (8.75ns)   --->   "%input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/dense.cpp:14]   --->   Operation 330 'readreq' 'input_V_addr_2_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 331 [4/7] (8.75ns)   --->   "%input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/dense.cpp:14]   --->   Operation 331 'readreq' 'input_V_addr_2_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 332 [3/7] (8.75ns)   --->   "%input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/dense.cpp:14]   --->   Operation 332 'readreq' 'input_V_addr_2_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 333 [2/7] (8.75ns)   --->   "%input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/dense.cpp:14]   --->   Operation 333 'readreq' 'input_V_addr_2_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%fcBias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcBias_V_offset)" [cnn/src/dense.cpp:6]   --->   Operation 334 'read' 'fcBias_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%fcWeight_V_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcWeight_V_offset)" [cnn/src/dense.cpp:6]   --->   Operation 335 'read' 'fcWeight_V_offset_re' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "%outputDense_V_offset_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputDense_V_offset)" [cnn/src/dense.cpp:6]   --->   Operation 336 'read' 'outputDense_V_offset_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln6 = sext i32 %fcBias_V_offset_read to i33" [cnn/src/dense.cpp:6]   --->   Operation 337 'sext' 'sext_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i32 %outputDense_V_offset_1 to i33" [cnn/src/dense.cpp:5]   --->   Operation 338 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 339 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 340 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 341 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 342 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 343 [1/7] (8.75ns)   --->   "%input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)" [cnn/src/dense.cpp:14]   --->   Operation 343 'readreq' 'input_V_addr_2_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 344 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn/src/dense.cpp:13]   --->   Operation 344 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ %i, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 345 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (1.77ns)   --->   "%icmp_ln13 = icmp eq i10 %i_0, -240" [cnn/src/dense.cpp:13]   --->   Operation 346 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 347 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [cnn/src/dense.cpp:13]   --->   Operation 348 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader1064.preheader, label %0" [cnn/src/dense.cpp:13]   --->   Operation 349 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (8.75ns)   --->   "%input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)" [cnn/src/dense.cpp:14]   --->   Operation 350 'read' 'input_V_addr_read' <Predicate = (!icmp_ln13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i10 %i_0 to i4" [cnn/src/dense.cpp:14]   --->   Operation 351 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i_0, i32 4, i32 9)" [cnn/src/dense.cpp:14]   --->   Operation 352 'partselect' 'lshr_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %lshr_ln to i64" [cnn/src/dense.cpp:14]   --->   Operation 353 'zext' 'zext_ln203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%temp_0_V_addr = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 354 'getelementptr' 'temp_0_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%temp_1_V_addr = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 355 'getelementptr' 'temp_1_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%temp_2_V_addr = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 356 'getelementptr' 'temp_2_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%temp_3_V_addr = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 357 'getelementptr' 'temp_3_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (0.00ns)   --->   "%temp_4_V_addr = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 358 'getelementptr' 'temp_4_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%temp_5_V_addr = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 359 'getelementptr' 'temp_5_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%temp_6_V_addr = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 360 'getelementptr' 'temp_6_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%temp_7_V_addr = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 361 'getelementptr' 'temp_7_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%temp_8_V_addr = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 362 'getelementptr' 'temp_8_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%temp_9_V_addr = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 363 'getelementptr' 'temp_9_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%temp_10_V_addr = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 364 'getelementptr' 'temp_10_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%temp_11_V_addr = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 365 'getelementptr' 'temp_11_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%temp_12_V_addr = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 366 'getelementptr' 'temp_12_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%temp_13_V_addr = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 367 'getelementptr' 'temp_13_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%temp_14_V_addr = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 368 'getelementptr' 'temp_14_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "%temp_15_V_addr = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:14]   --->   Operation 369 'getelementptr' 'temp_15_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln203, label %branch463 [
    i4 0, label %branch448
    i4 1, label %branch449
    i4 2, label %branch450
    i4 3, label %branch451
    i4 4, label %branch452
    i4 5, label %branch453
    i4 6, label %branch454
    i4 7, label %branch455
    i4 -8, label %branch456
    i4 -7, label %branch457
    i4 -6, label %branch458
    i4 -5, label %branch459
    i4 -4, label %branch460
    i4 -3, label %branch461
    i4 -2, label %branch462
  ]" [cnn/src/dense.cpp:14]   --->   Operation 370 'switch' <Predicate = (!icmp_ln13)> <Delay = 1.42>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i32 %fcWeight_V_offset_re to i33" [cnn/src/dense.cpp:25]   --->   Operation 371 'sext' 'sext_ln25' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (1.76ns)   --->   "br label %.preheader1064" [cnn/src/dense.cpp:25]   --->   Operation 372 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 373 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_14_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 373 'store' <Predicate = (trunc_ln203 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 374 'br' <Predicate = (trunc_ln203 == 14)> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_13_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 375 'store' <Predicate = (trunc_ln203 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 376 'br' <Predicate = (trunc_ln203 == 13)> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_12_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 377 'store' <Predicate = (trunc_ln203 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 378 'br' <Predicate = (trunc_ln203 == 12)> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_11_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 379 'store' <Predicate = (trunc_ln203 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 380 'br' <Predicate = (trunc_ln203 == 11)> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_10_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 381 'store' <Predicate = (trunc_ln203 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 382 'br' <Predicate = (trunc_ln203 == 10)> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_9_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 383 'store' <Predicate = (trunc_ln203 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 384 'br' <Predicate = (trunc_ln203 == 9)> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_8_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 385 'store' <Predicate = (trunc_ln203 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 386 'br' <Predicate = (trunc_ln203 == 8)> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_7_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 387 'store' <Predicate = (trunc_ln203 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 388 'br' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_6_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 389 'store' <Predicate = (trunc_ln203 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 390 'br' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_5_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 391 'store' <Predicate = (trunc_ln203 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 392 'br' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_4_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 393 'store' <Predicate = (trunc_ln203 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 394 'br' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_3_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 395 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 396 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_2_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 397 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 398 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_1_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 399 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 400 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_0_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 401 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 402 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (2.32ns)   --->   "store i8 %input_V_addr_read, i8* %temp_15_V_addr, align 1" [cnn/src/dense.cpp:14]   --->   Operation 403 'store' <Predicate = (trunc_ln203 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:14]   --->   Operation 404 'br' <Predicate = (trunc_ln203 == 15)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn/src/dense.cpp:13]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.55>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ %c, %4 ], [ 0, %.preheader1064.preheader ]"   --->   Operation 406 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %add_ln25_28, %4 ], [ 0, %.preheader1064.preheader ]" [cnn/src/dense.cpp:25]   --->   Operation 407 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (1.67ns)   --->   "%add_ln25_28 = add i13 %phi_mul, 784" [cnn/src/dense.cpp:25]   --->   Operation 408 'add' 'add_ln25_28' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %c_0, -6" [cnn/src/dense.cpp:20]   --->   Operation 409 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 410 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn/src/dense.cpp:20]   --->   Operation 411 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %5, label %2" [cnn/src/dense.cpp:20]   --->   Operation 412 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %c_0 to i33" [cnn/src/dense.cpp:21]   --->   Operation 413 'zext' 'zext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (2.55ns)   --->   "%add_ln21 = add i33 %sext_ln6, %zext_ln21" [cnn/src/dense.cpp:21]   --->   Operation 414 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i33 %add_ln21 to i64" [cnn/src/dense.cpp:21]   --->   Operation 415 'sext' 'sext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%fcBias_V_addr = getelementptr i8* %input_V, i64 %sext_ln21" [cnn/src/dense.cpp:21]   --->   Operation 416 'getelementptr' 'fcBias_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "ret void" [cnn/src/dense.cpp:29]   --->   Operation 417 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 418 [7/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:21]   --->   Operation 418 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 419 [6/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:21]   --->   Operation 419 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 420 [5/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:21]   --->   Operation 420 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 421 [4/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:21]   --->   Operation 421 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 422 [3/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:21]   --->   Operation 422 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 423 [2/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:21]   --->   Operation 423 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 424 [1/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:21]   --->   Operation 424 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 425 [1/1] (8.75ns)   --->   "%sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr)" [cnn/src/dense.cpp:21]   --->   Operation 425 'read' 'sum_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 1.76>
ST_20 : Operation 426 [1/1] (1.76ns)   --->   "br label %3" [cnn/src/dense.cpp:23]   --->   Operation 426 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 18> <Delay = 2.55>
ST_21 : Operation 427 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i8 [ %sum_V, %2 ], [ %trunc_ln708_s, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028 ]"   --->   Operation 427 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i10 [ 0, %2 ], [ %add_ln23_24, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028 ]" [cnn/src/dense.cpp:23]   --->   Operation 428 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%i1_0_0_cast1 = zext i10 %i1_0_0 to i13" [cnn/src/dense.cpp:23]   --->   Operation 429 'zext' 'i1_0_0_cast1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 430 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 431 [1/1] (1.77ns)   --->   "%icmp_ln23 = icmp eq i10 %i1_0_0, -240" [cnn/src/dense.cpp:23]   --->   Operation 431 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 432 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0" [cnn/src/dense.cpp:23]   --->   Operation 432 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 433 [1/1] (1.67ns)   --->   "%add_ln25 = add i13 %phi_mul, %i1_0_0_cast1" [cnn/src/dense.cpp:25]   --->   Operation 433 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1116_25 = zext i13 %add_ln25 to i33" [cnn/src/dense.cpp:25]   --->   Operation 434 'zext' 'zext_ln1116_25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i10 %i1_0_0 to i4" [cnn/src/dense.cpp:25]   --->   Operation 435 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 436 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i1_0_0, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 436 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %lshr_ln1 to i64" [cnn/src/dense.cpp:25]   --->   Operation 437 'zext' 'zext_ln1116' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 438 [1/1] (0.00ns)   --->   "%temp_0_V_addr_1 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 438 'getelementptr' 'temp_0_V_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 439 [1/1] (0.00ns)   --->   "%temp_4_V_addr_1 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 439 'getelementptr' 'temp_4_V_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 440 [1/1] (0.00ns)   --->   "%temp_8_V_addr_1 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 440 'getelementptr' 'temp_8_V_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 441 [1/1] (0.00ns)   --->   "%temp_12_V_addr_1 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 441 'getelementptr' 'temp_12_V_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 442 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch444 [
    i4 0, label %branch432
    i4 4, label %branch436
    i4 -8, label %branch440
  ]" [cnn/src/dense.cpp:25]   --->   Operation 442 'switch' <Predicate = (!icmp_ln23)> <Delay = 1.30>
ST_21 : Operation 443 [2/2] (2.32ns)   --->   "%temp_8_V_load = load i8* %temp_8_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 443 'load' 'temp_8_V_load' <Predicate = (!icmp_ln23 & trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_21 : Operation 444 [2/2] (2.32ns)   --->   "%temp_4_V_load = load i8* %temp_4_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 444 'load' 'temp_4_V_load' <Predicate = (!icmp_ln23 & trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_21 : Operation 445 [2/2] (2.32ns)   --->   "%temp_0_V_load = load i8* %temp_0_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 445 'load' 'temp_0_V_load' <Predicate = (!icmp_ln23 & trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_21 : Operation 446 [2/2] (2.32ns)   --->   "%temp_12_V_load = load i8* %temp_12_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 446 'load' 'temp_12_V_load' <Predicate = (!icmp_ln23 & trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_21 : Operation 447 [1/1] (2.55ns)   --->   "%add_ln203 = add i33 %zext_ln21, %sext_ln5" [cnn/src/dense.cpp:27]   --->   Operation 447 'add' 'add_ln203' <Predicate = (icmp_ln23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i33 %add_ln203 to i64" [cnn/src/dense.cpp:27]   --->   Operation 448 'sext' 'sext_ln203' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_21 : Operation 449 [1/1] (0.00ns)   --->   "%fcBias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln203" [cnn/src/dense.cpp:27]   --->   Operation 449 'getelementptr' 'fcBias_V_addr_1' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 2.55>
ST_22 : Operation 450 [1/2] (2.32ns)   --->   "%temp_8_V_load = load i8* %temp_8_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 450 'load' 'temp_8_V_load' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_22 : Operation 451 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027" [cnn/src/dense.cpp:25]   --->   Operation 451 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_22 : Operation 452 [1/2] (2.32ns)   --->   "%temp_4_V_load = load i8* %temp_4_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 452 'load' 'temp_4_V_load' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_22 : Operation 453 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027" [cnn/src/dense.cpp:25]   --->   Operation 453 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_22 : Operation 454 [1/2] (2.32ns)   --->   "%temp_0_V_load = load i8* %temp_0_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 454 'load' 'temp_0_V_load' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_22 : Operation 455 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027" [cnn/src/dense.cpp:25]   --->   Operation 455 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_22 : Operation 456 [1/2] (2.32ns)   --->   "%temp_12_V_load = load i8* %temp_12_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 456 'load' 'temp_12_V_load' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_22 : Operation 457 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027" [cnn/src/dense.cpp:25]   --->   Operation 457 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_22 : Operation 458 [1/1] (2.55ns)   --->   "%add_ln1117 = add i33 %zext_ln1116_25, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 458 'add' 'add_ln1117' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i33 %add_ln1117 to i64" [cnn/src/dense.cpp:25]   --->   Operation 459 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 460 [1/1] (0.00ns)   --->   "%fcBias_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1117" [cnn/src/dense.cpp:25]   --->   Operation 460 'getelementptr' 'fcBias_V_addr_2' <Predicate = true> <Delay = 0.00>

State 23 <SV = 20> <Delay = 8.75>
ST_23 : Operation 461 [1/1] (0.00ns)   --->   "%phi_ln1116 = phi i8 [ %temp_0_V_load, %branch432 ], [ %temp_4_V_load, %branch436 ], [ %temp_8_V_load, %branch440 ], [ %temp_12_V_load, %branch444 ]" [cnn/src/dense.cpp:25]   --->   Operation 461 'phi' 'phi_ln1116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 462 [7/7] (8.75ns)   --->   "%fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 462 'readreq' 'fcBias_V_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 8.75>
ST_24 : Operation 463 [6/7] (8.75ns)   --->   "%fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 463 'readreq' 'fcBias_V_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 8.75>
ST_25 : Operation 464 [5/7] (8.75ns)   --->   "%fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 464 'readreq' 'fcBias_V_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 8.75>
ST_26 : Operation 465 [4/7] (8.75ns)   --->   "%fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 465 'readreq' 'fcBias_V_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 8.75>
ST_27 : Operation 466 [3/7] (8.75ns)   --->   "%fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 466 'readreq' 'fcBias_V_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 8.75>
ST_28 : Operation 467 [2/7] (8.75ns)   --->   "%fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 467 'readreq' 'fcBias_V_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 8.75>
ST_29 : Operation 468 [1/7] (8.75ns)   --->   "%fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 468 'readreq' 'fcBias_V_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 27> <Delay = 8.75>
ST_30 : Operation 469 [1/1] (8.75ns)   --->   "%fcBias_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_2)" [cnn/src/dense.cpp:25]   --->   Operation 469 'read' 'fcBias_V_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 6.38>
ST_31 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i8 %phi_ln1116 to i11" [cnn/src/dense.cpp:25]   --->   Operation 470 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i8 %fcBias_V_addr_2_read to i11" [cnn/src/dense.cpp:25]   --->   Operation 471 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 472 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i11 %sext_ln1192_1, %sext_ln1192" [cnn/src/dense.cpp:25]   --->   Operation 472 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %p_Val2_0, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 473 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 474 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i11 %shl_ln, %mul_ln1192" [cnn/src/dense.cpp:25]   --->   Operation 474 'add' 'add_ln1192' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_1)   --->   "%or_ln23 = or i10 %i1_0_0, 1" [cnn/src/dense.cpp:23]   --->   Operation 475 'or' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_1)   --->   "%zext_ln23 = zext i10 %or_ln23 to i13" [cnn/src/dense.cpp:23]   --->   Operation 476 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 477 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln25_1 = add i13 %zext_ln23, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 477 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1116_26 = zext i13 %add_ln25_1 to i33" [cnn/src/dense.cpp:25]   --->   Operation 478 'zext' 'zext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln1116 = or i4 %trunc_ln1116, 1" [cnn/src/dense.cpp:25]   --->   Operation 479 'or' 'or_ln1116' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 480 [1/1] (0.00ns)   --->   "%temp_1_V_addr_1 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 480 'getelementptr' 'temp_1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 481 [1/1] (0.00ns)   --->   "%temp_5_V_addr_1 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 481 'getelementptr' 'temp_5_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 482 [1/1] (0.00ns)   --->   "%temp_9_V_addr_1 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 482 'getelementptr' 'temp_9_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 483 [1/1] (0.00ns)   --->   "%temp_13_V_addr_1 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 483 'getelementptr' 'temp_13_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 484 [1/1] (1.30ns)   --->   "switch i4 %or_ln1116, label %branch429 [
    i4 1, label %branch417
    i4 5, label %branch421
    i4 -7, label %branch425
  ]" [cnn/src/dense.cpp:25]   --->   Operation 484 'switch' <Predicate = true> <Delay = 1.30>
ST_31 : Operation 485 [2/2] (2.32ns)   --->   "%temp_9_V_load = load i8* %temp_9_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 485 'load' 'temp_9_V_load' <Predicate = (or_ln1116 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_31 : Operation 486 [2/2] (2.32ns)   --->   "%temp_5_V_load = load i8* %temp_5_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 486 'load' 'temp_5_V_load' <Predicate = (or_ln1116 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_31 : Operation 487 [2/2] (2.32ns)   --->   "%temp_1_V_load = load i8* %temp_1_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 487 'load' 'temp_1_V_load' <Predicate = (or_ln1116 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_31 : Operation 488 [2/2] (2.32ns)   --->   "%temp_13_V_load = load i8* %temp_13_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 488 'load' 'temp_13_V_load' <Predicate = (or_ln1116 != 1 & or_ln1116 != 5 & or_ln1116 != 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 32 <SV = 29> <Delay = 2.55>
ST_32 : Operation 489 [1/2] (2.32ns)   --->   "%temp_9_V_load = load i8* %temp_9_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 489 'load' 'temp_9_V_load' <Predicate = (or_ln1116 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_32 : Operation 490 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990" [cnn/src/dense.cpp:25]   --->   Operation 490 'br' <Predicate = (or_ln1116 == 9)> <Delay = 1.86>
ST_32 : Operation 491 [1/2] (2.32ns)   --->   "%temp_5_V_load = load i8* %temp_5_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 491 'load' 'temp_5_V_load' <Predicate = (or_ln1116 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_32 : Operation 492 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990" [cnn/src/dense.cpp:25]   --->   Operation 492 'br' <Predicate = (or_ln1116 == 5)> <Delay = 1.86>
ST_32 : Operation 493 [1/2] (2.32ns)   --->   "%temp_1_V_load = load i8* %temp_1_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 493 'load' 'temp_1_V_load' <Predicate = (or_ln1116 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_32 : Operation 494 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990" [cnn/src/dense.cpp:25]   --->   Operation 494 'br' <Predicate = (or_ln1116 == 1)> <Delay = 1.86>
ST_32 : Operation 495 [1/2] (2.32ns)   --->   "%temp_13_V_load = load i8* %temp_13_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 495 'load' 'temp_13_V_load' <Predicate = (or_ln1116 != 1 & or_ln1116 != 5 & or_ln1116 != 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_32 : Operation 496 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990" [cnn/src/dense.cpp:25]   --->   Operation 496 'br' <Predicate = (or_ln1116 != 1 & or_ln1116 != 5 & or_ln1116 != 9)> <Delay = 1.86>
ST_32 : Operation 497 [1/1] (2.55ns)   --->   "%add_ln1117_1 = add i33 %zext_ln1116_26, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 497 'add' 'add_ln1117_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i33 %add_ln1117_1 to i64" [cnn/src/dense.cpp:25]   --->   Operation 498 'sext' 'sext_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 499 [1/1] (0.00ns)   --->   "%fcBias_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1117_1" [cnn/src/dense.cpp:25]   --->   Operation 499 'getelementptr' 'fcBias_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 500 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 500 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 33 <SV = 30> <Delay = 8.75>
ST_33 : Operation 501 [1/1] (0.00ns)   --->   "%phi_ln1116_1 = phi i8 [ %temp_1_V_load, %branch417 ], [ %temp_5_V_load, %branch421 ], [ %temp_9_V_load, %branch425 ], [ %temp_13_V_load, %branch429 ]" [cnn/src/dense.cpp:25]   --->   Operation 501 'phi' 'phi_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 502 [7/7] (8.75ns)   --->   "%fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 502 'readreq' 'fcBias_V_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 31> <Delay = 8.75>
ST_34 : Operation 503 [6/7] (8.75ns)   --->   "%fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 503 'readreq' 'fcBias_V_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 32> <Delay = 8.75>
ST_35 : Operation 504 [5/7] (8.75ns)   --->   "%fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 504 'readreq' 'fcBias_V_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 33> <Delay = 8.75>
ST_36 : Operation 505 [4/7] (8.75ns)   --->   "%fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 505 'readreq' 'fcBias_V_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 34> <Delay = 8.75>
ST_37 : Operation 506 [3/7] (8.75ns)   --->   "%fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 506 'readreq' 'fcBias_V_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 35> <Delay = 8.75>
ST_38 : Operation 507 [2/7] (8.75ns)   --->   "%fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 507 'readreq' 'fcBias_V_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 36> <Delay = 8.75>
ST_39 : Operation 508 [1/7] (8.75ns)   --->   "%fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 508 'readreq' 'fcBias_V_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 37> <Delay = 8.75>
ST_40 : Operation 509 [1/1] (8.75ns)   --->   "%fcBias_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_3)" [cnn/src/dense.cpp:25]   --->   Operation 509 'read' 'fcBias_V_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 38> <Delay = 6.38>
ST_41 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i8 %phi_ln1116_1 to i11" [cnn/src/dense.cpp:25]   --->   Operation 510 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i8 %fcBias_V_addr_3_read to i11" [cnn/src/dense.cpp:25]   --->   Operation 511 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 512 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i11 %sext_ln1192_3, %sext_ln1192_2" [cnn/src/dense.cpp:25]   --->   Operation 512 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 513 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 514 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i11 %shl_ln728_1, %mul_ln1192_1" [cnn/src/dense.cpp:25]   --->   Operation 514 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_2)   --->   "%or_ln23_1 = or i10 %i1_0_0, 2" [cnn/src/dense.cpp:23]   --->   Operation 515 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_2)   --->   "%zext_ln23_1 = zext i10 %or_ln23_1 to i13" [cnn/src/dense.cpp:23]   --->   Operation 516 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 517 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln25_2 = add i13 %zext_ln23_1, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 517 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln1116_27 = zext i13 %add_ln25_2 to i33" [cnn/src/dense.cpp:25]   --->   Operation 518 'zext' 'zext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 519 [1/1] (0.00ns)   --->   "%or_ln1116_1 = or i4 %trunc_ln1116, 2" [cnn/src/dense.cpp:25]   --->   Operation 519 'or' 'or_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 520 [1/1] (0.00ns)   --->   "%temp_2_V_addr_1 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 520 'getelementptr' 'temp_2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 521 [1/1] (0.00ns)   --->   "%temp_6_V_addr_1 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 521 'getelementptr' 'temp_6_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 522 [1/1] (0.00ns)   --->   "%temp_10_V_addr_1 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 522 'getelementptr' 'temp_10_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 523 [1/1] (0.00ns)   --->   "%temp_14_V_addr_1 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 523 'getelementptr' 'temp_14_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 524 [1/1] (1.30ns)   --->   "switch i4 %or_ln1116_1, label %branch414 [
    i4 2, label %branch402
    i4 6, label %branch406
    i4 -6, label %branch410
  ]" [cnn/src/dense.cpp:25]   --->   Operation 524 'switch' <Predicate = true> <Delay = 1.30>
ST_41 : Operation 525 [2/2] (2.32ns)   --->   "%temp_10_V_load = load i8* %temp_10_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 525 'load' 'temp_10_V_load' <Predicate = (or_ln1116_1 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_41 : Operation 526 [2/2] (2.32ns)   --->   "%temp_6_V_load = load i8* %temp_6_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 526 'load' 'temp_6_V_load' <Predicate = (or_ln1116_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_41 : Operation 527 [2/2] (2.32ns)   --->   "%temp_2_V_load = load i8* %temp_2_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 527 'load' 'temp_2_V_load' <Predicate = (or_ln1116_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_41 : Operation 528 [2/2] (2.32ns)   --->   "%temp_14_V_load = load i8* %temp_14_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 528 'load' 'temp_14_V_load' <Predicate = (or_ln1116_1 != 2 & or_ln1116_1 != 6 & or_ln1116_1 != 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 42 <SV = 39> <Delay = 2.55>
ST_42 : Operation 529 [1/2] (2.32ns)   --->   "%temp_10_V_load = load i8* %temp_10_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 529 'load' 'temp_10_V_load' <Predicate = (or_ln1116_1 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_42 : Operation 530 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953" [cnn/src/dense.cpp:25]   --->   Operation 530 'br' <Predicate = (or_ln1116_1 == 10)> <Delay = 1.86>
ST_42 : Operation 531 [1/2] (2.32ns)   --->   "%temp_6_V_load = load i8* %temp_6_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 531 'load' 'temp_6_V_load' <Predicate = (or_ln1116_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_42 : Operation 532 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953" [cnn/src/dense.cpp:25]   --->   Operation 532 'br' <Predicate = (or_ln1116_1 == 6)> <Delay = 1.86>
ST_42 : Operation 533 [1/2] (2.32ns)   --->   "%temp_2_V_load = load i8* %temp_2_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 533 'load' 'temp_2_V_load' <Predicate = (or_ln1116_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_42 : Operation 534 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953" [cnn/src/dense.cpp:25]   --->   Operation 534 'br' <Predicate = (or_ln1116_1 == 2)> <Delay = 1.86>
ST_42 : Operation 535 [1/2] (2.32ns)   --->   "%temp_14_V_load = load i8* %temp_14_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 535 'load' 'temp_14_V_load' <Predicate = (or_ln1116_1 != 2 & or_ln1116_1 != 6 & or_ln1116_1 != 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_42 : Operation 536 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953" [cnn/src/dense.cpp:25]   --->   Operation 536 'br' <Predicate = (or_ln1116_1 != 2 & or_ln1116_1 != 6 & or_ln1116_1 != 10)> <Delay = 1.86>
ST_42 : Operation 537 [1/1] (2.55ns)   --->   "%add_ln1117_2 = add i33 %zext_ln1116_27, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 537 'add' 'add_ln1117_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i33 %add_ln1117_2 to i64" [cnn/src/dense.cpp:25]   --->   Operation 538 'sext' 'sext_ln1117_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 539 [1/1] (0.00ns)   --->   "%fcBias_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1117_2" [cnn/src/dense.cpp:25]   --->   Operation 539 'getelementptr' 'fcBias_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_1, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 540 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 541 [1/1] (0.00ns)   --->   "%temp_3_V_addr_1 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 541 'getelementptr' 'temp_3_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 542 [1/1] (0.00ns)   --->   "%temp_7_V_addr_1 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 542 'getelementptr' 'temp_7_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 543 [1/1] (0.00ns)   --->   "%temp_11_V_addr_1 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 543 'getelementptr' 'temp_11_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 544 [1/1] (0.00ns)   --->   "%temp_15_V_addr_1 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:25]   --->   Operation 544 'getelementptr' 'temp_15_V_addr_1' <Predicate = true> <Delay = 0.00>

State 43 <SV = 40> <Delay = 8.75>
ST_43 : Operation 545 [1/1] (0.00ns)   --->   "%phi_ln1116_2 = phi i8 [ %temp_2_V_load, %branch402 ], [ %temp_6_V_load, %branch406 ], [ %temp_10_V_load, %branch410 ], [ %temp_14_V_load, %branch414 ]" [cnn/src/dense.cpp:25]   --->   Operation 545 'phi' 'phi_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 546 [7/7] (8.75ns)   --->   "%fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 546 'readreq' 'fcBias_V_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 41> <Delay = 8.75>
ST_44 : Operation 547 [6/7] (8.75ns)   --->   "%fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 547 'readreq' 'fcBias_V_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 42> <Delay = 8.75>
ST_45 : Operation 548 [5/7] (8.75ns)   --->   "%fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 548 'readreq' 'fcBias_V_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 43> <Delay = 8.75>
ST_46 : Operation 549 [4/7] (8.75ns)   --->   "%fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 549 'readreq' 'fcBias_V_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 44> <Delay = 8.75>
ST_47 : Operation 550 [3/7] (8.75ns)   --->   "%fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 550 'readreq' 'fcBias_V_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 45> <Delay = 8.75>
ST_48 : Operation 551 [2/7] (8.75ns)   --->   "%fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 551 'readreq' 'fcBias_V_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 46> <Delay = 8.75>
ST_49 : Operation 552 [1/7] (8.75ns)   --->   "%fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 552 'readreq' 'fcBias_V_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 47> <Delay = 8.75>
ST_50 : Operation 553 [1/1] (8.75ns)   --->   "%fcBias_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_4)" [cnn/src/dense.cpp:25]   --->   Operation 553 'read' 'fcBias_V_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 48> <Delay = 6.38>
ST_51 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i8 %phi_ln1116_2 to i11" [cnn/src/dense.cpp:25]   --->   Operation 554 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i8 %fcBias_V_addr_4_read to i11" [cnn/src/dense.cpp:25]   --->   Operation 555 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 556 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i11 %sext_ln1192_5, %sext_ln1192_4" [cnn/src/dense.cpp:25]   --->   Operation 556 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 557 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 557 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 558 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i11 %shl_ln728_2, %mul_ln1192_2" [cnn/src/dense.cpp:25]   --->   Operation 558 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_3)   --->   "%or_ln23_2 = or i10 %i1_0_0, 3" [cnn/src/dense.cpp:23]   --->   Operation 559 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln25_3)   --->   "%zext_ln23_2 = zext i10 %or_ln23_2 to i13" [cnn/src/dense.cpp:23]   --->   Operation 560 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 561 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln25_3 = add i13 %zext_ln23_2, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 561 'add' 'add_ln25_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1116_28 = zext i13 %add_ln25_3 to i33" [cnn/src/dense.cpp:25]   --->   Operation 562 'zext' 'zext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 563 [1/1] (0.00ns)   --->   "%or_ln1116_2 = or i4 %trunc_ln1116, 3" [cnn/src/dense.cpp:25]   --->   Operation 563 'or' 'or_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 564 [1/1] (1.30ns)   --->   "switch i4 %or_ln1116_2, label %branch399 [
    i4 3, label %branch387
    i4 7, label %branch391
    i4 -5, label %branch395
  ]" [cnn/src/dense.cpp:25]   --->   Operation 564 'switch' <Predicate = true> <Delay = 1.30>
ST_51 : Operation 565 [2/2] (2.32ns)   --->   "%temp_11_V_load = load i8* %temp_11_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 565 'load' 'temp_11_V_load' <Predicate = (or_ln1116_2 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_51 : Operation 566 [2/2] (2.32ns)   --->   "%temp_7_V_load = load i8* %temp_7_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 566 'load' 'temp_7_V_load' <Predicate = (or_ln1116_2 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_51 : Operation 567 [2/2] (2.32ns)   --->   "%temp_3_V_load = load i8* %temp_3_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 567 'load' 'temp_3_V_load' <Predicate = (or_ln1116_2 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_51 : Operation 568 [2/2] (2.32ns)   --->   "%temp_15_V_load = load i8* %temp_15_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 568 'load' 'temp_15_V_load' <Predicate = (or_ln1116_2 != 3 & or_ln1116_2 != 7 & or_ln1116_2 != 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 52 <SV = 49> <Delay = 2.55>
ST_52 : Operation 569 [1/2] (2.32ns)   --->   "%temp_11_V_load = load i8* %temp_11_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 569 'load' 'temp_11_V_load' <Predicate = (or_ln1116_2 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_52 : Operation 570 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916" [cnn/src/dense.cpp:25]   --->   Operation 570 'br' <Predicate = (or_ln1116_2 == 11)> <Delay = 1.86>
ST_52 : Operation 571 [1/2] (2.32ns)   --->   "%temp_7_V_load = load i8* %temp_7_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 571 'load' 'temp_7_V_load' <Predicate = (or_ln1116_2 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_52 : Operation 572 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916" [cnn/src/dense.cpp:25]   --->   Operation 572 'br' <Predicate = (or_ln1116_2 == 7)> <Delay = 1.86>
ST_52 : Operation 573 [1/2] (2.32ns)   --->   "%temp_3_V_load = load i8* %temp_3_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 573 'load' 'temp_3_V_load' <Predicate = (or_ln1116_2 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_52 : Operation 574 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916" [cnn/src/dense.cpp:25]   --->   Operation 574 'br' <Predicate = (or_ln1116_2 == 3)> <Delay = 1.86>
ST_52 : Operation 575 [1/2] (2.32ns)   --->   "%temp_15_V_load = load i8* %temp_15_V_addr_1, align 1" [cnn/src/dense.cpp:25]   --->   Operation 575 'load' 'temp_15_V_load' <Predicate = (or_ln1116_2 != 3 & or_ln1116_2 != 7 & or_ln1116_2 != 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_52 : Operation 576 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916" [cnn/src/dense.cpp:25]   --->   Operation 576 'br' <Predicate = (or_ln1116_2 != 3 & or_ln1116_2 != 7 & or_ln1116_2 != 11)> <Delay = 1.86>
ST_52 : Operation 577 [1/1] (2.55ns)   --->   "%add_ln1117_3 = add i33 %zext_ln1116_28, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 577 'add' 'add_ln1117_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i33 %add_ln1117_3 to i64" [cnn/src/dense.cpp:25]   --->   Operation 578 'sext' 'sext_ln1117_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 579 [1/1] (0.00ns)   --->   "%fcBias_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1117_3" [cnn/src/dense.cpp:25]   --->   Operation 579 'getelementptr' 'fcBias_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_2, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 580 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 53 <SV = 50> <Delay = 8.75>
ST_53 : Operation 581 [1/1] (0.00ns)   --->   "%phi_ln1116_3 = phi i8 [ %temp_3_V_load, %branch387 ], [ %temp_7_V_load, %branch391 ], [ %temp_11_V_load, %branch395 ], [ %temp_15_V_load, %branch399 ]" [cnn/src/dense.cpp:25]   --->   Operation 581 'phi' 'phi_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 582 [7/7] (8.75ns)   --->   "%fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 582 'readreq' 'fcBias_V_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 51> <Delay = 8.75>
ST_54 : Operation 583 [6/7] (8.75ns)   --->   "%fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 583 'readreq' 'fcBias_V_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 52> <Delay = 8.75>
ST_55 : Operation 584 [5/7] (8.75ns)   --->   "%fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 584 'readreq' 'fcBias_V_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 53> <Delay = 8.75>
ST_56 : Operation 585 [4/7] (8.75ns)   --->   "%fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 585 'readreq' 'fcBias_V_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 54> <Delay = 8.75>
ST_57 : Operation 586 [3/7] (8.75ns)   --->   "%fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 586 'readreq' 'fcBias_V_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 55> <Delay = 8.75>
ST_58 : Operation 587 [2/7] (8.75ns)   --->   "%fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 587 'readreq' 'fcBias_V_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 56> <Delay = 8.75>
ST_59 : Operation 588 [1/7] (8.75ns)   --->   "%fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 588 'readreq' 'fcBias_V_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 57> <Delay = 8.75>
ST_60 : Operation 589 [1/1] (8.75ns)   --->   "%fcBias_V_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_5)" [cnn/src/dense.cpp:25]   --->   Operation 589 'read' 'fcBias_V_addr_5_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 58> <Delay = 6.38>
ST_61 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i8 %phi_ln1116_3 to i11" [cnn/src/dense.cpp:25]   --->   Operation 590 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i8 %fcBias_V_addr_5_read to i11" [cnn/src/dense.cpp:25]   --->   Operation 591 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 592 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i11 %sext_ln1192_7, %sext_ln1192_6" [cnn/src/dense.cpp:25]   --->   Operation 592 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_2, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 593 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 594 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i11 %shl_ln728_3, %mul_ln1192_3" [cnn/src/dense.cpp:25]   --->   Operation 594 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 595 [1/1] (1.73ns)   --->   "%add_ln23 = add i10 %i1_0_0, 4" [cnn/src/dense.cpp:23]   --->   Operation 595 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i10 %add_ln23 to i13" [cnn/src/dense.cpp:23]   --->   Operation 596 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 597 [1/1] (1.67ns)   --->   "%add_ln25_4 = add i13 %zext_ln23_3, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 597 'add' 'add_ln25_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln1116_29 = zext i13 %add_ln25_4 to i33" [cnn/src/dense.cpp:25]   --->   Operation 598 'zext' 'zext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 599 [1/1] (0.00ns)   --->   "%lshr_ln1116_1 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 599 'partselect' 'lshr_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i6 %lshr_ln1116_1 to i64" [cnn/src/dense.cpp:25]   --->   Operation 600 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 601 [1/1] (0.00ns)   --->   "%temp_4_V_addr_2 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_1" [cnn/src/dense.cpp:25]   --->   Operation 601 'getelementptr' 'temp_4_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 602 [1/1] (0.00ns)   --->   "%temp_8_V_addr_2 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_1" [cnn/src/dense.cpp:25]   --->   Operation 602 'getelementptr' 'temp_8_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 603 [1/1] (0.00ns)   --->   "%temp_12_V_addr_2 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_1" [cnn/src/dense.cpp:25]   --->   Operation 603 'getelementptr' 'temp_12_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 604 [1/1] (0.00ns)   --->   "%temp_0_V_addr_2 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_1" [cnn/src/dense.cpp:25]   --->   Operation 604 'getelementptr' 'temp_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 605 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch380 [
    i4 0, label %branch368
    i4 4, label %branch372
    i4 -8, label %branch376
  ]" [cnn/src/dense.cpp:25]   --->   Operation 605 'switch' <Predicate = true> <Delay = 1.30>
ST_61 : Operation 606 [2/2] (2.32ns)   --->   "%temp_12_V_load_1 = load i8* %temp_12_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 606 'load' 'temp_12_V_load_1' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_61 : Operation 607 [2/2] (2.32ns)   --->   "%temp_8_V_load_1 = load i8* %temp_8_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 607 'load' 'temp_8_V_load_1' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_61 : Operation 608 [2/2] (2.32ns)   --->   "%temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 608 'load' 'temp_4_V_load_1' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_61 : Operation 609 [2/2] (2.32ns)   --->   "%temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 609 'load' 'temp_0_V_load_1' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 62 <SV = 59> <Delay = 2.55>
ST_62 : Operation 610 [1/2] (2.32ns)   --->   "%temp_12_V_load_1 = load i8* %temp_12_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 610 'load' 'temp_12_V_load_1' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_62 : Operation 611 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879" [cnn/src/dense.cpp:25]   --->   Operation 611 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_62 : Operation 612 [1/2] (2.32ns)   --->   "%temp_8_V_load_1 = load i8* %temp_8_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 612 'load' 'temp_8_V_load_1' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_62 : Operation 613 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879" [cnn/src/dense.cpp:25]   --->   Operation 613 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_62 : Operation 614 [1/2] (2.32ns)   --->   "%temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 614 'load' 'temp_4_V_load_1' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_62 : Operation 615 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879" [cnn/src/dense.cpp:25]   --->   Operation 615 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_62 : Operation 616 [1/2] (2.32ns)   --->   "%temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 616 'load' 'temp_0_V_load_1' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_62 : Operation 617 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879" [cnn/src/dense.cpp:25]   --->   Operation 617 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_62 : Operation 618 [1/1] (2.55ns)   --->   "%add_ln1117_4 = add i33 %zext_ln1116_29, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 618 'add' 'add_ln1117_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i33 %add_ln1117_4 to i64" [cnn/src/dense.cpp:25]   --->   Operation 619 'sext' 'sext_ln1117_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 620 [1/1] (0.00ns)   --->   "%fcBias_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1117_4" [cnn/src/dense.cpp:25]   --->   Operation 620 'getelementptr' 'fcBias_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_3, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 621 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 63 <SV = 60> <Delay = 8.75>
ST_63 : Operation 622 [1/1] (0.00ns)   --->   "%phi_ln1116_4 = phi i8 [ %temp_4_V_load_1, %branch368 ], [ %temp_8_V_load_1, %branch372 ], [ %temp_12_V_load_1, %branch376 ], [ %temp_0_V_load_1, %branch380 ]" [cnn/src/dense.cpp:25]   --->   Operation 622 'phi' 'phi_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 623 [7/7] (8.75ns)   --->   "%fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 623 'readreq' 'fcBias_V_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 61> <Delay = 8.75>
ST_64 : Operation 624 [6/7] (8.75ns)   --->   "%fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 624 'readreq' 'fcBias_V_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 62> <Delay = 8.75>
ST_65 : Operation 625 [5/7] (8.75ns)   --->   "%fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 625 'readreq' 'fcBias_V_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 63> <Delay = 8.75>
ST_66 : Operation 626 [4/7] (8.75ns)   --->   "%fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 626 'readreq' 'fcBias_V_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 64> <Delay = 8.75>
ST_67 : Operation 627 [3/7] (8.75ns)   --->   "%fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 627 'readreq' 'fcBias_V_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 65> <Delay = 8.75>
ST_68 : Operation 628 [2/7] (8.75ns)   --->   "%fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 628 'readreq' 'fcBias_V_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 66> <Delay = 8.75>
ST_69 : Operation 629 [1/7] (8.75ns)   --->   "%fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 629 'readreq' 'fcBias_V_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 67> <Delay = 8.75>
ST_70 : Operation 630 [1/1] (8.75ns)   --->   "%fcBias_V_addr_6_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_6)" [cnn/src/dense.cpp:25]   --->   Operation 630 'read' 'fcBias_V_addr_6_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 68> <Delay = 6.38>
ST_71 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i8 %phi_ln1116_4 to i11" [cnn/src/dense.cpp:25]   --->   Operation 631 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i8 %fcBias_V_addr_6_read to i11" [cnn/src/dense.cpp:25]   --->   Operation 632 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 633 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_4 = mul i11 %sext_ln1192_9, %sext_ln1192_8" [cnn/src/dense.cpp:25]   --->   Operation 633 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 634 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_3, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 634 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 635 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i11 %shl_ln728_4, %mul_ln1192_4" [cnn/src/dense.cpp:25]   --->   Operation 635 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 636 [1/1] (1.73ns)   --->   "%add_ln23_1 = add i10 %i1_0_0, 5" [cnn/src/dense.cpp:23]   --->   Operation 636 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i10 %add_ln23_1 to i13" [cnn/src/dense.cpp:23]   --->   Operation 637 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 638 [1/1] (1.67ns)   --->   "%add_ln25_5 = add i13 %zext_ln23_4, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 638 'add' 'add_ln25_5' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln1116_30 = zext i13 %add_ln25_5 to i33" [cnn/src/dense.cpp:25]   --->   Operation 639 'zext' 'zext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 640 [1/1] (0.00ns)   --->   "%lshr_ln1116_2 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_1, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 640 'partselect' 'lshr_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i6 %lshr_ln1116_2 to i64" [cnn/src/dense.cpp:25]   --->   Operation 641 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 642 [1/1] (0.00ns)   --->   "%temp_5_V_addr_2 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_2" [cnn/src/dense.cpp:25]   --->   Operation 642 'getelementptr' 'temp_5_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 643 [1/1] (0.00ns)   --->   "%temp_9_V_addr_2 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_2" [cnn/src/dense.cpp:25]   --->   Operation 643 'getelementptr' 'temp_9_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 644 [1/1] (0.00ns)   --->   "%temp_13_V_addr_2 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_2" [cnn/src/dense.cpp:25]   --->   Operation 644 'getelementptr' 'temp_13_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 645 [1/1] (0.00ns)   --->   "%temp_1_V_addr_2 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_2" [cnn/src/dense.cpp:25]   --->   Operation 645 'getelementptr' 'temp_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 646 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch364 [
    i4 0, label %branch352
    i4 4, label %branch356
    i4 -8, label %branch360
  ]" [cnn/src/dense.cpp:25]   --->   Operation 646 'switch' <Predicate = true> <Delay = 1.30>
ST_71 : Operation 647 [2/2] (2.32ns)   --->   "%temp_13_V_load_1 = load i8* %temp_13_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 647 'load' 'temp_13_V_load_1' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_71 : Operation 648 [2/2] (2.32ns)   --->   "%temp_9_V_load_1 = load i8* %temp_9_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 648 'load' 'temp_9_V_load_1' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_71 : Operation 649 [2/2] (2.32ns)   --->   "%temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 649 'load' 'temp_5_V_load_1' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_71 : Operation 650 [2/2] (2.32ns)   --->   "%temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 650 'load' 'temp_1_V_load_1' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 72 <SV = 69> <Delay = 2.55>
ST_72 : Operation 651 [1/2] (2.32ns)   --->   "%temp_13_V_load_1 = load i8* %temp_13_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 651 'load' 'temp_13_V_load_1' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_72 : Operation 652 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842" [cnn/src/dense.cpp:25]   --->   Operation 652 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_72 : Operation 653 [1/2] (2.32ns)   --->   "%temp_9_V_load_1 = load i8* %temp_9_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 653 'load' 'temp_9_V_load_1' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_72 : Operation 654 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842" [cnn/src/dense.cpp:25]   --->   Operation 654 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_72 : Operation 655 [1/2] (2.32ns)   --->   "%temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 655 'load' 'temp_5_V_load_1' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_72 : Operation 656 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842" [cnn/src/dense.cpp:25]   --->   Operation 656 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_72 : Operation 657 [1/2] (2.32ns)   --->   "%temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 657 'load' 'temp_1_V_load_1' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_72 : Operation 658 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842" [cnn/src/dense.cpp:25]   --->   Operation 658 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_72 : Operation 659 [1/1] (2.55ns)   --->   "%add_ln1117_5 = add i33 %zext_ln1116_30, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 659 'add' 'add_ln1117_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i33 %add_ln1117_5 to i64" [cnn/src/dense.cpp:25]   --->   Operation 660 'sext' 'sext_ln1117_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 661 [1/1] (0.00ns)   --->   "%fcBias_V_addr_7 = getelementptr i8* %input_V, i64 %sext_ln1117_5" [cnn/src/dense.cpp:25]   --->   Operation 661 'getelementptr' 'fcBias_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_4, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 662 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 73 <SV = 70> <Delay = 8.75>
ST_73 : Operation 663 [1/1] (0.00ns)   --->   "%phi_ln1116_5 = phi i8 [ %temp_5_V_load_1, %branch352 ], [ %temp_9_V_load_1, %branch356 ], [ %temp_13_V_load_1, %branch360 ], [ %temp_1_V_load_1, %branch364 ]" [cnn/src/dense.cpp:25]   --->   Operation 663 'phi' 'phi_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 664 [7/7] (8.75ns)   --->   "%fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 664 'readreq' 'fcBias_V_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 71> <Delay = 8.75>
ST_74 : Operation 665 [6/7] (8.75ns)   --->   "%fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 665 'readreq' 'fcBias_V_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 72> <Delay = 8.75>
ST_75 : Operation 666 [5/7] (8.75ns)   --->   "%fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 666 'readreq' 'fcBias_V_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 73> <Delay = 8.75>
ST_76 : Operation 667 [4/7] (8.75ns)   --->   "%fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 667 'readreq' 'fcBias_V_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 74> <Delay = 8.75>
ST_77 : Operation 668 [3/7] (8.75ns)   --->   "%fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 668 'readreq' 'fcBias_V_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 75> <Delay = 8.75>
ST_78 : Operation 669 [2/7] (8.75ns)   --->   "%fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 669 'readreq' 'fcBias_V_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 76> <Delay = 8.75>
ST_79 : Operation 670 [1/7] (8.75ns)   --->   "%fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 670 'readreq' 'fcBias_V_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 77> <Delay = 8.75>
ST_80 : Operation 671 [1/1] (8.75ns)   --->   "%fcBias_V_addr_7_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_7)" [cnn/src/dense.cpp:25]   --->   Operation 671 'read' 'fcBias_V_addr_7_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 78> <Delay = 6.38>
ST_81 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i8 %phi_ln1116_5 to i11" [cnn/src/dense.cpp:25]   --->   Operation 672 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i8 %fcBias_V_addr_7_read to i11" [cnn/src/dense.cpp:25]   --->   Operation 673 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 674 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1192_5 = mul i11 %sext_ln1192_11, %sext_ln1192_10" [cnn/src/dense.cpp:25]   --->   Operation 674 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 675 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_4, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 675 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 676 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i11 %shl_ln728_5, %mul_ln1192_5" [cnn/src/dense.cpp:25]   --->   Operation 676 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 677 [1/1] (1.73ns)   --->   "%add_ln23_2 = add i10 %i1_0_0, 6" [cnn/src/dense.cpp:23]   --->   Operation 677 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i10 %add_ln23_2 to i13" [cnn/src/dense.cpp:23]   --->   Operation 678 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 679 [1/1] (1.67ns)   --->   "%add_ln25_6 = add i13 %zext_ln23_5, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 679 'add' 'add_ln25_6' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln1116_31 = zext i13 %add_ln25_6 to i33" [cnn/src/dense.cpp:25]   --->   Operation 680 'zext' 'zext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 681 [1/1] (0.00ns)   --->   "%lshr_ln1116_3 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_2, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 681 'partselect' 'lshr_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i6 %lshr_ln1116_3 to i64" [cnn/src/dense.cpp:25]   --->   Operation 682 'zext' 'zext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 683 [1/1] (0.00ns)   --->   "%temp_6_V_addr_2 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_3" [cnn/src/dense.cpp:25]   --->   Operation 683 'getelementptr' 'temp_6_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 684 [1/1] (0.00ns)   --->   "%temp_10_V_addr_2 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_3" [cnn/src/dense.cpp:25]   --->   Operation 684 'getelementptr' 'temp_10_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 685 [1/1] (0.00ns)   --->   "%temp_14_V_addr_2 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_3" [cnn/src/dense.cpp:25]   --->   Operation 685 'getelementptr' 'temp_14_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 686 [1/1] (0.00ns)   --->   "%temp_2_V_addr_2 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_3" [cnn/src/dense.cpp:25]   --->   Operation 686 'getelementptr' 'temp_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 687 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch348 [
    i4 0, label %branch336
    i4 4, label %branch340
    i4 -8, label %branch344
  ]" [cnn/src/dense.cpp:25]   --->   Operation 687 'switch' <Predicate = true> <Delay = 1.30>
ST_81 : Operation 688 [2/2] (2.32ns)   --->   "%temp_14_V_load_1 = load i8* %temp_14_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 688 'load' 'temp_14_V_load_1' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_81 : Operation 689 [2/2] (2.32ns)   --->   "%temp_10_V_load_1 = load i8* %temp_10_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 689 'load' 'temp_10_V_load_1' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_81 : Operation 690 [2/2] (2.32ns)   --->   "%temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 690 'load' 'temp_6_V_load_1' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_81 : Operation 691 [2/2] (2.32ns)   --->   "%temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 691 'load' 'temp_2_V_load_1' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 82 <SV = 79> <Delay = 2.55>
ST_82 : Operation 692 [1/2] (2.32ns)   --->   "%temp_14_V_load_1 = load i8* %temp_14_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 692 'load' 'temp_14_V_load_1' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_82 : Operation 693 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805" [cnn/src/dense.cpp:25]   --->   Operation 693 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_82 : Operation 694 [1/2] (2.32ns)   --->   "%temp_10_V_load_1 = load i8* %temp_10_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 694 'load' 'temp_10_V_load_1' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_82 : Operation 695 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805" [cnn/src/dense.cpp:25]   --->   Operation 695 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_82 : Operation 696 [1/2] (2.32ns)   --->   "%temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 696 'load' 'temp_6_V_load_1' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_82 : Operation 697 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805" [cnn/src/dense.cpp:25]   --->   Operation 697 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_82 : Operation 698 [1/2] (2.32ns)   --->   "%temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 698 'load' 'temp_2_V_load_1' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_82 : Operation 699 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805" [cnn/src/dense.cpp:25]   --->   Operation 699 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_82 : Operation 700 [1/1] (2.55ns)   --->   "%add_ln1117_6 = add i33 %zext_ln1116_31, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 700 'add' 'add_ln1117_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i33 %add_ln1117_6 to i64" [cnn/src/dense.cpp:25]   --->   Operation 701 'sext' 'sext_ln1117_6' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 702 [1/1] (0.00ns)   --->   "%fcBias_V_addr_8 = getelementptr i8* %input_V, i64 %sext_ln1117_6" [cnn/src/dense.cpp:25]   --->   Operation 702 'getelementptr' 'fcBias_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_5, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 703 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 83 <SV = 80> <Delay = 8.75>
ST_83 : Operation 704 [1/1] (0.00ns)   --->   "%phi_ln1116_6 = phi i8 [ %temp_6_V_load_1, %branch336 ], [ %temp_10_V_load_1, %branch340 ], [ %temp_14_V_load_1, %branch344 ], [ %temp_2_V_load_1, %branch348 ]" [cnn/src/dense.cpp:25]   --->   Operation 704 'phi' 'phi_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 705 [7/7] (8.75ns)   --->   "%fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 705 'readreq' 'fcBias_V_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 81> <Delay = 8.75>
ST_84 : Operation 706 [6/7] (8.75ns)   --->   "%fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 706 'readreq' 'fcBias_V_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 82> <Delay = 8.75>
ST_85 : Operation 707 [5/7] (8.75ns)   --->   "%fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 707 'readreq' 'fcBias_V_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 83> <Delay = 8.75>
ST_86 : Operation 708 [4/7] (8.75ns)   --->   "%fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 708 'readreq' 'fcBias_V_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 84> <Delay = 8.75>
ST_87 : Operation 709 [3/7] (8.75ns)   --->   "%fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 709 'readreq' 'fcBias_V_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 85> <Delay = 8.75>
ST_88 : Operation 710 [2/7] (8.75ns)   --->   "%fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 710 'readreq' 'fcBias_V_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 86> <Delay = 8.75>
ST_89 : Operation 711 [1/7] (8.75ns)   --->   "%fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 711 'readreq' 'fcBias_V_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 87> <Delay = 8.75>
ST_90 : Operation 712 [1/1] (8.75ns)   --->   "%fcBias_V_addr_8_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_8)" [cnn/src/dense.cpp:25]   --->   Operation 712 'read' 'fcBias_V_addr_8_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 88> <Delay = 6.38>
ST_91 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i8 %phi_ln1116_6 to i11" [cnn/src/dense.cpp:25]   --->   Operation 713 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i8 %fcBias_V_addr_8_read to i11" [cnn/src/dense.cpp:25]   --->   Operation 714 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 715 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1192_6 = mul i11 %sext_ln1192_13, %sext_ln1192_12" [cnn/src/dense.cpp:25]   --->   Operation 715 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_5, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 716 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 717 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i11 %shl_ln728_6, %mul_ln1192_6" [cnn/src/dense.cpp:25]   --->   Operation 717 'add' 'add_ln1192_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 718 [1/1] (1.73ns)   --->   "%add_ln23_3 = add i10 %i1_0_0, 7" [cnn/src/dense.cpp:23]   --->   Operation 718 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i10 %add_ln23_3 to i13" [cnn/src/dense.cpp:23]   --->   Operation 719 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 720 [1/1] (1.67ns)   --->   "%add_ln25_7 = add i13 %zext_ln23_6, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 720 'add' 'add_ln25_7' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1116_32 = zext i13 %add_ln25_7 to i33" [cnn/src/dense.cpp:25]   --->   Operation 721 'zext' 'zext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 722 [1/1] (0.00ns)   --->   "%lshr_ln1116_4 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_3, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 722 'partselect' 'lshr_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i6 %lshr_ln1116_4 to i64" [cnn/src/dense.cpp:25]   --->   Operation 723 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 724 [1/1] (0.00ns)   --->   "%temp_7_V_addr_2 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_4" [cnn/src/dense.cpp:25]   --->   Operation 724 'getelementptr' 'temp_7_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 725 [1/1] (0.00ns)   --->   "%temp_11_V_addr_2 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_4" [cnn/src/dense.cpp:25]   --->   Operation 725 'getelementptr' 'temp_11_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 726 [1/1] (0.00ns)   --->   "%temp_15_V_addr_2 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_4" [cnn/src/dense.cpp:25]   --->   Operation 726 'getelementptr' 'temp_15_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 727 [1/1] (0.00ns)   --->   "%temp_3_V_addr_2 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_4" [cnn/src/dense.cpp:25]   --->   Operation 727 'getelementptr' 'temp_3_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 728 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch332 [
    i4 0, label %branch320
    i4 4, label %branch324
    i4 -8, label %branch328
  ]" [cnn/src/dense.cpp:25]   --->   Operation 728 'switch' <Predicate = true> <Delay = 1.30>
ST_91 : Operation 729 [2/2] (2.32ns)   --->   "%temp_15_V_load_1 = load i8* %temp_15_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 729 'load' 'temp_15_V_load_1' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_91 : Operation 730 [2/2] (2.32ns)   --->   "%temp_11_V_load_1 = load i8* %temp_11_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 730 'load' 'temp_11_V_load_1' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_91 : Operation 731 [2/2] (2.32ns)   --->   "%temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 731 'load' 'temp_7_V_load_1' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_91 : Operation 732 [2/2] (2.32ns)   --->   "%temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 732 'load' 'temp_3_V_load_1' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 92 <SV = 89> <Delay = 2.55>
ST_92 : Operation 733 [1/2] (2.32ns)   --->   "%temp_15_V_load_1 = load i8* %temp_15_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 733 'load' 'temp_15_V_load_1' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_92 : Operation 734 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768" [cnn/src/dense.cpp:25]   --->   Operation 734 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_92 : Operation 735 [1/2] (2.32ns)   --->   "%temp_11_V_load_1 = load i8* %temp_11_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 735 'load' 'temp_11_V_load_1' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_92 : Operation 736 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768" [cnn/src/dense.cpp:25]   --->   Operation 736 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_92 : Operation 737 [1/2] (2.32ns)   --->   "%temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 737 'load' 'temp_7_V_load_1' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_92 : Operation 738 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768" [cnn/src/dense.cpp:25]   --->   Operation 738 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_92 : Operation 739 [1/2] (2.32ns)   --->   "%temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1" [cnn/src/dense.cpp:25]   --->   Operation 739 'load' 'temp_3_V_load_1' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_92 : Operation 740 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768" [cnn/src/dense.cpp:25]   --->   Operation 740 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_92 : Operation 741 [1/1] (2.55ns)   --->   "%add_ln1117_7 = add i33 %zext_ln1116_32, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 741 'add' 'add_ln1117_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i33 %add_ln1117_7 to i64" [cnn/src/dense.cpp:25]   --->   Operation 742 'sext' 'sext_ln1117_7' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 743 [1/1] (0.00ns)   --->   "%fcBias_V_addr_9 = getelementptr i8* %input_V, i64 %sext_ln1117_7" [cnn/src/dense.cpp:25]   --->   Operation 743 'getelementptr' 'fcBias_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_6, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 744 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 93 <SV = 90> <Delay = 8.75>
ST_93 : Operation 745 [1/1] (0.00ns)   --->   "%phi_ln1116_7 = phi i8 [ %temp_7_V_load_1, %branch320 ], [ %temp_11_V_load_1, %branch324 ], [ %temp_15_V_load_1, %branch328 ], [ %temp_3_V_load_1, %branch332 ]" [cnn/src/dense.cpp:25]   --->   Operation 745 'phi' 'phi_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 746 [7/7] (8.75ns)   --->   "%fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 746 'readreq' 'fcBias_V_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 91> <Delay = 8.75>
ST_94 : Operation 747 [6/7] (8.75ns)   --->   "%fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 747 'readreq' 'fcBias_V_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 92> <Delay = 8.75>
ST_95 : Operation 748 [5/7] (8.75ns)   --->   "%fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 748 'readreq' 'fcBias_V_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 93> <Delay = 8.75>
ST_96 : Operation 749 [4/7] (8.75ns)   --->   "%fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 749 'readreq' 'fcBias_V_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 94> <Delay = 8.75>
ST_97 : Operation 750 [3/7] (8.75ns)   --->   "%fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 750 'readreq' 'fcBias_V_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 95> <Delay = 8.75>
ST_98 : Operation 751 [2/7] (8.75ns)   --->   "%fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 751 'readreq' 'fcBias_V_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 96> <Delay = 8.75>
ST_99 : Operation 752 [1/7] (8.75ns)   --->   "%fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 752 'readreq' 'fcBias_V_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 97> <Delay = 8.75>
ST_100 : Operation 753 [1/1] (8.75ns)   --->   "%fcBias_V_addr_9_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_9)" [cnn/src/dense.cpp:25]   --->   Operation 753 'read' 'fcBias_V_addr_9_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 98> <Delay = 6.38>
ST_101 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i8 %phi_ln1116_7 to i11" [cnn/src/dense.cpp:25]   --->   Operation 754 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i8 %fcBias_V_addr_9_read to i11" [cnn/src/dense.cpp:25]   --->   Operation 755 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 756 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1192_7 = mul i11 %sext_ln1192_15, %sext_ln1192_14" [cnn/src/dense.cpp:25]   --->   Operation 756 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 757 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_6, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 757 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 758 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i11 %shl_ln728_7, %mul_ln1192_7" [cnn/src/dense.cpp:25]   --->   Operation 758 'add' 'add_ln1192_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 759 [1/1] (1.73ns)   --->   "%add_ln23_4 = add i10 %i1_0_0, 8" [cnn/src/dense.cpp:23]   --->   Operation 759 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i10 %add_ln23_4 to i13" [cnn/src/dense.cpp:23]   --->   Operation 760 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 761 [1/1] (1.67ns)   --->   "%add_ln25_8 = add i13 %zext_ln23_7, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 761 'add' 'add_ln25_8' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln1116_33 = zext i13 %add_ln25_8 to i33" [cnn/src/dense.cpp:25]   --->   Operation 762 'zext' 'zext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 763 [1/1] (0.00ns)   --->   "%lshr_ln1116_5 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_4, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 763 'partselect' 'lshr_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i6 %lshr_ln1116_5 to i64" [cnn/src/dense.cpp:25]   --->   Operation 764 'zext' 'zext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 765 [1/1] (0.00ns)   --->   "%temp_8_V_addr_3 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_5" [cnn/src/dense.cpp:25]   --->   Operation 765 'getelementptr' 'temp_8_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 766 [1/1] (0.00ns)   --->   "%temp_12_V_addr_3 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_5" [cnn/src/dense.cpp:25]   --->   Operation 766 'getelementptr' 'temp_12_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 767 [1/1] (0.00ns)   --->   "%temp_0_V_addr_3 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_5" [cnn/src/dense.cpp:25]   --->   Operation 767 'getelementptr' 'temp_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 768 [1/1] (0.00ns)   --->   "%temp_4_V_addr_3 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_5" [cnn/src/dense.cpp:25]   --->   Operation 768 'getelementptr' 'temp_4_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 769 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch316 [
    i4 0, label %branch304
    i4 4, label %branch308
    i4 -8, label %branch312
  ]" [cnn/src/dense.cpp:25]   --->   Operation 769 'switch' <Predicate = true> <Delay = 1.30>
ST_101 : Operation 770 [2/2] (2.32ns)   --->   "%temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 770 'load' 'temp_0_V_load_2' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_101 : Operation 771 [2/2] (2.32ns)   --->   "%temp_12_V_load_2 = load i8* %temp_12_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 771 'load' 'temp_12_V_load_2' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_101 : Operation 772 [2/2] (2.32ns)   --->   "%temp_8_V_load_2 = load i8* %temp_8_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 772 'load' 'temp_8_V_load_2' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_101 : Operation 773 [2/2] (2.32ns)   --->   "%temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 773 'load' 'temp_4_V_load_2' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 102 <SV = 99> <Delay = 2.55>
ST_102 : Operation 774 [1/2] (2.32ns)   --->   "%temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 774 'load' 'temp_0_V_load_2' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_102 : Operation 775 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731" [cnn/src/dense.cpp:25]   --->   Operation 775 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_102 : Operation 776 [1/2] (2.32ns)   --->   "%temp_12_V_load_2 = load i8* %temp_12_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 776 'load' 'temp_12_V_load_2' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_102 : Operation 777 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731" [cnn/src/dense.cpp:25]   --->   Operation 777 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_102 : Operation 778 [1/2] (2.32ns)   --->   "%temp_8_V_load_2 = load i8* %temp_8_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 778 'load' 'temp_8_V_load_2' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_102 : Operation 779 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731" [cnn/src/dense.cpp:25]   --->   Operation 779 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_102 : Operation 780 [1/2] (2.32ns)   --->   "%temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 780 'load' 'temp_4_V_load_2' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_102 : Operation 781 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731" [cnn/src/dense.cpp:25]   --->   Operation 781 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_102 : Operation 782 [1/1] (2.55ns)   --->   "%add_ln1117_8 = add i33 %zext_ln1116_33, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 782 'add' 'add_ln1117_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i33 %add_ln1117_8 to i64" [cnn/src/dense.cpp:25]   --->   Operation 783 'sext' 'sext_ln1117_8' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 784 [1/1] (0.00ns)   --->   "%fcBias_V_addr_10 = getelementptr i8* %input_V, i64 %sext_ln1117_8" [cnn/src/dense.cpp:25]   --->   Operation 784 'getelementptr' 'fcBias_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_7, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 785 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 103 <SV = 100> <Delay = 8.75>
ST_103 : Operation 786 [1/1] (0.00ns)   --->   "%phi_ln1116_8 = phi i8 [ %temp_8_V_load_2, %branch304 ], [ %temp_12_V_load_2, %branch308 ], [ %temp_0_V_load_2, %branch312 ], [ %temp_4_V_load_2, %branch316 ]" [cnn/src/dense.cpp:25]   --->   Operation 786 'phi' 'phi_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 787 [7/7] (8.75ns)   --->   "%fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 787 'readreq' 'fcBias_V_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 101> <Delay = 8.75>
ST_104 : Operation 788 [6/7] (8.75ns)   --->   "%fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 788 'readreq' 'fcBias_V_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 102> <Delay = 8.75>
ST_105 : Operation 789 [5/7] (8.75ns)   --->   "%fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 789 'readreq' 'fcBias_V_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 103> <Delay = 8.75>
ST_106 : Operation 790 [4/7] (8.75ns)   --->   "%fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 790 'readreq' 'fcBias_V_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 104> <Delay = 8.75>
ST_107 : Operation 791 [3/7] (8.75ns)   --->   "%fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 791 'readreq' 'fcBias_V_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 105> <Delay = 8.75>
ST_108 : Operation 792 [2/7] (8.75ns)   --->   "%fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 792 'readreq' 'fcBias_V_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 106> <Delay = 8.75>
ST_109 : Operation 793 [1/7] (8.75ns)   --->   "%fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 793 'readreq' 'fcBias_V_load_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 107> <Delay = 8.75>
ST_110 : Operation 794 [1/1] (8.75ns)   --->   "%fcBias_V_addr_10_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_10)" [cnn/src/dense.cpp:25]   --->   Operation 794 'read' 'fcBias_V_addr_10_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 108> <Delay = 6.38>
ST_111 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i8 %phi_ln1116_8 to i11" [cnn/src/dense.cpp:25]   --->   Operation 795 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i8 %fcBias_V_addr_10_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 796 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 797 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1192_8 = mul i11 %sext_ln1192_17, %sext_ln1192_16" [cnn/src/dense.cpp:25]   --->   Operation 797 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 798 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_7, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 798 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 799 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i11 %shl_ln728_8, %mul_ln1192_8" [cnn/src/dense.cpp:25]   --->   Operation 799 'add' 'add_ln1192_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 800 [1/1] (1.73ns)   --->   "%add_ln23_5 = add i10 %i1_0_0, 9" [cnn/src/dense.cpp:23]   --->   Operation 800 'add' 'add_ln23_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i10 %add_ln23_5 to i13" [cnn/src/dense.cpp:23]   --->   Operation 801 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 802 [1/1] (1.67ns)   --->   "%add_ln25_9 = add i13 %zext_ln23_8, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 802 'add' 'add_ln25_9' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln1116_34 = zext i13 %add_ln25_9 to i33" [cnn/src/dense.cpp:25]   --->   Operation 803 'zext' 'zext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 804 [1/1] (0.00ns)   --->   "%lshr_ln1116_6 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_5, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 804 'partselect' 'lshr_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i6 %lshr_ln1116_6 to i64" [cnn/src/dense.cpp:25]   --->   Operation 805 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 806 [1/1] (0.00ns)   --->   "%temp_9_V_addr_3 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_6" [cnn/src/dense.cpp:25]   --->   Operation 806 'getelementptr' 'temp_9_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 807 [1/1] (0.00ns)   --->   "%temp_13_V_addr_3 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_6" [cnn/src/dense.cpp:25]   --->   Operation 807 'getelementptr' 'temp_13_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 808 [1/1] (0.00ns)   --->   "%temp_1_V_addr_3 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_6" [cnn/src/dense.cpp:25]   --->   Operation 808 'getelementptr' 'temp_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 809 [1/1] (0.00ns)   --->   "%temp_5_V_addr_3 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_6" [cnn/src/dense.cpp:25]   --->   Operation 809 'getelementptr' 'temp_5_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 810 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch300 [
    i4 0, label %branch288
    i4 4, label %branch292
    i4 -8, label %branch296
  ]" [cnn/src/dense.cpp:25]   --->   Operation 810 'switch' <Predicate = true> <Delay = 1.30>
ST_111 : Operation 811 [2/2] (2.32ns)   --->   "%temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 811 'load' 'temp_1_V_load_2' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_111 : Operation 812 [2/2] (2.32ns)   --->   "%temp_13_V_load_2 = load i8* %temp_13_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 812 'load' 'temp_13_V_load_2' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_111 : Operation 813 [2/2] (2.32ns)   --->   "%temp_9_V_load_2 = load i8* %temp_9_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 813 'load' 'temp_9_V_load_2' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_111 : Operation 814 [2/2] (2.32ns)   --->   "%temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 814 'load' 'temp_5_V_load_2' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 112 <SV = 109> <Delay = 2.55>
ST_112 : Operation 815 [1/2] (2.32ns)   --->   "%temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 815 'load' 'temp_1_V_load_2' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_112 : Operation 816 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694" [cnn/src/dense.cpp:25]   --->   Operation 816 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_112 : Operation 817 [1/2] (2.32ns)   --->   "%temp_13_V_load_2 = load i8* %temp_13_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 817 'load' 'temp_13_V_load_2' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_112 : Operation 818 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694" [cnn/src/dense.cpp:25]   --->   Operation 818 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_112 : Operation 819 [1/2] (2.32ns)   --->   "%temp_9_V_load_2 = load i8* %temp_9_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 819 'load' 'temp_9_V_load_2' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_112 : Operation 820 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694" [cnn/src/dense.cpp:25]   --->   Operation 820 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_112 : Operation 821 [1/2] (2.32ns)   --->   "%temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 821 'load' 'temp_5_V_load_2' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_112 : Operation 822 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694" [cnn/src/dense.cpp:25]   --->   Operation 822 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_112 : Operation 823 [1/1] (2.55ns)   --->   "%add_ln1117_9 = add i33 %zext_ln1116_34, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 823 'add' 'add_ln1117_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln1117_9 = sext i33 %add_ln1117_9 to i64" [cnn/src/dense.cpp:25]   --->   Operation 824 'sext' 'sext_ln1117_9' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 825 [1/1] (0.00ns)   --->   "%fcBias_V_addr_11 = getelementptr i8* %input_V, i64 %sext_ln1117_9" [cnn/src/dense.cpp:25]   --->   Operation 825 'getelementptr' 'fcBias_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_8, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 826 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 113 <SV = 110> <Delay = 8.75>
ST_113 : Operation 827 [1/1] (0.00ns)   --->   "%phi_ln1116_9 = phi i8 [ %temp_9_V_load_2, %branch288 ], [ %temp_13_V_load_2, %branch292 ], [ %temp_1_V_load_2, %branch296 ], [ %temp_5_V_load_2, %branch300 ]" [cnn/src/dense.cpp:25]   --->   Operation 827 'phi' 'phi_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 828 [7/7] (8.75ns)   --->   "%fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 828 'readreq' 'fcBias_V_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 111> <Delay = 8.75>
ST_114 : Operation 829 [6/7] (8.75ns)   --->   "%fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 829 'readreq' 'fcBias_V_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 112> <Delay = 8.75>
ST_115 : Operation 830 [5/7] (8.75ns)   --->   "%fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 830 'readreq' 'fcBias_V_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 113> <Delay = 8.75>
ST_116 : Operation 831 [4/7] (8.75ns)   --->   "%fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 831 'readreq' 'fcBias_V_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 114> <Delay = 8.75>
ST_117 : Operation 832 [3/7] (8.75ns)   --->   "%fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 832 'readreq' 'fcBias_V_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 115> <Delay = 8.75>
ST_118 : Operation 833 [2/7] (8.75ns)   --->   "%fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 833 'readreq' 'fcBias_V_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 116> <Delay = 8.75>
ST_119 : Operation 834 [1/7] (8.75ns)   --->   "%fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 834 'readreq' 'fcBias_V_load_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 117> <Delay = 8.75>
ST_120 : Operation 835 [1/1] (8.75ns)   --->   "%fcBias_V_addr_11_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_11)" [cnn/src/dense.cpp:25]   --->   Operation 835 'read' 'fcBias_V_addr_11_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 118> <Delay = 6.38>
ST_121 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i8 %phi_ln1116_9 to i11" [cnn/src/dense.cpp:25]   --->   Operation 836 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i8 %fcBias_V_addr_11_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 837 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 838 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1192_9 = mul i11 %sext_ln1192_19, %sext_ln1192_18" [cnn/src/dense.cpp:25]   --->   Operation 838 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 839 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_8, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 839 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 840 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i11 %shl_ln728_9, %mul_ln1192_9" [cnn/src/dense.cpp:25]   --->   Operation 840 'add' 'add_ln1192_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 841 [1/1] (1.73ns)   --->   "%add_ln23_6 = add i10 %i1_0_0, 10" [cnn/src/dense.cpp:23]   --->   Operation 841 'add' 'add_ln23_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i10 %add_ln23_6 to i13" [cnn/src/dense.cpp:23]   --->   Operation 842 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 843 [1/1] (1.67ns)   --->   "%add_ln25_10 = add i13 %zext_ln23_9, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 843 'add' 'add_ln25_10' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln1116_35 = zext i13 %add_ln25_10 to i33" [cnn/src/dense.cpp:25]   --->   Operation 844 'zext' 'zext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 845 [1/1] (0.00ns)   --->   "%lshr_ln1116_7 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_6, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 845 'partselect' 'lshr_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i6 %lshr_ln1116_7 to i64" [cnn/src/dense.cpp:25]   --->   Operation 846 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 847 [1/1] (0.00ns)   --->   "%temp_10_V_addr_3 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_7" [cnn/src/dense.cpp:25]   --->   Operation 847 'getelementptr' 'temp_10_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 848 [1/1] (0.00ns)   --->   "%temp_14_V_addr_3 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_7" [cnn/src/dense.cpp:25]   --->   Operation 848 'getelementptr' 'temp_14_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 849 [1/1] (0.00ns)   --->   "%temp_2_V_addr_3 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_7" [cnn/src/dense.cpp:25]   --->   Operation 849 'getelementptr' 'temp_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 850 [1/1] (0.00ns)   --->   "%temp_6_V_addr_3 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_7" [cnn/src/dense.cpp:25]   --->   Operation 850 'getelementptr' 'temp_6_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 851 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch284 [
    i4 0, label %branch272
    i4 4, label %branch276
    i4 -8, label %branch280
  ]" [cnn/src/dense.cpp:25]   --->   Operation 851 'switch' <Predicate = true> <Delay = 1.30>
ST_121 : Operation 852 [2/2] (2.32ns)   --->   "%temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 852 'load' 'temp_2_V_load_2' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_121 : Operation 853 [2/2] (2.32ns)   --->   "%temp_14_V_load_2 = load i8* %temp_14_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 853 'load' 'temp_14_V_load_2' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_121 : Operation 854 [2/2] (2.32ns)   --->   "%temp_10_V_load_2 = load i8* %temp_10_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 854 'load' 'temp_10_V_load_2' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_121 : Operation 855 [2/2] (2.32ns)   --->   "%temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 855 'load' 'temp_6_V_load_2' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 122 <SV = 119> <Delay = 2.55>
ST_122 : Operation 856 [1/2] (2.32ns)   --->   "%temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 856 'load' 'temp_2_V_load_2' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_122 : Operation 857 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657" [cnn/src/dense.cpp:25]   --->   Operation 857 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_122 : Operation 858 [1/2] (2.32ns)   --->   "%temp_14_V_load_2 = load i8* %temp_14_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 858 'load' 'temp_14_V_load_2' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_122 : Operation 859 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657" [cnn/src/dense.cpp:25]   --->   Operation 859 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_122 : Operation 860 [1/2] (2.32ns)   --->   "%temp_10_V_load_2 = load i8* %temp_10_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 860 'load' 'temp_10_V_load_2' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_122 : Operation 861 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657" [cnn/src/dense.cpp:25]   --->   Operation 861 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_122 : Operation 862 [1/2] (2.32ns)   --->   "%temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 862 'load' 'temp_6_V_load_2' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_122 : Operation 863 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657" [cnn/src/dense.cpp:25]   --->   Operation 863 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_122 : Operation 864 [1/1] (2.55ns)   --->   "%add_ln1117_10 = add i33 %zext_ln1116_35, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 864 'add' 'add_ln1117_10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1117_10 = sext i33 %add_ln1117_10 to i64" [cnn/src/dense.cpp:25]   --->   Operation 865 'sext' 'sext_ln1117_10' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 866 [1/1] (0.00ns)   --->   "%fcBias_V_addr_12 = getelementptr i8* %input_V, i64 %sext_ln1117_10" [cnn/src/dense.cpp:25]   --->   Operation 866 'getelementptr' 'fcBias_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_9, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 867 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 123 <SV = 120> <Delay = 8.75>
ST_123 : Operation 868 [1/1] (0.00ns)   --->   "%phi_ln1116_10 = phi i8 [ %temp_10_V_load_2, %branch272 ], [ %temp_14_V_load_2, %branch276 ], [ %temp_2_V_load_2, %branch280 ], [ %temp_6_V_load_2, %branch284 ]" [cnn/src/dense.cpp:25]   --->   Operation 868 'phi' 'phi_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 869 [7/7] (8.75ns)   --->   "%fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 869 'readreq' 'fcBias_V_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 121> <Delay = 8.75>
ST_124 : Operation 870 [6/7] (8.75ns)   --->   "%fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 870 'readreq' 'fcBias_V_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 122> <Delay = 8.75>
ST_125 : Operation 871 [5/7] (8.75ns)   --->   "%fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 871 'readreq' 'fcBias_V_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 123> <Delay = 8.75>
ST_126 : Operation 872 [4/7] (8.75ns)   --->   "%fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 872 'readreq' 'fcBias_V_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 124> <Delay = 8.75>
ST_127 : Operation 873 [3/7] (8.75ns)   --->   "%fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 873 'readreq' 'fcBias_V_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 125> <Delay = 8.75>
ST_128 : Operation 874 [2/7] (8.75ns)   --->   "%fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 874 'readreq' 'fcBias_V_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 126> <Delay = 8.75>
ST_129 : Operation 875 [1/7] (8.75ns)   --->   "%fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 875 'readreq' 'fcBias_V_load_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 127> <Delay = 8.75>
ST_130 : Operation 876 [1/1] (8.75ns)   --->   "%fcBias_V_addr_12_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_12)" [cnn/src/dense.cpp:25]   --->   Operation 876 'read' 'fcBias_V_addr_12_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 128> <Delay = 6.38>
ST_131 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i8 %phi_ln1116_10 to i11" [cnn/src/dense.cpp:25]   --->   Operation 877 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i8 %fcBias_V_addr_12_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 878 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 879 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1192_10 = mul i11 %sext_ln1192_21, %sext_ln1192_20" [cnn/src/dense.cpp:25]   --->   Operation 879 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_9, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 880 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 881 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i11 %shl_ln728_s, %mul_ln1192_10" [cnn/src/dense.cpp:25]   --->   Operation 881 'add' 'add_ln1192_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 882 [1/1] (1.73ns)   --->   "%add_ln23_7 = add i10 %i1_0_0, 11" [cnn/src/dense.cpp:23]   --->   Operation 882 'add' 'add_ln23_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i10 %add_ln23_7 to i13" [cnn/src/dense.cpp:23]   --->   Operation 883 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 884 [1/1] (1.67ns)   --->   "%add_ln25_11 = add i13 %zext_ln23_10, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 884 'add' 'add_ln25_11' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln1116_36 = zext i13 %add_ln25_11 to i33" [cnn/src/dense.cpp:25]   --->   Operation 885 'zext' 'zext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 886 [1/1] (0.00ns)   --->   "%lshr_ln1116_8 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_7, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 886 'partselect' 'lshr_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i6 %lshr_ln1116_8 to i64" [cnn/src/dense.cpp:25]   --->   Operation 887 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 888 [1/1] (0.00ns)   --->   "%temp_11_V_addr_3 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_8" [cnn/src/dense.cpp:25]   --->   Operation 888 'getelementptr' 'temp_11_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 889 [1/1] (0.00ns)   --->   "%temp_15_V_addr_3 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_8" [cnn/src/dense.cpp:25]   --->   Operation 889 'getelementptr' 'temp_15_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 890 [1/1] (0.00ns)   --->   "%temp_3_V_addr_3 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_8" [cnn/src/dense.cpp:25]   --->   Operation 890 'getelementptr' 'temp_3_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 891 [1/1] (0.00ns)   --->   "%temp_7_V_addr_3 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_8" [cnn/src/dense.cpp:25]   --->   Operation 891 'getelementptr' 'temp_7_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 892 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch268 [
    i4 0, label %branch256
    i4 4, label %branch260
    i4 -8, label %branch264
  ]" [cnn/src/dense.cpp:25]   --->   Operation 892 'switch' <Predicate = true> <Delay = 1.30>
ST_131 : Operation 893 [2/2] (2.32ns)   --->   "%temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 893 'load' 'temp_3_V_load_2' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_131 : Operation 894 [2/2] (2.32ns)   --->   "%temp_15_V_load_2 = load i8* %temp_15_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 894 'load' 'temp_15_V_load_2' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_131 : Operation 895 [2/2] (2.32ns)   --->   "%temp_11_V_load_2 = load i8* %temp_11_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 895 'load' 'temp_11_V_load_2' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_131 : Operation 896 [2/2] (2.32ns)   --->   "%temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 896 'load' 'temp_7_V_load_2' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 132 <SV = 129> <Delay = 2.55>
ST_132 : Operation 897 [1/2] (2.32ns)   --->   "%temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 897 'load' 'temp_3_V_load_2' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_132 : Operation 898 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620" [cnn/src/dense.cpp:25]   --->   Operation 898 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_132 : Operation 899 [1/2] (2.32ns)   --->   "%temp_15_V_load_2 = load i8* %temp_15_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 899 'load' 'temp_15_V_load_2' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_132 : Operation 900 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620" [cnn/src/dense.cpp:25]   --->   Operation 900 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_132 : Operation 901 [1/2] (2.32ns)   --->   "%temp_11_V_load_2 = load i8* %temp_11_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 901 'load' 'temp_11_V_load_2' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_132 : Operation 902 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620" [cnn/src/dense.cpp:25]   --->   Operation 902 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_132 : Operation 903 [1/2] (2.32ns)   --->   "%temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1" [cnn/src/dense.cpp:25]   --->   Operation 903 'load' 'temp_7_V_load_2' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_132 : Operation 904 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620" [cnn/src/dense.cpp:25]   --->   Operation 904 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_132 : Operation 905 [1/1] (2.55ns)   --->   "%add_ln1117_11 = add i33 %zext_ln1116_36, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 905 'add' 'add_ln1117_11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln1117_11 = sext i33 %add_ln1117_11 to i64" [cnn/src/dense.cpp:25]   --->   Operation 906 'sext' 'sext_ln1117_11' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 907 [1/1] (0.00ns)   --->   "%fcBias_V_addr_13 = getelementptr i8* %input_V, i64 %sext_ln1117_11" [cnn/src/dense.cpp:25]   --->   Operation 907 'getelementptr' 'fcBias_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_10, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 908 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 133 <SV = 130> <Delay = 8.75>
ST_133 : Operation 909 [1/1] (0.00ns)   --->   "%phi_ln1116_11 = phi i8 [ %temp_11_V_load_2, %branch256 ], [ %temp_15_V_load_2, %branch260 ], [ %temp_3_V_load_2, %branch264 ], [ %temp_7_V_load_2, %branch268 ]" [cnn/src/dense.cpp:25]   --->   Operation 909 'phi' 'phi_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 910 [7/7] (8.75ns)   --->   "%fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 910 'readreq' 'fcBias_V_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 131> <Delay = 8.75>
ST_134 : Operation 911 [6/7] (8.75ns)   --->   "%fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 911 'readreq' 'fcBias_V_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 132> <Delay = 8.75>
ST_135 : Operation 912 [5/7] (8.75ns)   --->   "%fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 912 'readreq' 'fcBias_V_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 133> <Delay = 8.75>
ST_136 : Operation 913 [4/7] (8.75ns)   --->   "%fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 913 'readreq' 'fcBias_V_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 134> <Delay = 8.75>
ST_137 : Operation 914 [3/7] (8.75ns)   --->   "%fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 914 'readreq' 'fcBias_V_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 135> <Delay = 8.75>
ST_138 : Operation 915 [2/7] (8.75ns)   --->   "%fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 915 'readreq' 'fcBias_V_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 136> <Delay = 8.75>
ST_139 : Operation 916 [1/7] (8.75ns)   --->   "%fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 916 'readreq' 'fcBias_V_load_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 137> <Delay = 8.75>
ST_140 : Operation 917 [1/1] (8.75ns)   --->   "%fcBias_V_addr_13_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_13)" [cnn/src/dense.cpp:25]   --->   Operation 917 'read' 'fcBias_V_addr_13_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 138> <Delay = 6.38>
ST_141 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i8 %phi_ln1116_11 to i11" [cnn/src/dense.cpp:25]   --->   Operation 918 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i8 %fcBias_V_addr_13_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 919 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 920 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1192_11 = mul i11 %sext_ln1192_23, %sext_ln1192_22" [cnn/src/dense.cpp:25]   --->   Operation 920 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 921 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_s, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 921 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 922 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i11 %shl_ln728_10, %mul_ln1192_11" [cnn/src/dense.cpp:25]   --->   Operation 922 'add' 'add_ln1192_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 923 [1/1] (1.73ns)   --->   "%add_ln23_8 = add i10 %i1_0_0, 12" [cnn/src/dense.cpp:23]   --->   Operation 923 'add' 'add_ln23_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i10 %add_ln23_8 to i13" [cnn/src/dense.cpp:23]   --->   Operation 924 'zext' 'zext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 925 [1/1] (1.67ns)   --->   "%add_ln25_12 = add i13 %zext_ln23_11, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 925 'add' 'add_ln25_12' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln1116_37 = zext i13 %add_ln25_12 to i33" [cnn/src/dense.cpp:25]   --->   Operation 926 'zext' 'zext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 927 [1/1] (0.00ns)   --->   "%lshr_ln1116_9 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_8, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 927 'partselect' 'lshr_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i6 %lshr_ln1116_9 to i64" [cnn/src/dense.cpp:25]   --->   Operation 928 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 929 [1/1] (0.00ns)   --->   "%temp_12_V_addr_4 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_9" [cnn/src/dense.cpp:25]   --->   Operation 929 'getelementptr' 'temp_12_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 930 [1/1] (0.00ns)   --->   "%temp_0_V_addr_4 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_9" [cnn/src/dense.cpp:25]   --->   Operation 930 'getelementptr' 'temp_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 931 [1/1] (0.00ns)   --->   "%temp_4_V_addr_4 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_9" [cnn/src/dense.cpp:25]   --->   Operation 931 'getelementptr' 'temp_4_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 932 [1/1] (0.00ns)   --->   "%temp_8_V_addr_4 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_9" [cnn/src/dense.cpp:25]   --->   Operation 932 'getelementptr' 'temp_8_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 933 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch252 [
    i4 0, label %branch240
    i4 4, label %branch244
    i4 -8, label %branch248
  ]" [cnn/src/dense.cpp:25]   --->   Operation 933 'switch' <Predicate = true> <Delay = 1.30>
ST_141 : Operation 934 [2/2] (2.32ns)   --->   "%temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 934 'load' 'temp_4_V_load_3' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_141 : Operation 935 [2/2] (2.32ns)   --->   "%temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 935 'load' 'temp_0_V_load_3' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_141 : Operation 936 [2/2] (2.32ns)   --->   "%temp_12_V_load_3 = load i8* %temp_12_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 936 'load' 'temp_12_V_load_3' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_141 : Operation 937 [2/2] (2.32ns)   --->   "%temp_8_V_load_3 = load i8* %temp_8_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 937 'load' 'temp_8_V_load_3' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 142 <SV = 139> <Delay = 2.55>
ST_142 : Operation 938 [1/2] (2.32ns)   --->   "%temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 938 'load' 'temp_4_V_load_3' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_142 : Operation 939 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583" [cnn/src/dense.cpp:25]   --->   Operation 939 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_142 : Operation 940 [1/2] (2.32ns)   --->   "%temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 940 'load' 'temp_0_V_load_3' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_142 : Operation 941 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583" [cnn/src/dense.cpp:25]   --->   Operation 941 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_142 : Operation 942 [1/2] (2.32ns)   --->   "%temp_12_V_load_3 = load i8* %temp_12_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 942 'load' 'temp_12_V_load_3' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_142 : Operation 943 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583" [cnn/src/dense.cpp:25]   --->   Operation 943 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_142 : Operation 944 [1/2] (2.32ns)   --->   "%temp_8_V_load_3 = load i8* %temp_8_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 944 'load' 'temp_8_V_load_3' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_142 : Operation 945 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583" [cnn/src/dense.cpp:25]   --->   Operation 945 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_142 : Operation 946 [1/1] (2.55ns)   --->   "%add_ln1117_12 = add i33 %zext_ln1116_37, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 946 'add' 'add_ln1117_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln1117_12 = sext i33 %add_ln1117_12 to i64" [cnn/src/dense.cpp:25]   --->   Operation 947 'sext' 'sext_ln1117_12' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 948 [1/1] (0.00ns)   --->   "%fcBias_V_addr_14 = getelementptr i8* %input_V, i64 %sext_ln1117_12" [cnn/src/dense.cpp:25]   --->   Operation 948 'getelementptr' 'fcBias_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_11, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 949 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 143 <SV = 140> <Delay = 8.75>
ST_143 : Operation 950 [1/1] (0.00ns)   --->   "%phi_ln1116_12 = phi i8 [ %temp_12_V_load_3, %branch240 ], [ %temp_0_V_load_3, %branch244 ], [ %temp_4_V_load_3, %branch248 ], [ %temp_8_V_load_3, %branch252 ]" [cnn/src/dense.cpp:25]   --->   Operation 950 'phi' 'phi_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 951 [7/7] (8.75ns)   --->   "%fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 951 'readreq' 'fcBias_V_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 141> <Delay = 8.75>
ST_144 : Operation 952 [6/7] (8.75ns)   --->   "%fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 952 'readreq' 'fcBias_V_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 142> <Delay = 8.75>
ST_145 : Operation 953 [5/7] (8.75ns)   --->   "%fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 953 'readreq' 'fcBias_V_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 143> <Delay = 8.75>
ST_146 : Operation 954 [4/7] (8.75ns)   --->   "%fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 954 'readreq' 'fcBias_V_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 144> <Delay = 8.75>
ST_147 : Operation 955 [3/7] (8.75ns)   --->   "%fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 955 'readreq' 'fcBias_V_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 145> <Delay = 8.75>
ST_148 : Operation 956 [2/7] (8.75ns)   --->   "%fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 956 'readreq' 'fcBias_V_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 146> <Delay = 8.75>
ST_149 : Operation 957 [1/7] (8.75ns)   --->   "%fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 957 'readreq' 'fcBias_V_load_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 147> <Delay = 8.75>
ST_150 : Operation 958 [1/1] (8.75ns)   --->   "%fcBias_V_addr_14_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_14)" [cnn/src/dense.cpp:25]   --->   Operation 958 'read' 'fcBias_V_addr_14_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 148> <Delay = 6.38>
ST_151 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i8 %phi_ln1116_12 to i11" [cnn/src/dense.cpp:25]   --->   Operation 959 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i8 %fcBias_V_addr_14_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 960 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 961 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1192_12 = mul i11 %sext_ln1192_25, %sext_ln1192_24" [cnn/src/dense.cpp:25]   --->   Operation 961 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 962 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_10, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 962 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 963 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i11 %shl_ln728_11, %mul_ln1192_12" [cnn/src/dense.cpp:25]   --->   Operation 963 'add' 'add_ln1192_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 964 [1/1] (1.73ns)   --->   "%add_ln23_9 = add i10 %i1_0_0, 13" [cnn/src/dense.cpp:23]   --->   Operation 964 'add' 'add_ln23_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i10 %add_ln23_9 to i13" [cnn/src/dense.cpp:23]   --->   Operation 965 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 966 [1/1] (1.67ns)   --->   "%add_ln25_13 = add i13 %zext_ln23_12, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 966 'add' 'add_ln25_13' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln1116_38 = zext i13 %add_ln25_13 to i33" [cnn/src/dense.cpp:25]   --->   Operation 967 'zext' 'zext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 968 [1/1] (0.00ns)   --->   "%lshr_ln1116_s = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_9, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 968 'partselect' 'lshr_ln1116_s' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i6 %lshr_ln1116_s to i64" [cnn/src/dense.cpp:25]   --->   Operation 969 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 970 [1/1] (0.00ns)   --->   "%temp_13_V_addr_4 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_10" [cnn/src/dense.cpp:25]   --->   Operation 970 'getelementptr' 'temp_13_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 971 [1/1] (0.00ns)   --->   "%temp_1_V_addr_4 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_10" [cnn/src/dense.cpp:25]   --->   Operation 971 'getelementptr' 'temp_1_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 972 [1/1] (0.00ns)   --->   "%temp_5_V_addr_4 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_10" [cnn/src/dense.cpp:25]   --->   Operation 972 'getelementptr' 'temp_5_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 973 [1/1] (0.00ns)   --->   "%temp_9_V_addr_4 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_10" [cnn/src/dense.cpp:25]   --->   Operation 973 'getelementptr' 'temp_9_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 974 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch236 [
    i4 0, label %branch224
    i4 4, label %branch228
    i4 -8, label %branch232
  ]" [cnn/src/dense.cpp:25]   --->   Operation 974 'switch' <Predicate = true> <Delay = 1.30>
ST_151 : Operation 975 [2/2] (2.32ns)   --->   "%temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 975 'load' 'temp_5_V_load_3' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_151 : Operation 976 [2/2] (2.32ns)   --->   "%temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 976 'load' 'temp_1_V_load_3' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_151 : Operation 977 [2/2] (2.32ns)   --->   "%temp_13_V_load_3 = load i8* %temp_13_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 977 'load' 'temp_13_V_load_3' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_151 : Operation 978 [2/2] (2.32ns)   --->   "%temp_9_V_load_3 = load i8* %temp_9_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 978 'load' 'temp_9_V_load_3' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 152 <SV = 149> <Delay = 2.55>
ST_152 : Operation 979 [1/2] (2.32ns)   --->   "%temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 979 'load' 'temp_5_V_load_3' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_152 : Operation 980 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546" [cnn/src/dense.cpp:25]   --->   Operation 980 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_152 : Operation 981 [1/2] (2.32ns)   --->   "%temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 981 'load' 'temp_1_V_load_3' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_152 : Operation 982 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546" [cnn/src/dense.cpp:25]   --->   Operation 982 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_152 : Operation 983 [1/2] (2.32ns)   --->   "%temp_13_V_load_3 = load i8* %temp_13_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 983 'load' 'temp_13_V_load_3' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_152 : Operation 984 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546" [cnn/src/dense.cpp:25]   --->   Operation 984 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_152 : Operation 985 [1/2] (2.32ns)   --->   "%temp_9_V_load_3 = load i8* %temp_9_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 985 'load' 'temp_9_V_load_3' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_152 : Operation 986 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546" [cnn/src/dense.cpp:25]   --->   Operation 986 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_152 : Operation 987 [1/1] (2.55ns)   --->   "%add_ln1117_13 = add i33 %zext_ln1116_38, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 987 'add' 'add_ln1117_13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1117_13 = sext i33 %add_ln1117_13 to i64" [cnn/src/dense.cpp:25]   --->   Operation 988 'sext' 'sext_ln1117_13' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 989 [1/1] (0.00ns)   --->   "%fcBias_V_addr_15 = getelementptr i8* %input_V, i64 %sext_ln1117_13" [cnn/src/dense.cpp:25]   --->   Operation 989 'getelementptr' 'fcBias_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_12, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 990 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 153 <SV = 150> <Delay = 8.75>
ST_153 : Operation 991 [1/1] (0.00ns)   --->   "%phi_ln1116_13 = phi i8 [ %temp_13_V_load_3, %branch224 ], [ %temp_1_V_load_3, %branch228 ], [ %temp_5_V_load_3, %branch232 ], [ %temp_9_V_load_3, %branch236 ]" [cnn/src/dense.cpp:25]   --->   Operation 991 'phi' 'phi_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 992 [7/7] (8.75ns)   --->   "%fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 992 'readreq' 'fcBias_V_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 151> <Delay = 8.75>
ST_154 : Operation 993 [6/7] (8.75ns)   --->   "%fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 993 'readreq' 'fcBias_V_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 152> <Delay = 8.75>
ST_155 : Operation 994 [5/7] (8.75ns)   --->   "%fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 994 'readreq' 'fcBias_V_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 153> <Delay = 8.75>
ST_156 : Operation 995 [4/7] (8.75ns)   --->   "%fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 995 'readreq' 'fcBias_V_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 154> <Delay = 8.75>
ST_157 : Operation 996 [3/7] (8.75ns)   --->   "%fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 996 'readreq' 'fcBias_V_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 155> <Delay = 8.75>
ST_158 : Operation 997 [2/7] (8.75ns)   --->   "%fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 997 'readreq' 'fcBias_V_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 156> <Delay = 8.75>
ST_159 : Operation 998 [1/7] (8.75ns)   --->   "%fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 998 'readreq' 'fcBias_V_load_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 157> <Delay = 8.75>
ST_160 : Operation 999 [1/1] (8.75ns)   --->   "%fcBias_V_addr_15_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_15)" [cnn/src/dense.cpp:25]   --->   Operation 999 'read' 'fcBias_V_addr_15_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 158> <Delay = 6.38>
ST_161 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i8 %phi_ln1116_13 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1000 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i8 %fcBias_V_addr_15_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1001 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1002 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1192_13 = mul i11 %sext_ln1192_27, %sext_ln1192_26" [cnn/src/dense.cpp:25]   --->   Operation 1002 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1003 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_11, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1003 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1004 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i11 %shl_ln728_12, %mul_ln1192_13" [cnn/src/dense.cpp:25]   --->   Operation 1004 'add' 'add_ln1192_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1005 [1/1] (1.73ns)   --->   "%add_ln23_10 = add i10 %i1_0_0, 14" [cnn/src/dense.cpp:23]   --->   Operation 1005 'add' 'add_ln23_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i10 %add_ln23_10 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1006 'zext' 'zext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1007 [1/1] (1.67ns)   --->   "%add_ln25_14 = add i13 %zext_ln23_13, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1007 'add' 'add_ln25_14' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln1116_39 = zext i13 %add_ln25_14 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1008 'zext' 'zext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1009 [1/1] (0.00ns)   --->   "%lshr_ln1116_10 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_10, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1009 'partselect' 'lshr_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i6 %lshr_ln1116_10 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1010 'zext' 'zext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1011 [1/1] (0.00ns)   --->   "%temp_14_V_addr_4 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_11" [cnn/src/dense.cpp:25]   --->   Operation 1011 'getelementptr' 'temp_14_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1012 [1/1] (0.00ns)   --->   "%temp_2_V_addr_4 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_11" [cnn/src/dense.cpp:25]   --->   Operation 1012 'getelementptr' 'temp_2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1013 [1/1] (0.00ns)   --->   "%temp_6_V_addr_4 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_11" [cnn/src/dense.cpp:25]   --->   Operation 1013 'getelementptr' 'temp_6_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1014 [1/1] (0.00ns)   --->   "%temp_10_V_addr_4 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_11" [cnn/src/dense.cpp:25]   --->   Operation 1014 'getelementptr' 'temp_10_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1015 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch220 [
    i4 0, label %branch208
    i4 4, label %branch212
    i4 -8, label %branch216
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1015 'switch' <Predicate = true> <Delay = 1.30>
ST_161 : Operation 1016 [2/2] (2.32ns)   --->   "%temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1016 'load' 'temp_6_V_load_3' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_161 : Operation 1017 [2/2] (2.32ns)   --->   "%temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1017 'load' 'temp_2_V_load_3' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_161 : Operation 1018 [2/2] (2.32ns)   --->   "%temp_14_V_load_3 = load i8* %temp_14_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1018 'load' 'temp_14_V_load_3' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_161 : Operation 1019 [2/2] (2.32ns)   --->   "%temp_10_V_load_3 = load i8* %temp_10_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1019 'load' 'temp_10_V_load_3' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 162 <SV = 159> <Delay = 2.55>
ST_162 : Operation 1020 [1/2] (2.32ns)   --->   "%temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1020 'load' 'temp_6_V_load_3' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_162 : Operation 1021 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509" [cnn/src/dense.cpp:25]   --->   Operation 1021 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_162 : Operation 1022 [1/2] (2.32ns)   --->   "%temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1022 'load' 'temp_2_V_load_3' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_162 : Operation 1023 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509" [cnn/src/dense.cpp:25]   --->   Operation 1023 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_162 : Operation 1024 [1/2] (2.32ns)   --->   "%temp_14_V_load_3 = load i8* %temp_14_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1024 'load' 'temp_14_V_load_3' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_162 : Operation 1025 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509" [cnn/src/dense.cpp:25]   --->   Operation 1025 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_162 : Operation 1026 [1/2] (2.32ns)   --->   "%temp_10_V_load_3 = load i8* %temp_10_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1026 'load' 'temp_10_V_load_3' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_162 : Operation 1027 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509" [cnn/src/dense.cpp:25]   --->   Operation 1027 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_162 : Operation 1028 [1/1] (2.55ns)   --->   "%add_ln1117_14 = add i33 %zext_ln1116_39, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1028 'add' 'add_ln1117_14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1117_14 = sext i33 %add_ln1117_14 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1029 'sext' 'sext_ln1117_14' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1030 [1/1] (0.00ns)   --->   "%fcBias_V_addr_16 = getelementptr i8* %input_V, i64 %sext_ln1117_14" [cnn/src/dense.cpp:25]   --->   Operation 1030 'getelementptr' 'fcBias_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_13, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1031 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 163 <SV = 160> <Delay = 8.75>
ST_163 : Operation 1032 [1/1] (0.00ns)   --->   "%phi_ln1116_14 = phi i8 [ %temp_14_V_load_3, %branch208 ], [ %temp_2_V_load_3, %branch212 ], [ %temp_6_V_load_3, %branch216 ], [ %temp_10_V_load_3, %branch220 ]" [cnn/src/dense.cpp:25]   --->   Operation 1032 'phi' 'phi_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1033 [7/7] (8.75ns)   --->   "%fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1033 'readreq' 'fcBias_V_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 161> <Delay = 8.75>
ST_164 : Operation 1034 [6/7] (8.75ns)   --->   "%fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1034 'readreq' 'fcBias_V_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 162> <Delay = 8.75>
ST_165 : Operation 1035 [5/7] (8.75ns)   --->   "%fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1035 'readreq' 'fcBias_V_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 163> <Delay = 8.75>
ST_166 : Operation 1036 [4/7] (8.75ns)   --->   "%fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1036 'readreq' 'fcBias_V_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 164> <Delay = 8.75>
ST_167 : Operation 1037 [3/7] (8.75ns)   --->   "%fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1037 'readreq' 'fcBias_V_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 165> <Delay = 8.75>
ST_168 : Operation 1038 [2/7] (8.75ns)   --->   "%fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1038 'readreq' 'fcBias_V_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 166> <Delay = 8.75>
ST_169 : Operation 1039 [1/7] (8.75ns)   --->   "%fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1039 'readreq' 'fcBias_V_load_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 167> <Delay = 8.75>
ST_170 : Operation 1040 [1/1] (8.75ns)   --->   "%fcBias_V_addr_16_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_16)" [cnn/src/dense.cpp:25]   --->   Operation 1040 'read' 'fcBias_V_addr_16_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 168> <Delay = 6.38>
ST_171 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i8 %phi_ln1116_14 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1041 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i8 %fcBias_V_addr_16_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1042 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1043 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1192_14 = mul i11 %sext_ln1192_29, %sext_ln1192_28" [cnn/src/dense.cpp:25]   --->   Operation 1043 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 1044 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_12, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1044 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1045 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i11 %shl_ln728_13, %mul_ln1192_14" [cnn/src/dense.cpp:25]   --->   Operation 1045 'add' 'add_ln1192_14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 1046 [1/1] (1.73ns)   --->   "%add_ln23_11 = add i10 %i1_0_0, 15" [cnn/src/dense.cpp:23]   --->   Operation 1046 'add' 'add_ln23_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i10 %add_ln23_11 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1047 'zext' 'zext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1048 [1/1] (1.67ns)   --->   "%add_ln25_15 = add i13 %zext_ln23_14, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1048 'add' 'add_ln25_15' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln1116_40 = zext i13 %add_ln25_15 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1049 'zext' 'zext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1050 [1/1] (0.00ns)   --->   "%lshr_ln1116_11 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_11, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1050 'partselect' 'lshr_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i6 %lshr_ln1116_11 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1051 'zext' 'zext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1052 [1/1] (0.00ns)   --->   "%temp_15_V_addr_4 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_12" [cnn/src/dense.cpp:25]   --->   Operation 1052 'getelementptr' 'temp_15_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1053 [1/1] (0.00ns)   --->   "%temp_3_V_addr_4 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_12" [cnn/src/dense.cpp:25]   --->   Operation 1053 'getelementptr' 'temp_3_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1054 [1/1] (0.00ns)   --->   "%temp_7_V_addr_4 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_12" [cnn/src/dense.cpp:25]   --->   Operation 1054 'getelementptr' 'temp_7_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1055 [1/1] (0.00ns)   --->   "%temp_11_V_addr_4 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_12" [cnn/src/dense.cpp:25]   --->   Operation 1055 'getelementptr' 'temp_11_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1056 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch204 [
    i4 0, label %branch192
    i4 4, label %branch196
    i4 -8, label %branch200
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1056 'switch' <Predicate = true> <Delay = 1.30>
ST_171 : Operation 1057 [2/2] (2.32ns)   --->   "%temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1057 'load' 'temp_7_V_load_3' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_171 : Operation 1058 [2/2] (2.32ns)   --->   "%temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1058 'load' 'temp_3_V_load_3' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_171 : Operation 1059 [2/2] (2.32ns)   --->   "%temp_15_V_load_3 = load i8* %temp_15_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1059 'load' 'temp_15_V_load_3' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_171 : Operation 1060 [2/2] (2.32ns)   --->   "%temp_11_V_load_3 = load i8* %temp_11_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1060 'load' 'temp_11_V_load_3' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 172 <SV = 169> <Delay = 2.55>
ST_172 : Operation 1061 [1/2] (2.32ns)   --->   "%temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1061 'load' 'temp_7_V_load_3' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_172 : Operation 1062 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472" [cnn/src/dense.cpp:25]   --->   Operation 1062 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_172 : Operation 1063 [1/2] (2.32ns)   --->   "%temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1063 'load' 'temp_3_V_load_3' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_172 : Operation 1064 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472" [cnn/src/dense.cpp:25]   --->   Operation 1064 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_172 : Operation 1065 [1/2] (2.32ns)   --->   "%temp_15_V_load_3 = load i8* %temp_15_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1065 'load' 'temp_15_V_load_3' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_172 : Operation 1066 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472" [cnn/src/dense.cpp:25]   --->   Operation 1066 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_172 : Operation 1067 [1/2] (2.32ns)   --->   "%temp_11_V_load_3 = load i8* %temp_11_V_addr_4, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1067 'load' 'temp_11_V_load_3' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_172 : Operation 1068 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472" [cnn/src/dense.cpp:25]   --->   Operation 1068 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_172 : Operation 1069 [1/1] (2.55ns)   --->   "%add_ln1117_15 = add i33 %zext_ln1116_40, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1069 'add' 'add_ln1117_15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln1117_15 = sext i33 %add_ln1117_15 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1070 'sext' 'sext_ln1117_15' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1071 [1/1] (0.00ns)   --->   "%fcBias_V_addr_17 = getelementptr i8* %input_V, i64 %sext_ln1117_15" [cnn/src/dense.cpp:25]   --->   Operation 1071 'getelementptr' 'fcBias_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_14, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1072 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 173 <SV = 170> <Delay = 8.75>
ST_173 : Operation 1073 [1/1] (0.00ns)   --->   "%phi_ln1116_15 = phi i8 [ %temp_15_V_load_3, %branch192 ], [ %temp_3_V_load_3, %branch196 ], [ %temp_7_V_load_3, %branch200 ], [ %temp_11_V_load_3, %branch204 ]" [cnn/src/dense.cpp:25]   --->   Operation 1073 'phi' 'phi_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1074 [7/7] (8.75ns)   --->   "%fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1074 'readreq' 'fcBias_V_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 171> <Delay = 8.75>
ST_174 : Operation 1075 [6/7] (8.75ns)   --->   "%fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1075 'readreq' 'fcBias_V_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 172> <Delay = 8.75>
ST_175 : Operation 1076 [5/7] (8.75ns)   --->   "%fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1076 'readreq' 'fcBias_V_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 173> <Delay = 8.75>
ST_176 : Operation 1077 [4/7] (8.75ns)   --->   "%fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1077 'readreq' 'fcBias_V_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 174> <Delay = 8.75>
ST_177 : Operation 1078 [3/7] (8.75ns)   --->   "%fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1078 'readreq' 'fcBias_V_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 175> <Delay = 8.75>
ST_178 : Operation 1079 [2/7] (8.75ns)   --->   "%fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1079 'readreq' 'fcBias_V_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 176> <Delay = 8.75>
ST_179 : Operation 1080 [1/7] (8.75ns)   --->   "%fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1080 'readreq' 'fcBias_V_load_17_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 177> <Delay = 8.75>
ST_180 : Operation 1081 [1/1] (8.75ns)   --->   "%fcBias_V_addr_17_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_17)" [cnn/src/dense.cpp:25]   --->   Operation 1081 'read' 'fcBias_V_addr_17_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 178> <Delay = 6.38>
ST_181 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i8 %phi_ln1116_15 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1082 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i8 %fcBias_V_addr_17_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1083 'sext' 'sext_ln1192_31' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1084 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1192_15 = mul i11 %sext_ln1192_31, %sext_ln1192_30" [cnn/src/dense.cpp:25]   --->   Operation 1084 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_13, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1085 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1086 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i11 %shl_ln728_14, %mul_ln1192_15" [cnn/src/dense.cpp:25]   --->   Operation 1086 'add' 'add_ln1192_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 1087 [1/1] (1.73ns)   --->   "%add_ln23_12 = add i10 %i1_0_0, 16" [cnn/src/dense.cpp:23]   --->   Operation 1087 'add' 'add_ln23_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i10 %add_ln23_12 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1088 'zext' 'zext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1089 [1/1] (1.67ns)   --->   "%add_ln25_16 = add i13 %zext_ln23_15, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1089 'add' 'add_ln25_16' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln1116_41 = zext i13 %add_ln25_16 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1090 'zext' 'zext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1091 [1/1] (0.00ns)   --->   "%lshr_ln1116_12 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_12, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1091 'partselect' 'lshr_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i6 %lshr_ln1116_12 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1092 'zext' 'zext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1093 [1/1] (0.00ns)   --->   "%temp_0_V_addr_5 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_13" [cnn/src/dense.cpp:25]   --->   Operation 1093 'getelementptr' 'temp_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1094 [1/1] (0.00ns)   --->   "%temp_4_V_addr_5 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_13" [cnn/src/dense.cpp:25]   --->   Operation 1094 'getelementptr' 'temp_4_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1095 [1/1] (0.00ns)   --->   "%temp_8_V_addr_5 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_13" [cnn/src/dense.cpp:25]   --->   Operation 1095 'getelementptr' 'temp_8_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1096 [1/1] (0.00ns)   --->   "%temp_12_V_addr_5 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_13" [cnn/src/dense.cpp:25]   --->   Operation 1096 'getelementptr' 'temp_12_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1097 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch188 [
    i4 0, label %branch176
    i4 4, label %branch180
    i4 -8, label %branch184
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1097 'switch' <Predicate = true> <Delay = 1.30>
ST_181 : Operation 1098 [2/2] (2.32ns)   --->   "%temp_8_V_load_4 = load i8* %temp_8_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1098 'load' 'temp_8_V_load_4' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_181 : Operation 1099 [2/2] (2.32ns)   --->   "%temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1099 'load' 'temp_4_V_load_4' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_181 : Operation 1100 [2/2] (2.32ns)   --->   "%temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1100 'load' 'temp_0_V_load_4' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_181 : Operation 1101 [2/2] (2.32ns)   --->   "%temp_12_V_load_4 = load i8* %temp_12_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1101 'load' 'temp_12_V_load_4' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 182 <SV = 179> <Delay = 2.55>
ST_182 : Operation 1102 [1/2] (2.32ns)   --->   "%temp_8_V_load_4 = load i8* %temp_8_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1102 'load' 'temp_8_V_load_4' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_182 : Operation 1103 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435" [cnn/src/dense.cpp:25]   --->   Operation 1103 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_182 : Operation 1104 [1/2] (2.32ns)   --->   "%temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1104 'load' 'temp_4_V_load_4' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_182 : Operation 1105 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435" [cnn/src/dense.cpp:25]   --->   Operation 1105 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_182 : Operation 1106 [1/2] (2.32ns)   --->   "%temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1106 'load' 'temp_0_V_load_4' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_182 : Operation 1107 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435" [cnn/src/dense.cpp:25]   --->   Operation 1107 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_182 : Operation 1108 [1/2] (2.32ns)   --->   "%temp_12_V_load_4 = load i8* %temp_12_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1108 'load' 'temp_12_V_load_4' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_182 : Operation 1109 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435" [cnn/src/dense.cpp:25]   --->   Operation 1109 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_182 : Operation 1110 [1/1] (2.55ns)   --->   "%add_ln1117_16 = add i33 %zext_ln1116_41, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1110 'add' 'add_ln1117_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln1117_16 = sext i33 %add_ln1117_16 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1111 'sext' 'sext_ln1117_16' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1112 [1/1] (0.00ns)   --->   "%fcBias_V_addr_18 = getelementptr i8* %input_V, i64 %sext_ln1117_16" [cnn/src/dense.cpp:25]   --->   Operation 1112 'getelementptr' 'fcBias_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_15, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1113 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 183 <SV = 180> <Delay = 8.75>
ST_183 : Operation 1114 [1/1] (0.00ns)   --->   "%phi_ln1116_16 = phi i8 [ %temp_0_V_load_4, %branch176 ], [ %temp_4_V_load_4, %branch180 ], [ %temp_8_V_load_4, %branch184 ], [ %temp_12_V_load_4, %branch188 ]" [cnn/src/dense.cpp:25]   --->   Operation 1114 'phi' 'phi_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1115 [7/7] (8.75ns)   --->   "%fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1115 'readreq' 'fcBias_V_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 181> <Delay = 8.75>
ST_184 : Operation 1116 [6/7] (8.75ns)   --->   "%fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1116 'readreq' 'fcBias_V_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 182> <Delay = 8.75>
ST_185 : Operation 1117 [5/7] (8.75ns)   --->   "%fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1117 'readreq' 'fcBias_V_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 183> <Delay = 8.75>
ST_186 : Operation 1118 [4/7] (8.75ns)   --->   "%fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1118 'readreq' 'fcBias_V_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 184> <Delay = 8.75>
ST_187 : Operation 1119 [3/7] (8.75ns)   --->   "%fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1119 'readreq' 'fcBias_V_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 185> <Delay = 8.75>
ST_188 : Operation 1120 [2/7] (8.75ns)   --->   "%fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1120 'readreq' 'fcBias_V_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 186> <Delay = 8.75>
ST_189 : Operation 1121 [1/7] (8.75ns)   --->   "%fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1121 'readreq' 'fcBias_V_load_18_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 187> <Delay = 8.75>
ST_190 : Operation 1122 [1/1] (8.75ns)   --->   "%fcBias_V_addr_18_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_18)" [cnn/src/dense.cpp:25]   --->   Operation 1122 'read' 'fcBias_V_addr_18_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 188> <Delay = 6.38>
ST_191 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i8 %phi_ln1116_16 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1123 'sext' 'sext_ln1192_32' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i8 %fcBias_V_addr_18_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1124 'sext' 'sext_ln1192_33' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1125 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1192_16 = mul i11 %sext_ln1192_33, %sext_ln1192_32" [cnn/src/dense.cpp:25]   --->   Operation 1125 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 1126 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_14, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1126 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1127 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i11 %shl_ln728_15, %mul_ln1192_16" [cnn/src/dense.cpp:25]   --->   Operation 1127 'add' 'add_ln1192_16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 1128 [1/1] (1.73ns)   --->   "%add_ln23_13 = add i10 %i1_0_0, 17" [cnn/src/dense.cpp:23]   --->   Operation 1128 'add' 'add_ln23_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i10 %add_ln23_13 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1129 'zext' 'zext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1130 [1/1] (1.67ns)   --->   "%add_ln25_17 = add i13 %zext_ln23_16, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1130 'add' 'add_ln25_17' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln1116_42 = zext i13 %add_ln25_17 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1131 'zext' 'zext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1132 [1/1] (0.00ns)   --->   "%lshr_ln1116_13 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_13, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1132 'partselect' 'lshr_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln1116_14 = zext i6 %lshr_ln1116_13 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1133 'zext' 'zext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1134 [1/1] (0.00ns)   --->   "%temp_1_V_addr_5 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_14" [cnn/src/dense.cpp:25]   --->   Operation 1134 'getelementptr' 'temp_1_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1135 [1/1] (0.00ns)   --->   "%temp_5_V_addr_5 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_14" [cnn/src/dense.cpp:25]   --->   Operation 1135 'getelementptr' 'temp_5_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1136 [1/1] (0.00ns)   --->   "%temp_9_V_addr_5 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_14" [cnn/src/dense.cpp:25]   --->   Operation 1136 'getelementptr' 'temp_9_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1137 [1/1] (0.00ns)   --->   "%temp_13_V_addr_5 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_14" [cnn/src/dense.cpp:25]   --->   Operation 1137 'getelementptr' 'temp_13_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1138 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch172 [
    i4 0, label %branch160
    i4 4, label %branch164
    i4 -8, label %branch168
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1138 'switch' <Predicate = true> <Delay = 1.30>
ST_191 : Operation 1139 [2/2] (2.32ns)   --->   "%temp_9_V_load_4 = load i8* %temp_9_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1139 'load' 'temp_9_V_load_4' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_191 : Operation 1140 [2/2] (2.32ns)   --->   "%temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1140 'load' 'temp_5_V_load_4' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_191 : Operation 1141 [2/2] (2.32ns)   --->   "%temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1141 'load' 'temp_1_V_load_4' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_191 : Operation 1142 [2/2] (2.32ns)   --->   "%temp_13_V_load_4 = load i8* %temp_13_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1142 'load' 'temp_13_V_load_4' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 192 <SV = 189> <Delay = 2.55>
ST_192 : Operation 1143 [1/2] (2.32ns)   --->   "%temp_9_V_load_4 = load i8* %temp_9_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1143 'load' 'temp_9_V_load_4' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_192 : Operation 1144 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398" [cnn/src/dense.cpp:25]   --->   Operation 1144 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_192 : Operation 1145 [1/2] (2.32ns)   --->   "%temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1145 'load' 'temp_5_V_load_4' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_192 : Operation 1146 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398" [cnn/src/dense.cpp:25]   --->   Operation 1146 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_192 : Operation 1147 [1/2] (2.32ns)   --->   "%temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1147 'load' 'temp_1_V_load_4' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_192 : Operation 1148 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398" [cnn/src/dense.cpp:25]   --->   Operation 1148 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_192 : Operation 1149 [1/2] (2.32ns)   --->   "%temp_13_V_load_4 = load i8* %temp_13_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1149 'load' 'temp_13_V_load_4' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_192 : Operation 1150 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398" [cnn/src/dense.cpp:25]   --->   Operation 1150 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_192 : Operation 1151 [1/1] (2.55ns)   --->   "%add_ln1117_17 = add i33 %zext_ln1116_42, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1151 'add' 'add_ln1117_17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln1117_17 = sext i33 %add_ln1117_17 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1152 'sext' 'sext_ln1117_17' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1153 [1/1] (0.00ns)   --->   "%fcBias_V_addr_19 = getelementptr i8* %input_V, i64 %sext_ln1117_17" [cnn/src/dense.cpp:25]   --->   Operation 1153 'getelementptr' 'fcBias_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_16, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1154 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 193 <SV = 190> <Delay = 8.75>
ST_193 : Operation 1155 [1/1] (0.00ns)   --->   "%phi_ln1116_17 = phi i8 [ %temp_1_V_load_4, %branch160 ], [ %temp_5_V_load_4, %branch164 ], [ %temp_9_V_load_4, %branch168 ], [ %temp_13_V_load_4, %branch172 ]" [cnn/src/dense.cpp:25]   --->   Operation 1155 'phi' 'phi_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1156 [7/7] (8.75ns)   --->   "%fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1156 'readreq' 'fcBias_V_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 191> <Delay = 8.75>
ST_194 : Operation 1157 [6/7] (8.75ns)   --->   "%fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1157 'readreq' 'fcBias_V_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 192> <Delay = 8.75>
ST_195 : Operation 1158 [5/7] (8.75ns)   --->   "%fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1158 'readreq' 'fcBias_V_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 193> <Delay = 8.75>
ST_196 : Operation 1159 [4/7] (8.75ns)   --->   "%fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1159 'readreq' 'fcBias_V_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 194> <Delay = 8.75>
ST_197 : Operation 1160 [3/7] (8.75ns)   --->   "%fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1160 'readreq' 'fcBias_V_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 195> <Delay = 8.75>
ST_198 : Operation 1161 [2/7] (8.75ns)   --->   "%fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1161 'readreq' 'fcBias_V_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 196> <Delay = 8.75>
ST_199 : Operation 1162 [1/7] (8.75ns)   --->   "%fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1162 'readreq' 'fcBias_V_load_19_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 197> <Delay = 8.75>
ST_200 : Operation 1163 [1/1] (8.75ns)   --->   "%fcBias_V_addr_19_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_19)" [cnn/src/dense.cpp:25]   --->   Operation 1163 'read' 'fcBias_V_addr_19_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 198> <Delay = 6.38>
ST_201 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i8 %phi_ln1116_17 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1164 'sext' 'sext_ln1192_34' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i8 %fcBias_V_addr_19_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1165 'sext' 'sext_ln1192_35' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1166 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1192_17 = mul i11 %sext_ln1192_35, %sext_ln1192_34" [cnn/src/dense.cpp:25]   --->   Operation 1166 'mul' 'mul_ln1192_17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 1167 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_15, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1167 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1168 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i11 %shl_ln728_16, %mul_ln1192_17" [cnn/src/dense.cpp:25]   --->   Operation 1168 'add' 'add_ln1192_17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 1169 [1/1] (1.73ns)   --->   "%add_ln23_14 = add i10 %i1_0_0, 18" [cnn/src/dense.cpp:23]   --->   Operation 1169 'add' 'add_ln23_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i10 %add_ln23_14 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1170 'zext' 'zext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1171 [1/1] (1.67ns)   --->   "%add_ln25_18 = add i13 %zext_ln23_17, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1171 'add' 'add_ln25_18' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln1116_43 = zext i13 %add_ln25_18 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1172 'zext' 'zext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1173 [1/1] (0.00ns)   --->   "%lshr_ln1116_14 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_14, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1173 'partselect' 'lshr_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln1116_15 = zext i6 %lshr_ln1116_14 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1174 'zext' 'zext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1175 [1/1] (0.00ns)   --->   "%temp_2_V_addr_5 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_15" [cnn/src/dense.cpp:25]   --->   Operation 1175 'getelementptr' 'temp_2_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1176 [1/1] (0.00ns)   --->   "%temp_6_V_addr_5 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_15" [cnn/src/dense.cpp:25]   --->   Operation 1176 'getelementptr' 'temp_6_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1177 [1/1] (0.00ns)   --->   "%temp_10_V_addr_5 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_15" [cnn/src/dense.cpp:25]   --->   Operation 1177 'getelementptr' 'temp_10_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1178 [1/1] (0.00ns)   --->   "%temp_14_V_addr_5 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_15" [cnn/src/dense.cpp:25]   --->   Operation 1178 'getelementptr' 'temp_14_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1179 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch156 [
    i4 0, label %branch144
    i4 4, label %branch148
    i4 -8, label %branch152
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1179 'switch' <Predicate = true> <Delay = 1.30>
ST_201 : Operation 1180 [2/2] (2.32ns)   --->   "%temp_10_V_load_4 = load i8* %temp_10_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1180 'load' 'temp_10_V_load_4' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_201 : Operation 1181 [2/2] (2.32ns)   --->   "%temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1181 'load' 'temp_6_V_load_4' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_201 : Operation 1182 [2/2] (2.32ns)   --->   "%temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1182 'load' 'temp_2_V_load_4' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_201 : Operation 1183 [2/2] (2.32ns)   --->   "%temp_14_V_load_4 = load i8* %temp_14_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1183 'load' 'temp_14_V_load_4' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 202 <SV = 199> <Delay = 2.55>
ST_202 : Operation 1184 [1/2] (2.32ns)   --->   "%temp_10_V_load_4 = load i8* %temp_10_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1184 'load' 'temp_10_V_load_4' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_202 : Operation 1185 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361" [cnn/src/dense.cpp:25]   --->   Operation 1185 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_202 : Operation 1186 [1/2] (2.32ns)   --->   "%temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1186 'load' 'temp_6_V_load_4' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_202 : Operation 1187 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361" [cnn/src/dense.cpp:25]   --->   Operation 1187 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_202 : Operation 1188 [1/2] (2.32ns)   --->   "%temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1188 'load' 'temp_2_V_load_4' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_202 : Operation 1189 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361" [cnn/src/dense.cpp:25]   --->   Operation 1189 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_202 : Operation 1190 [1/2] (2.32ns)   --->   "%temp_14_V_load_4 = load i8* %temp_14_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1190 'load' 'temp_14_V_load_4' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_202 : Operation 1191 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361" [cnn/src/dense.cpp:25]   --->   Operation 1191 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_202 : Operation 1192 [1/1] (2.55ns)   --->   "%add_ln1117_18 = add i33 %zext_ln1116_43, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1192 'add' 'add_ln1117_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1117_18 = sext i33 %add_ln1117_18 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1193 'sext' 'sext_ln1117_18' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1194 [1/1] (0.00ns)   --->   "%fcBias_V_addr_20 = getelementptr i8* %input_V, i64 %sext_ln1117_18" [cnn/src/dense.cpp:25]   --->   Operation 1194 'getelementptr' 'fcBias_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_17, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1195 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 203 <SV = 200> <Delay = 8.75>
ST_203 : Operation 1196 [1/1] (0.00ns)   --->   "%phi_ln1116_18 = phi i8 [ %temp_2_V_load_4, %branch144 ], [ %temp_6_V_load_4, %branch148 ], [ %temp_10_V_load_4, %branch152 ], [ %temp_14_V_load_4, %branch156 ]" [cnn/src/dense.cpp:25]   --->   Operation 1196 'phi' 'phi_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1197 [7/7] (8.75ns)   --->   "%fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1197 'readreq' 'fcBias_V_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 201> <Delay = 8.75>
ST_204 : Operation 1198 [6/7] (8.75ns)   --->   "%fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1198 'readreq' 'fcBias_V_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 202> <Delay = 8.75>
ST_205 : Operation 1199 [5/7] (8.75ns)   --->   "%fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1199 'readreq' 'fcBias_V_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 203> <Delay = 8.75>
ST_206 : Operation 1200 [4/7] (8.75ns)   --->   "%fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1200 'readreq' 'fcBias_V_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 204> <Delay = 8.75>
ST_207 : Operation 1201 [3/7] (8.75ns)   --->   "%fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1201 'readreq' 'fcBias_V_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 205> <Delay = 8.75>
ST_208 : Operation 1202 [2/7] (8.75ns)   --->   "%fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1202 'readreq' 'fcBias_V_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 206> <Delay = 8.75>
ST_209 : Operation 1203 [1/7] (8.75ns)   --->   "%fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1203 'readreq' 'fcBias_V_load_20_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 207> <Delay = 8.75>
ST_210 : Operation 1204 [1/1] (8.75ns)   --->   "%fcBias_V_addr_20_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_20)" [cnn/src/dense.cpp:25]   --->   Operation 1204 'read' 'fcBias_V_addr_20_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 208> <Delay = 6.38>
ST_211 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i8 %phi_ln1116_18 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1205 'sext' 'sext_ln1192_36' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i8 %fcBias_V_addr_20_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1206 'sext' 'sext_ln1192_37' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1207 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1192_18 = mul i11 %sext_ln1192_37, %sext_ln1192_36" [cnn/src/dense.cpp:25]   --->   Operation 1207 'mul' 'mul_ln1192_18' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 1208 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_16, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1208 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1209 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i11 %shl_ln728_17, %mul_ln1192_18" [cnn/src/dense.cpp:25]   --->   Operation 1209 'add' 'add_ln1192_18' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 1210 [1/1] (1.73ns)   --->   "%add_ln23_15 = add i10 %i1_0_0, 19" [cnn/src/dense.cpp:23]   --->   Operation 1210 'add' 'add_ln23_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i10 %add_ln23_15 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1211 'zext' 'zext_ln23_18' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1212 [1/1] (1.67ns)   --->   "%add_ln25_19 = add i13 %zext_ln23_18, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1212 'add' 'add_ln25_19' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln1116_44 = zext i13 %add_ln25_19 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1213 'zext' 'zext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1214 [1/1] (0.00ns)   --->   "%lshr_ln1116_15 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_15, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1214 'partselect' 'lshr_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln1116_16 = zext i6 %lshr_ln1116_15 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1215 'zext' 'zext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1216 [1/1] (0.00ns)   --->   "%temp_3_V_addr_5 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_16" [cnn/src/dense.cpp:25]   --->   Operation 1216 'getelementptr' 'temp_3_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1217 [1/1] (0.00ns)   --->   "%temp_7_V_addr_5 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_16" [cnn/src/dense.cpp:25]   --->   Operation 1217 'getelementptr' 'temp_7_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1218 [1/1] (0.00ns)   --->   "%temp_11_V_addr_5 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_16" [cnn/src/dense.cpp:25]   --->   Operation 1218 'getelementptr' 'temp_11_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1219 [1/1] (0.00ns)   --->   "%temp_15_V_addr_5 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_16" [cnn/src/dense.cpp:25]   --->   Operation 1219 'getelementptr' 'temp_15_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1220 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch140 [
    i4 0, label %branch128
    i4 4, label %branch132
    i4 -8, label %branch136
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1220 'switch' <Predicate = true> <Delay = 1.30>
ST_211 : Operation 1221 [2/2] (2.32ns)   --->   "%temp_11_V_load_4 = load i8* %temp_11_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1221 'load' 'temp_11_V_load_4' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_211 : Operation 1222 [2/2] (2.32ns)   --->   "%temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1222 'load' 'temp_7_V_load_4' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_211 : Operation 1223 [2/2] (2.32ns)   --->   "%temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1223 'load' 'temp_3_V_load_4' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_211 : Operation 1224 [2/2] (2.32ns)   --->   "%temp_15_V_load_4 = load i8* %temp_15_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1224 'load' 'temp_15_V_load_4' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 212 <SV = 209> <Delay = 2.55>
ST_212 : Operation 1225 [1/2] (2.32ns)   --->   "%temp_11_V_load_4 = load i8* %temp_11_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1225 'load' 'temp_11_V_load_4' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_212 : Operation 1226 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324" [cnn/src/dense.cpp:25]   --->   Operation 1226 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_212 : Operation 1227 [1/2] (2.32ns)   --->   "%temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1227 'load' 'temp_7_V_load_4' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_212 : Operation 1228 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324" [cnn/src/dense.cpp:25]   --->   Operation 1228 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_212 : Operation 1229 [1/2] (2.32ns)   --->   "%temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1229 'load' 'temp_3_V_load_4' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_212 : Operation 1230 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324" [cnn/src/dense.cpp:25]   --->   Operation 1230 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_212 : Operation 1231 [1/2] (2.32ns)   --->   "%temp_15_V_load_4 = load i8* %temp_15_V_addr_5, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1231 'load' 'temp_15_V_load_4' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_212 : Operation 1232 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324" [cnn/src/dense.cpp:25]   --->   Operation 1232 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_212 : Operation 1233 [1/1] (2.55ns)   --->   "%add_ln1117_19 = add i33 %zext_ln1116_44, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1233 'add' 'add_ln1117_19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1117_19 = sext i33 %add_ln1117_19 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1234 'sext' 'sext_ln1117_19' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1235 [1/1] (0.00ns)   --->   "%fcBias_V_addr_21 = getelementptr i8* %input_V, i64 %sext_ln1117_19" [cnn/src/dense.cpp:25]   --->   Operation 1235 'getelementptr' 'fcBias_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_18, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1236 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 213 <SV = 210> <Delay = 8.75>
ST_213 : Operation 1237 [1/1] (0.00ns)   --->   "%phi_ln1116_19 = phi i8 [ %temp_3_V_load_4, %branch128 ], [ %temp_7_V_load_4, %branch132 ], [ %temp_11_V_load_4, %branch136 ], [ %temp_15_V_load_4, %branch140 ]" [cnn/src/dense.cpp:25]   --->   Operation 1237 'phi' 'phi_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1238 [7/7] (8.75ns)   --->   "%fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1238 'readreq' 'fcBias_V_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 211> <Delay = 8.75>
ST_214 : Operation 1239 [6/7] (8.75ns)   --->   "%fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1239 'readreq' 'fcBias_V_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 212> <Delay = 8.75>
ST_215 : Operation 1240 [5/7] (8.75ns)   --->   "%fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1240 'readreq' 'fcBias_V_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 213> <Delay = 8.75>
ST_216 : Operation 1241 [4/7] (8.75ns)   --->   "%fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1241 'readreq' 'fcBias_V_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 214> <Delay = 8.75>
ST_217 : Operation 1242 [3/7] (8.75ns)   --->   "%fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1242 'readreq' 'fcBias_V_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 215> <Delay = 8.75>
ST_218 : Operation 1243 [2/7] (8.75ns)   --->   "%fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1243 'readreq' 'fcBias_V_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 216> <Delay = 8.75>
ST_219 : Operation 1244 [1/7] (8.75ns)   --->   "%fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1244 'readreq' 'fcBias_V_load_21_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 217> <Delay = 8.75>
ST_220 : Operation 1245 [1/1] (8.75ns)   --->   "%fcBias_V_addr_21_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_21)" [cnn/src/dense.cpp:25]   --->   Operation 1245 'read' 'fcBias_V_addr_21_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 218> <Delay = 6.38>
ST_221 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i8 %phi_ln1116_19 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1246 'sext' 'sext_ln1192_38' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i8 %fcBias_V_addr_21_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1247 'sext' 'sext_ln1192_39' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1248 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1192_19 = mul i11 %sext_ln1192_39, %sext_ln1192_38" [cnn/src/dense.cpp:25]   --->   Operation 1248 'mul' 'mul_ln1192_19' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 1249 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_17, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1249 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1250 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i11 %shl_ln728_18, %mul_ln1192_19" [cnn/src/dense.cpp:25]   --->   Operation 1250 'add' 'add_ln1192_19' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 1251 [1/1] (1.73ns)   --->   "%add_ln23_16 = add i10 %i1_0_0, 20" [cnn/src/dense.cpp:23]   --->   Operation 1251 'add' 'add_ln23_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i10 %add_ln23_16 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1252 'zext' 'zext_ln23_19' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1253 [1/1] (1.67ns)   --->   "%add_ln25_20 = add i13 %zext_ln23_19, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1253 'add' 'add_ln25_20' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln1116_45 = zext i13 %add_ln25_20 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1254 'zext' 'zext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1255 [1/1] (0.00ns)   --->   "%lshr_ln1116_16 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_16, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1255 'partselect' 'lshr_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln1116_17 = zext i6 %lshr_ln1116_16 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1256 'zext' 'zext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1257 [1/1] (0.00ns)   --->   "%temp_4_V_addr_6 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_17" [cnn/src/dense.cpp:25]   --->   Operation 1257 'getelementptr' 'temp_4_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1258 [1/1] (0.00ns)   --->   "%temp_8_V_addr_6 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_17" [cnn/src/dense.cpp:25]   --->   Operation 1258 'getelementptr' 'temp_8_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1259 [1/1] (0.00ns)   --->   "%temp_12_V_addr_6 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_17" [cnn/src/dense.cpp:25]   --->   Operation 1259 'getelementptr' 'temp_12_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1260 [1/1] (0.00ns)   --->   "%temp_0_V_addr_6 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_17" [cnn/src/dense.cpp:25]   --->   Operation 1260 'getelementptr' 'temp_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1261 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch124 [
    i4 0, label %branch112
    i4 4, label %branch116
    i4 -8, label %branch120
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1261 'switch' <Predicate = true> <Delay = 1.30>
ST_221 : Operation 1262 [2/2] (2.32ns)   --->   "%temp_12_V_load_5 = load i8* %temp_12_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1262 'load' 'temp_12_V_load_5' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_221 : Operation 1263 [2/2] (2.32ns)   --->   "%temp_8_V_load_5 = load i8* %temp_8_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1263 'load' 'temp_8_V_load_5' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_221 : Operation 1264 [2/2] (2.32ns)   --->   "%temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1264 'load' 'temp_4_V_load_5' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_221 : Operation 1265 [2/2] (2.32ns)   --->   "%temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1265 'load' 'temp_0_V_load_5' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 222 <SV = 219> <Delay = 2.55>
ST_222 : Operation 1266 [1/2] (2.32ns)   --->   "%temp_12_V_load_5 = load i8* %temp_12_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1266 'load' 'temp_12_V_load_5' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_222 : Operation 1267 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287" [cnn/src/dense.cpp:25]   --->   Operation 1267 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_222 : Operation 1268 [1/2] (2.32ns)   --->   "%temp_8_V_load_5 = load i8* %temp_8_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1268 'load' 'temp_8_V_load_5' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_222 : Operation 1269 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287" [cnn/src/dense.cpp:25]   --->   Operation 1269 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_222 : Operation 1270 [1/2] (2.32ns)   --->   "%temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1270 'load' 'temp_4_V_load_5' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_222 : Operation 1271 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287" [cnn/src/dense.cpp:25]   --->   Operation 1271 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_222 : Operation 1272 [1/2] (2.32ns)   --->   "%temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1272 'load' 'temp_0_V_load_5' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_222 : Operation 1273 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287" [cnn/src/dense.cpp:25]   --->   Operation 1273 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_222 : Operation 1274 [1/1] (2.55ns)   --->   "%add_ln1117_20 = add i33 %zext_ln1116_45, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1274 'add' 'add_ln1117_20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln1117_20 = sext i33 %add_ln1117_20 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1275 'sext' 'sext_ln1117_20' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1276 [1/1] (0.00ns)   --->   "%fcBias_V_addr_22 = getelementptr i8* %input_V, i64 %sext_ln1117_20" [cnn/src/dense.cpp:25]   --->   Operation 1276 'getelementptr' 'fcBias_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_19, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1277 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 223 <SV = 220> <Delay = 8.75>
ST_223 : Operation 1278 [1/1] (0.00ns)   --->   "%phi_ln1116_20 = phi i8 [ %temp_4_V_load_5, %branch112 ], [ %temp_8_V_load_5, %branch116 ], [ %temp_12_V_load_5, %branch120 ], [ %temp_0_V_load_5, %branch124 ]" [cnn/src/dense.cpp:25]   --->   Operation 1278 'phi' 'phi_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1279 [7/7] (8.75ns)   --->   "%fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1279 'readreq' 'fcBias_V_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 221> <Delay = 8.75>
ST_224 : Operation 1280 [6/7] (8.75ns)   --->   "%fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1280 'readreq' 'fcBias_V_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 222> <Delay = 8.75>
ST_225 : Operation 1281 [5/7] (8.75ns)   --->   "%fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1281 'readreq' 'fcBias_V_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 223> <Delay = 8.75>
ST_226 : Operation 1282 [4/7] (8.75ns)   --->   "%fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1282 'readreq' 'fcBias_V_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 224> <Delay = 8.75>
ST_227 : Operation 1283 [3/7] (8.75ns)   --->   "%fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1283 'readreq' 'fcBias_V_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 225> <Delay = 8.75>
ST_228 : Operation 1284 [2/7] (8.75ns)   --->   "%fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1284 'readreq' 'fcBias_V_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 226> <Delay = 8.75>
ST_229 : Operation 1285 [1/7] (8.75ns)   --->   "%fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1285 'readreq' 'fcBias_V_load_22_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 227> <Delay = 8.75>
ST_230 : Operation 1286 [1/1] (8.75ns)   --->   "%fcBias_V_addr_22_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_22)" [cnn/src/dense.cpp:25]   --->   Operation 1286 'read' 'fcBias_V_addr_22_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 228> <Delay = 6.38>
ST_231 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i8 %phi_ln1116_20 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1287 'sext' 'sext_ln1192_40' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i8 %fcBias_V_addr_22_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1288 'sext' 'sext_ln1192_41' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1289 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1192_20 = mul i11 %sext_ln1192_41, %sext_ln1192_40" [cnn/src/dense.cpp:25]   --->   Operation 1289 'mul' 'mul_ln1192_20' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1290 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_18, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1290 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1291 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i11 %shl_ln728_19, %mul_ln1192_20" [cnn/src/dense.cpp:25]   --->   Operation 1291 'add' 'add_ln1192_20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1292 [1/1] (1.73ns)   --->   "%add_ln23_17 = add i10 %i1_0_0, 21" [cnn/src/dense.cpp:23]   --->   Operation 1292 'add' 'add_ln23_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i10 %add_ln23_17 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1293 'zext' 'zext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1294 [1/1] (1.67ns)   --->   "%add_ln25_21 = add i13 %zext_ln23_20, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1294 'add' 'add_ln25_21' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln1116_46 = zext i13 %add_ln25_21 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1295 'zext' 'zext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1296 [1/1] (0.00ns)   --->   "%lshr_ln1116_17 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_17, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1296 'partselect' 'lshr_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln1116_18 = zext i6 %lshr_ln1116_17 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1297 'zext' 'zext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1298 [1/1] (0.00ns)   --->   "%temp_5_V_addr_6 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_18" [cnn/src/dense.cpp:25]   --->   Operation 1298 'getelementptr' 'temp_5_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1299 [1/1] (0.00ns)   --->   "%temp_9_V_addr_6 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_18" [cnn/src/dense.cpp:25]   --->   Operation 1299 'getelementptr' 'temp_9_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1300 [1/1] (0.00ns)   --->   "%temp_13_V_addr_6 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_18" [cnn/src/dense.cpp:25]   --->   Operation 1300 'getelementptr' 'temp_13_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1301 [1/1] (0.00ns)   --->   "%temp_1_V_addr_6 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_18" [cnn/src/dense.cpp:25]   --->   Operation 1301 'getelementptr' 'temp_1_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1302 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch108 [
    i4 0, label %branch96
    i4 4, label %branch100
    i4 -8, label %branch104
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1302 'switch' <Predicate = true> <Delay = 1.30>
ST_231 : Operation 1303 [2/2] (2.32ns)   --->   "%temp_13_V_load_5 = load i8* %temp_13_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1303 'load' 'temp_13_V_load_5' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_231 : Operation 1304 [2/2] (2.32ns)   --->   "%temp_9_V_load_5 = load i8* %temp_9_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1304 'load' 'temp_9_V_load_5' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_231 : Operation 1305 [2/2] (2.32ns)   --->   "%temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1305 'load' 'temp_5_V_load_5' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_231 : Operation 1306 [2/2] (2.32ns)   --->   "%temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1306 'load' 'temp_1_V_load_5' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 232 <SV = 229> <Delay = 2.55>
ST_232 : Operation 1307 [1/2] (2.32ns)   --->   "%temp_13_V_load_5 = load i8* %temp_13_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1307 'load' 'temp_13_V_load_5' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_232 : Operation 1308 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250" [cnn/src/dense.cpp:25]   --->   Operation 1308 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_232 : Operation 1309 [1/2] (2.32ns)   --->   "%temp_9_V_load_5 = load i8* %temp_9_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1309 'load' 'temp_9_V_load_5' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_232 : Operation 1310 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250" [cnn/src/dense.cpp:25]   --->   Operation 1310 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_232 : Operation 1311 [1/2] (2.32ns)   --->   "%temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1311 'load' 'temp_5_V_load_5' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_232 : Operation 1312 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250" [cnn/src/dense.cpp:25]   --->   Operation 1312 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_232 : Operation 1313 [1/2] (2.32ns)   --->   "%temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1313 'load' 'temp_1_V_load_5' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_232 : Operation 1314 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250" [cnn/src/dense.cpp:25]   --->   Operation 1314 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_232 : Operation 1315 [1/1] (2.55ns)   --->   "%add_ln1117_21 = add i33 %zext_ln1116_46, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1315 'add' 'add_ln1117_21' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln1117_21 = sext i33 %add_ln1117_21 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1316 'sext' 'sext_ln1117_21' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1317 [1/1] (0.00ns)   --->   "%fcBias_V_addr_23 = getelementptr i8* %input_V, i64 %sext_ln1117_21" [cnn/src/dense.cpp:25]   --->   Operation 1317 'getelementptr' 'fcBias_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_20, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1318 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 233 <SV = 230> <Delay = 8.75>
ST_233 : Operation 1319 [1/1] (0.00ns)   --->   "%phi_ln1116_21 = phi i8 [ %temp_5_V_load_5, %branch96 ], [ %temp_9_V_load_5, %branch100 ], [ %temp_13_V_load_5, %branch104 ], [ %temp_1_V_load_5, %branch108 ]" [cnn/src/dense.cpp:25]   --->   Operation 1319 'phi' 'phi_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1320 [7/7] (8.75ns)   --->   "%fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1320 'readreq' 'fcBias_V_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 231> <Delay = 8.75>
ST_234 : Operation 1321 [6/7] (8.75ns)   --->   "%fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1321 'readreq' 'fcBias_V_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 232> <Delay = 8.75>
ST_235 : Operation 1322 [5/7] (8.75ns)   --->   "%fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1322 'readreq' 'fcBias_V_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 233> <Delay = 8.75>
ST_236 : Operation 1323 [4/7] (8.75ns)   --->   "%fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1323 'readreq' 'fcBias_V_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 234> <Delay = 8.75>
ST_237 : Operation 1324 [3/7] (8.75ns)   --->   "%fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1324 'readreq' 'fcBias_V_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 235> <Delay = 8.75>
ST_238 : Operation 1325 [2/7] (8.75ns)   --->   "%fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1325 'readreq' 'fcBias_V_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 236> <Delay = 8.75>
ST_239 : Operation 1326 [1/7] (8.75ns)   --->   "%fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1326 'readreq' 'fcBias_V_load_23_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 237> <Delay = 8.75>
ST_240 : Operation 1327 [1/1] (8.75ns)   --->   "%fcBias_V_addr_23_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_23)" [cnn/src/dense.cpp:25]   --->   Operation 1327 'read' 'fcBias_V_addr_23_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 238> <Delay = 6.38>
ST_241 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i8 %phi_ln1116_21 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1328 'sext' 'sext_ln1192_42' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i8 %fcBias_V_addr_23_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1329 'sext' 'sext_ln1192_43' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1330 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1192_21 = mul i11 %sext_ln1192_43, %sext_ln1192_42" [cnn/src/dense.cpp:25]   --->   Operation 1330 'mul' 'mul_ln1192_21' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 1331 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_19, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1331 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1332 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i11 %shl_ln728_20, %mul_ln1192_21" [cnn/src/dense.cpp:25]   --->   Operation 1332 'add' 'add_ln1192_21' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 1333 [1/1] (1.73ns)   --->   "%add_ln23_18 = add i10 %i1_0_0, 22" [cnn/src/dense.cpp:23]   --->   Operation 1333 'add' 'add_ln23_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i10 %add_ln23_18 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1334 'zext' 'zext_ln23_21' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1335 [1/1] (1.67ns)   --->   "%add_ln25_22 = add i13 %zext_ln23_21, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1335 'add' 'add_ln25_22' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln1116_47 = zext i13 %add_ln25_22 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1336 'zext' 'zext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1337 [1/1] (0.00ns)   --->   "%lshr_ln1116_18 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_18, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1337 'partselect' 'lshr_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln1116_19 = zext i6 %lshr_ln1116_18 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1338 'zext' 'zext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1339 [1/1] (0.00ns)   --->   "%temp_6_V_addr_6 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_19" [cnn/src/dense.cpp:25]   --->   Operation 1339 'getelementptr' 'temp_6_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1340 [1/1] (0.00ns)   --->   "%temp_10_V_addr_6 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_19" [cnn/src/dense.cpp:25]   --->   Operation 1340 'getelementptr' 'temp_10_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1341 [1/1] (0.00ns)   --->   "%temp_14_V_addr_6 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_19" [cnn/src/dense.cpp:25]   --->   Operation 1341 'getelementptr' 'temp_14_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1342 [1/1] (0.00ns)   --->   "%temp_2_V_addr_6 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_19" [cnn/src/dense.cpp:25]   --->   Operation 1342 'getelementptr' 'temp_2_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1343 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch92 [
    i4 0, label %branch80
    i4 4, label %branch84
    i4 -8, label %branch88
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1343 'switch' <Predicate = true> <Delay = 1.30>
ST_241 : Operation 1344 [2/2] (2.32ns)   --->   "%temp_14_V_load_5 = load i8* %temp_14_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1344 'load' 'temp_14_V_load_5' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_241 : Operation 1345 [2/2] (2.32ns)   --->   "%temp_10_V_load_5 = load i8* %temp_10_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1345 'load' 'temp_10_V_load_5' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_241 : Operation 1346 [2/2] (2.32ns)   --->   "%temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1346 'load' 'temp_6_V_load_5' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_241 : Operation 1347 [2/2] (2.32ns)   --->   "%temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1347 'load' 'temp_2_V_load_5' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 242 <SV = 239> <Delay = 2.55>
ST_242 : Operation 1348 [1/2] (2.32ns)   --->   "%temp_14_V_load_5 = load i8* %temp_14_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1348 'load' 'temp_14_V_load_5' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_242 : Operation 1349 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213" [cnn/src/dense.cpp:25]   --->   Operation 1349 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_242 : Operation 1350 [1/2] (2.32ns)   --->   "%temp_10_V_load_5 = load i8* %temp_10_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1350 'load' 'temp_10_V_load_5' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_242 : Operation 1351 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213" [cnn/src/dense.cpp:25]   --->   Operation 1351 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_242 : Operation 1352 [1/2] (2.32ns)   --->   "%temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1352 'load' 'temp_6_V_load_5' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_242 : Operation 1353 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213" [cnn/src/dense.cpp:25]   --->   Operation 1353 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_242 : Operation 1354 [1/2] (2.32ns)   --->   "%temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1354 'load' 'temp_2_V_load_5' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_242 : Operation 1355 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213" [cnn/src/dense.cpp:25]   --->   Operation 1355 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_242 : Operation 1356 [1/1] (2.55ns)   --->   "%add_ln1117_22 = add i33 %zext_ln1116_47, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1356 'add' 'add_ln1117_22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln1117_22 = sext i33 %add_ln1117_22 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1357 'sext' 'sext_ln1117_22' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1358 [1/1] (0.00ns)   --->   "%fcBias_V_addr_24 = getelementptr i8* %input_V, i64 %sext_ln1117_22" [cnn/src/dense.cpp:25]   --->   Operation 1358 'getelementptr' 'fcBias_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_21, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1359 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 243 <SV = 240> <Delay = 8.75>
ST_243 : Operation 1360 [1/1] (0.00ns)   --->   "%phi_ln1116_22 = phi i8 [ %temp_6_V_load_5, %branch80 ], [ %temp_10_V_load_5, %branch84 ], [ %temp_14_V_load_5, %branch88 ], [ %temp_2_V_load_5, %branch92 ]" [cnn/src/dense.cpp:25]   --->   Operation 1360 'phi' 'phi_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1361 [7/7] (8.75ns)   --->   "%fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1361 'readreq' 'fcBias_V_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 241> <Delay = 8.75>
ST_244 : Operation 1362 [6/7] (8.75ns)   --->   "%fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1362 'readreq' 'fcBias_V_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 242> <Delay = 8.75>
ST_245 : Operation 1363 [5/7] (8.75ns)   --->   "%fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1363 'readreq' 'fcBias_V_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 243> <Delay = 8.75>
ST_246 : Operation 1364 [4/7] (8.75ns)   --->   "%fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1364 'readreq' 'fcBias_V_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 244> <Delay = 8.75>
ST_247 : Operation 1365 [3/7] (8.75ns)   --->   "%fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1365 'readreq' 'fcBias_V_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 245> <Delay = 8.75>
ST_248 : Operation 1366 [2/7] (8.75ns)   --->   "%fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1366 'readreq' 'fcBias_V_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 246> <Delay = 8.75>
ST_249 : Operation 1367 [1/7] (8.75ns)   --->   "%fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1367 'readreq' 'fcBias_V_load_24_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 247> <Delay = 8.75>
ST_250 : Operation 1368 [1/1] (8.75ns)   --->   "%fcBias_V_addr_24_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_24)" [cnn/src/dense.cpp:25]   --->   Operation 1368 'read' 'fcBias_V_addr_24_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 248> <Delay = 6.38>
ST_251 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i8 %phi_ln1116_22 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1369 'sext' 'sext_ln1192_44' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i8 %fcBias_V_addr_24_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1370 'sext' 'sext_ln1192_45' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1371 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1192_22 = mul i11 %sext_ln1192_45, %sext_ln1192_44" [cnn/src/dense.cpp:25]   --->   Operation 1371 'mul' 'mul_ln1192_22' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 1372 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_20, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1372 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1373 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i11 %shl_ln728_21, %mul_ln1192_22" [cnn/src/dense.cpp:25]   --->   Operation 1373 'add' 'add_ln1192_22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 1374 [1/1] (1.73ns)   --->   "%add_ln23_19 = add i10 %i1_0_0, 23" [cnn/src/dense.cpp:23]   --->   Operation 1374 'add' 'add_ln23_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln23_22 = zext i10 %add_ln23_19 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1375 'zext' 'zext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1376 [1/1] (1.67ns)   --->   "%add_ln25_23 = add i13 %zext_ln23_22, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1376 'add' 'add_ln25_23' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln1116_48 = zext i13 %add_ln25_23 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1377 'zext' 'zext_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1378 [1/1] (0.00ns)   --->   "%lshr_ln1116_19 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_19, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1378 'partselect' 'lshr_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln1116_20 = zext i6 %lshr_ln1116_19 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1379 'zext' 'zext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1380 [1/1] (0.00ns)   --->   "%temp_7_V_addr_6 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_20" [cnn/src/dense.cpp:25]   --->   Operation 1380 'getelementptr' 'temp_7_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1381 [1/1] (0.00ns)   --->   "%temp_11_V_addr_6 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_20" [cnn/src/dense.cpp:25]   --->   Operation 1381 'getelementptr' 'temp_11_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1382 [1/1] (0.00ns)   --->   "%temp_15_V_addr_6 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_20" [cnn/src/dense.cpp:25]   --->   Operation 1382 'getelementptr' 'temp_15_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1383 [1/1] (0.00ns)   --->   "%temp_3_V_addr_6 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_20" [cnn/src/dense.cpp:25]   --->   Operation 1383 'getelementptr' 'temp_3_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1384 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch76 [
    i4 0, label %branch64
    i4 4, label %branch68
    i4 -8, label %branch72
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1384 'switch' <Predicate = true> <Delay = 1.30>
ST_251 : Operation 1385 [2/2] (2.32ns)   --->   "%temp_15_V_load_5 = load i8* %temp_15_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1385 'load' 'temp_15_V_load_5' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_251 : Operation 1386 [2/2] (2.32ns)   --->   "%temp_11_V_load_5 = load i8* %temp_11_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1386 'load' 'temp_11_V_load_5' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_251 : Operation 1387 [2/2] (2.32ns)   --->   "%temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1387 'load' 'temp_7_V_load_5' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_251 : Operation 1388 [2/2] (2.32ns)   --->   "%temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1388 'load' 'temp_3_V_load_5' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 252 <SV = 249> <Delay = 2.55>
ST_252 : Operation 1389 [1/2] (2.32ns)   --->   "%temp_15_V_load_5 = load i8* %temp_15_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1389 'load' 'temp_15_V_load_5' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_252 : Operation 1390 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176" [cnn/src/dense.cpp:25]   --->   Operation 1390 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_252 : Operation 1391 [1/2] (2.32ns)   --->   "%temp_11_V_load_5 = load i8* %temp_11_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1391 'load' 'temp_11_V_load_5' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_252 : Operation 1392 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176" [cnn/src/dense.cpp:25]   --->   Operation 1392 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_252 : Operation 1393 [1/2] (2.32ns)   --->   "%temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1393 'load' 'temp_7_V_load_5' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_252 : Operation 1394 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176" [cnn/src/dense.cpp:25]   --->   Operation 1394 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_252 : Operation 1395 [1/2] (2.32ns)   --->   "%temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1395 'load' 'temp_3_V_load_5' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_252 : Operation 1396 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176" [cnn/src/dense.cpp:25]   --->   Operation 1396 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_252 : Operation 1397 [1/1] (2.55ns)   --->   "%add_ln1117_23 = add i33 %zext_ln1116_48, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1397 'add' 'add_ln1117_23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln1117_23 = sext i33 %add_ln1117_23 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1398 'sext' 'sext_ln1117_23' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1399 [1/1] (0.00ns)   --->   "%fcBias_V_addr_25 = getelementptr i8* %input_V, i64 %sext_ln1117_23" [cnn/src/dense.cpp:25]   --->   Operation 1399 'getelementptr' 'fcBias_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_22, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1400 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>

State 253 <SV = 250> <Delay = 8.75>
ST_253 : Operation 1401 [1/1] (0.00ns)   --->   "%phi_ln1116_23 = phi i8 [ %temp_7_V_load_5, %branch64 ], [ %temp_11_V_load_5, %branch68 ], [ %temp_15_V_load_5, %branch72 ], [ %temp_3_V_load_5, %branch76 ]" [cnn/src/dense.cpp:25]   --->   Operation 1401 'phi' 'phi_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1402 [7/7] (8.75ns)   --->   "%fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1402 'readreq' 'fcBias_V_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 251> <Delay = 8.75>
ST_254 : Operation 1403 [6/7] (8.75ns)   --->   "%fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1403 'readreq' 'fcBias_V_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 252> <Delay = 8.75>
ST_255 : Operation 1404 [5/7] (8.75ns)   --->   "%fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1404 'readreq' 'fcBias_V_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 253> <Delay = 8.75>
ST_256 : Operation 1405 [4/7] (8.75ns)   --->   "%fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1405 'readreq' 'fcBias_V_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 254> <Delay = 8.75>
ST_257 : Operation 1406 [3/7] (8.75ns)   --->   "%fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1406 'readreq' 'fcBias_V_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 255> <Delay = 8.75>
ST_258 : Operation 1407 [2/7] (8.75ns)   --->   "%fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1407 'readreq' 'fcBias_V_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 256> <Delay = 8.75>
ST_259 : Operation 1408 [1/7] (8.75ns)   --->   "%fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1408 'readreq' 'fcBias_V_load_25_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 257> <Delay = 8.75>
ST_260 : Operation 1409 [1/1] (8.75ns)   --->   "%fcBias_V_addr_25_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_25)" [cnn/src/dense.cpp:25]   --->   Operation 1409 'read' 'fcBias_V_addr_25_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 258> <Delay = 6.38>
ST_261 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i8 %phi_ln1116_23 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1410 'sext' 'sext_ln1192_46' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i8 %fcBias_V_addr_25_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1411 'sext' 'sext_ln1192_47' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1412 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1192_23 = mul i11 %sext_ln1192_47, %sext_ln1192_46" [cnn/src/dense.cpp:25]   --->   Operation 1412 'mul' 'mul_ln1192_23' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 1413 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_21, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1413 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1414 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i11 %shl_ln728_22, %mul_ln1192_23" [cnn/src/dense.cpp:25]   --->   Operation 1414 'add' 'add_ln1192_23' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 1415 [1/1] (1.73ns)   --->   "%add_ln23_20 = add i10 %i1_0_0, 24" [cnn/src/dense.cpp:23]   --->   Operation 1415 'add' 'add_ln23_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i10 %add_ln23_20 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1416 'zext' 'zext_ln23_23' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1417 [1/1] (1.67ns)   --->   "%add_ln25_24 = add i13 %zext_ln23_23, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1417 'add' 'add_ln25_24' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln1116_49 = zext i13 %add_ln25_24 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1418 'zext' 'zext_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1419 [1/1] (0.00ns)   --->   "%lshr_ln1116_20 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_20, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1419 'partselect' 'lshr_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln1116_21 = zext i6 %lshr_ln1116_20 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1420 'zext' 'zext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1421 [1/1] (0.00ns)   --->   "%temp_8_V_addr_7 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_21" [cnn/src/dense.cpp:25]   --->   Operation 1421 'getelementptr' 'temp_8_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1422 [1/1] (0.00ns)   --->   "%temp_12_V_addr_7 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_21" [cnn/src/dense.cpp:25]   --->   Operation 1422 'getelementptr' 'temp_12_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1423 [1/1] (0.00ns)   --->   "%temp_0_V_addr_7 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_21" [cnn/src/dense.cpp:25]   --->   Operation 1423 'getelementptr' 'temp_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1424 [1/1] (0.00ns)   --->   "%temp_4_V_addr_7 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_21" [cnn/src/dense.cpp:25]   --->   Operation 1424 'getelementptr' 'temp_4_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1425 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch60 [
    i4 0, label %branch48
    i4 4, label %branch52
    i4 -8, label %branch56
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1425 'switch' <Predicate = true> <Delay = 1.30>
ST_261 : Operation 1426 [2/2] (2.32ns)   --->   "%temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1426 'load' 'temp_0_V_load_6' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_261 : Operation 1427 [2/2] (2.32ns)   --->   "%temp_12_V_load_6 = load i8* %temp_12_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1427 'load' 'temp_12_V_load_6' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_261 : Operation 1428 [2/2] (2.32ns)   --->   "%temp_8_V_load_6 = load i8* %temp_8_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1428 'load' 'temp_8_V_load_6' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_261 : Operation 1429 [2/2] (2.32ns)   --->   "%temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1429 'load' 'temp_4_V_load_6' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 262 <SV = 259> <Delay = 2.55>
ST_262 : Operation 1430 [1/2] (2.32ns)   --->   "%temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1430 'load' 'temp_0_V_load_6' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_262 : Operation 1431 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139" [cnn/src/dense.cpp:25]   --->   Operation 1431 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_262 : Operation 1432 [1/2] (2.32ns)   --->   "%temp_12_V_load_6 = load i8* %temp_12_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1432 'load' 'temp_12_V_load_6' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_262 : Operation 1433 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139" [cnn/src/dense.cpp:25]   --->   Operation 1433 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_262 : Operation 1434 [1/2] (2.32ns)   --->   "%temp_8_V_load_6 = load i8* %temp_8_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1434 'load' 'temp_8_V_load_6' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_262 : Operation 1435 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139" [cnn/src/dense.cpp:25]   --->   Operation 1435 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_262 : Operation 1436 [1/2] (2.32ns)   --->   "%temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1436 'load' 'temp_4_V_load_6' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_262 : Operation 1437 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139" [cnn/src/dense.cpp:25]   --->   Operation 1437 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_262 : Operation 1438 [1/1] (2.55ns)   --->   "%add_ln1117_24 = add i33 %zext_ln1116_49, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1438 'add' 'add_ln1117_24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln1117_24 = sext i33 %add_ln1117_24 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1439 'sext' 'sext_ln1117_24' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1440 [1/1] (0.00ns)   --->   "%fcBias_V_addr_26 = getelementptr i8* %input_V, i64 %sext_ln1117_24" [cnn/src/dense.cpp:25]   --->   Operation 1440 'getelementptr' 'fcBias_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_23, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1441 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 263 <SV = 260> <Delay = 8.75>
ST_263 : Operation 1442 [1/1] (0.00ns)   --->   "%phi_ln1116_24 = phi i8 [ %temp_8_V_load_6, %branch48 ], [ %temp_12_V_load_6, %branch52 ], [ %temp_0_V_load_6, %branch56 ], [ %temp_4_V_load_6, %branch60 ]" [cnn/src/dense.cpp:25]   --->   Operation 1442 'phi' 'phi_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1443 [7/7] (8.75ns)   --->   "%fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1443 'readreq' 'fcBias_V_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 261> <Delay = 8.75>
ST_264 : Operation 1444 [6/7] (8.75ns)   --->   "%fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1444 'readreq' 'fcBias_V_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 265 <SV = 262> <Delay = 8.75>
ST_265 : Operation 1445 [5/7] (8.75ns)   --->   "%fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1445 'readreq' 'fcBias_V_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 266 <SV = 263> <Delay = 8.75>
ST_266 : Operation 1446 [4/7] (8.75ns)   --->   "%fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1446 'readreq' 'fcBias_V_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 264> <Delay = 8.75>
ST_267 : Operation 1447 [3/7] (8.75ns)   --->   "%fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1447 'readreq' 'fcBias_V_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 265> <Delay = 8.75>
ST_268 : Operation 1448 [2/7] (8.75ns)   --->   "%fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1448 'readreq' 'fcBias_V_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 266> <Delay = 8.75>
ST_269 : Operation 1449 [1/7] (8.75ns)   --->   "%fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1449 'readreq' 'fcBias_V_load_26_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 267> <Delay = 8.75>
ST_270 : Operation 1450 [1/1] (8.75ns)   --->   "%fcBias_V_addr_26_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_26)" [cnn/src/dense.cpp:25]   --->   Operation 1450 'read' 'fcBias_V_addr_26_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 268> <Delay = 6.38>
ST_271 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i8 %phi_ln1116_24 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1451 'sext' 'sext_ln1192_48' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i8 %fcBias_V_addr_26_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1452 'sext' 'sext_ln1192_49' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1453 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1192_24 = mul i11 %sext_ln1192_49, %sext_ln1192_48" [cnn/src/dense.cpp:25]   --->   Operation 1453 'mul' 'mul_ln1192_24' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 1454 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_22, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1454 'bitconcatenate' 'shl_ln728_23' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1455 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i11 %shl_ln728_23, %mul_ln1192_24" [cnn/src/dense.cpp:25]   --->   Operation 1455 'add' 'add_ln1192_24' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 1456 [1/1] (1.73ns)   --->   "%add_ln23_21 = add i10 %i1_0_0, 25" [cnn/src/dense.cpp:23]   --->   Operation 1456 'add' 'add_ln23_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i10 %add_ln23_21 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1457 'zext' 'zext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1458 [1/1] (1.67ns)   --->   "%add_ln25_25 = add i13 %zext_ln23_24, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1458 'add' 'add_ln25_25' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln1116_50 = zext i13 %add_ln25_25 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1459 'zext' 'zext_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1460 [1/1] (0.00ns)   --->   "%lshr_ln1116_21 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_21, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1460 'partselect' 'lshr_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln1116_22 = zext i6 %lshr_ln1116_21 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1461 'zext' 'zext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1462 [1/1] (0.00ns)   --->   "%temp_9_V_addr_7 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_22" [cnn/src/dense.cpp:25]   --->   Operation 1462 'getelementptr' 'temp_9_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1463 [1/1] (0.00ns)   --->   "%temp_13_V_addr_7 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_22" [cnn/src/dense.cpp:25]   --->   Operation 1463 'getelementptr' 'temp_13_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1464 [1/1] (0.00ns)   --->   "%temp_1_V_addr_7 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_22" [cnn/src/dense.cpp:25]   --->   Operation 1464 'getelementptr' 'temp_1_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1465 [1/1] (0.00ns)   --->   "%temp_5_V_addr_7 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_22" [cnn/src/dense.cpp:25]   --->   Operation 1465 'getelementptr' 'temp_5_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1466 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch44 [
    i4 0, label %branch32
    i4 4, label %branch36
    i4 -8, label %branch40
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1466 'switch' <Predicate = true> <Delay = 1.30>
ST_271 : Operation 1467 [2/2] (2.32ns)   --->   "%temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1467 'load' 'temp_1_V_load_6' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_271 : Operation 1468 [2/2] (2.32ns)   --->   "%temp_13_V_load_6 = load i8* %temp_13_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1468 'load' 'temp_13_V_load_6' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_271 : Operation 1469 [2/2] (2.32ns)   --->   "%temp_9_V_load_6 = load i8* %temp_9_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1469 'load' 'temp_9_V_load_6' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_271 : Operation 1470 [2/2] (2.32ns)   --->   "%temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1470 'load' 'temp_5_V_load_6' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 272 <SV = 269> <Delay = 2.55>
ST_272 : Operation 1471 [1/2] (2.32ns)   --->   "%temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1471 'load' 'temp_1_V_load_6' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_272 : Operation 1472 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102" [cnn/src/dense.cpp:25]   --->   Operation 1472 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_272 : Operation 1473 [1/2] (2.32ns)   --->   "%temp_13_V_load_6 = load i8* %temp_13_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1473 'load' 'temp_13_V_load_6' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_272 : Operation 1474 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102" [cnn/src/dense.cpp:25]   --->   Operation 1474 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_272 : Operation 1475 [1/2] (2.32ns)   --->   "%temp_9_V_load_6 = load i8* %temp_9_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1475 'load' 'temp_9_V_load_6' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_272 : Operation 1476 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102" [cnn/src/dense.cpp:25]   --->   Operation 1476 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_272 : Operation 1477 [1/2] (2.32ns)   --->   "%temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1477 'load' 'temp_5_V_load_6' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_272 : Operation 1478 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102" [cnn/src/dense.cpp:25]   --->   Operation 1478 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_272 : Operation 1479 [1/1] (2.55ns)   --->   "%add_ln1117_25 = add i33 %zext_ln1116_50, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1479 'add' 'add_ln1117_25' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln1117_25 = sext i33 %add_ln1117_25 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1480 'sext' 'sext_ln1117_25' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1481 [1/1] (0.00ns)   --->   "%fcBias_V_addr_27 = getelementptr i8* %input_V, i64 %sext_ln1117_25" [cnn/src/dense.cpp:25]   --->   Operation 1481 'getelementptr' 'fcBias_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_24, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1482 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 273 <SV = 270> <Delay = 8.75>
ST_273 : Operation 1483 [1/1] (0.00ns)   --->   "%phi_ln1116_25 = phi i8 [ %temp_9_V_load_6, %branch32 ], [ %temp_13_V_load_6, %branch36 ], [ %temp_1_V_load_6, %branch40 ], [ %temp_5_V_load_6, %branch44 ]" [cnn/src/dense.cpp:25]   --->   Operation 1483 'phi' 'phi_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1484 [7/7] (8.75ns)   --->   "%fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1484 'readreq' 'fcBias_V_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 271> <Delay = 8.75>
ST_274 : Operation 1485 [6/7] (8.75ns)   --->   "%fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1485 'readreq' 'fcBias_V_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 272> <Delay = 8.75>
ST_275 : Operation 1486 [5/7] (8.75ns)   --->   "%fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1486 'readreq' 'fcBias_V_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 273> <Delay = 8.75>
ST_276 : Operation 1487 [4/7] (8.75ns)   --->   "%fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1487 'readreq' 'fcBias_V_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 274> <Delay = 8.75>
ST_277 : Operation 1488 [3/7] (8.75ns)   --->   "%fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1488 'readreq' 'fcBias_V_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 275> <Delay = 8.75>
ST_278 : Operation 1489 [2/7] (8.75ns)   --->   "%fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1489 'readreq' 'fcBias_V_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 276> <Delay = 8.75>
ST_279 : Operation 1490 [1/7] (8.75ns)   --->   "%fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1490 'readreq' 'fcBias_V_load_27_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 277> <Delay = 8.75>
ST_280 : Operation 1491 [1/1] (8.75ns)   --->   "%fcBias_V_addr_27_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_27)" [cnn/src/dense.cpp:25]   --->   Operation 1491 'read' 'fcBias_V_addr_27_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 278> <Delay = 6.38>
ST_281 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i8 %phi_ln1116_25 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1492 'sext' 'sext_ln1192_50' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i8 %fcBias_V_addr_27_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1493 'sext' 'sext_ln1192_51' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1494 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1192_25 = mul i11 %sext_ln1192_51, %sext_ln1192_50" [cnn/src/dense.cpp:25]   --->   Operation 1494 'mul' 'mul_ln1192_25' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 1495 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_23, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1495 'bitconcatenate' 'shl_ln728_24' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1496 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i11 %shl_ln728_24, %mul_ln1192_25" [cnn/src/dense.cpp:25]   --->   Operation 1496 'add' 'add_ln1192_25' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 1497 [1/1] (1.73ns)   --->   "%add_ln23_22 = add i10 %i1_0_0, 26" [cnn/src/dense.cpp:23]   --->   Operation 1497 'add' 'add_ln23_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i10 %add_ln23_22 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1498 'zext' 'zext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1499 [1/1] (1.67ns)   --->   "%add_ln25_26 = add i13 %zext_ln23_25, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1499 'add' 'add_ln25_26' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln1116_51 = zext i13 %add_ln25_26 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1500 'zext' 'zext_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1501 [1/1] (0.00ns)   --->   "%lshr_ln1116_22 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_22, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1501 'partselect' 'lshr_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln1116_23 = zext i6 %lshr_ln1116_22 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1502 'zext' 'zext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1503 [1/1] (0.00ns)   --->   "%temp_10_V_addr_7 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_23" [cnn/src/dense.cpp:25]   --->   Operation 1503 'getelementptr' 'temp_10_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1504 [1/1] (0.00ns)   --->   "%temp_14_V_addr_7 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_23" [cnn/src/dense.cpp:25]   --->   Operation 1504 'getelementptr' 'temp_14_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1505 [1/1] (0.00ns)   --->   "%temp_2_V_addr_7 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_23" [cnn/src/dense.cpp:25]   --->   Operation 1505 'getelementptr' 'temp_2_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1506 [1/1] (0.00ns)   --->   "%temp_6_V_addr_7 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_23" [cnn/src/dense.cpp:25]   --->   Operation 1506 'getelementptr' 'temp_6_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1507 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch28 [
    i4 0, label %branch16
    i4 4, label %branch20
    i4 -8, label %branch24
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1507 'switch' <Predicate = true> <Delay = 1.30>
ST_281 : Operation 1508 [2/2] (2.32ns)   --->   "%temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1508 'load' 'temp_2_V_load_6' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_281 : Operation 1509 [2/2] (2.32ns)   --->   "%temp_14_V_load_6 = load i8* %temp_14_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1509 'load' 'temp_14_V_load_6' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_281 : Operation 1510 [2/2] (2.32ns)   --->   "%temp_10_V_load_6 = load i8* %temp_10_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1510 'load' 'temp_10_V_load_6' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_281 : Operation 1511 [2/2] (2.32ns)   --->   "%temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1511 'load' 'temp_6_V_load_6' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 282 <SV = 279> <Delay = 2.55>
ST_282 : Operation 1512 [1/2] (2.32ns)   --->   "%temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1512 'load' 'temp_2_V_load_6' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_282 : Operation 1513 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065" [cnn/src/dense.cpp:25]   --->   Operation 1513 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_282 : Operation 1514 [1/2] (2.32ns)   --->   "%temp_14_V_load_6 = load i8* %temp_14_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1514 'load' 'temp_14_V_load_6' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_282 : Operation 1515 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065" [cnn/src/dense.cpp:25]   --->   Operation 1515 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_282 : Operation 1516 [1/2] (2.32ns)   --->   "%temp_10_V_load_6 = load i8* %temp_10_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1516 'load' 'temp_10_V_load_6' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_282 : Operation 1517 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065" [cnn/src/dense.cpp:25]   --->   Operation 1517 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_282 : Operation 1518 [1/2] (2.32ns)   --->   "%temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1518 'load' 'temp_6_V_load_6' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_282 : Operation 1519 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065" [cnn/src/dense.cpp:25]   --->   Operation 1519 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_282 : Operation 1520 [1/1] (2.55ns)   --->   "%add_ln1117_26 = add i33 %zext_ln1116_51, %sext_ln25" [cnn/src/dense.cpp:25]   --->   Operation 1520 'add' 'add_ln1117_26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln1117_26 = sext i33 %add_ln1117_26 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1521 'sext' 'sext_ln1117_26' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 1522 [1/1] (0.00ns)   --->   "%fcBias_V_addr_28 = getelementptr i8* %input_V, i64 %sext_ln1117_26" [cnn/src/dense.cpp:25]   --->   Operation 1522 'getelementptr' 'fcBias_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_25, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1523 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 283 <SV = 280> <Delay = 8.75>
ST_283 : Operation 1524 [1/1] (0.00ns)   --->   "%phi_ln1116_26 = phi i8 [ %temp_10_V_load_6, %branch16 ], [ %temp_14_V_load_6, %branch20 ], [ %temp_2_V_load_6, %branch24 ], [ %temp_6_V_load_6, %branch28 ]" [cnn/src/dense.cpp:25]   --->   Operation 1524 'phi' 'phi_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1525 [7/7] (8.75ns)   --->   "%fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1525 'readreq' 'fcBias_V_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 281> <Delay = 8.75>
ST_284 : Operation 1526 [6/7] (8.75ns)   --->   "%fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1526 'readreq' 'fcBias_V_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 282> <Delay = 8.75>
ST_285 : Operation 1527 [5/7] (8.75ns)   --->   "%fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1527 'readreq' 'fcBias_V_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 283> <Delay = 8.75>
ST_286 : Operation 1528 [4/7] (8.75ns)   --->   "%fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1528 'readreq' 'fcBias_V_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 284> <Delay = 8.75>
ST_287 : Operation 1529 [3/7] (8.75ns)   --->   "%fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1529 'readreq' 'fcBias_V_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 285> <Delay = 8.75>
ST_288 : Operation 1530 [2/7] (8.75ns)   --->   "%fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1530 'readreq' 'fcBias_V_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 286> <Delay = 8.75>
ST_289 : Operation 1531 [1/7] (8.75ns)   --->   "%fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1531 'readreq' 'fcBias_V_load_28_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 287> <Delay = 8.75>
ST_290 : Operation 1532 [1/1] (8.75ns)   --->   "%fcBias_V_addr_28_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_28)" [cnn/src/dense.cpp:25]   --->   Operation 1532 'read' 'fcBias_V_addr_28_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 288> <Delay = 6.38>
ST_291 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i8 %phi_ln1116_26 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1533 'sext' 'sext_ln1192_52' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i8 %fcBias_V_addr_28_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1534 'sext' 'sext_ln1192_53' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1535 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1192_26 = mul i11 %sext_ln1192_53, %sext_ln1192_52" [cnn/src/dense.cpp:25]   --->   Operation 1535 'mul' 'mul_ln1192_26' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_291 : Operation 1536 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_24, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1536 'bitconcatenate' 'shl_ln728_25' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1537 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i11 %shl_ln728_25, %mul_ln1192_26" [cnn/src/dense.cpp:25]   --->   Operation 1537 'add' 'add_ln1192_26' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_291 : Operation 1538 [1/1] (1.73ns)   --->   "%add_ln23_23 = add i10 %i1_0_0, 27" [cnn/src/dense.cpp:23]   --->   Operation 1538 'add' 'add_ln23_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i10 %add_ln23_23 to i13" [cnn/src/dense.cpp:23]   --->   Operation 1539 'zext' 'zext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1540 [1/1] (1.67ns)   --->   "%add_ln25_27 = add i13 %zext_ln23_26, %phi_mul" [cnn/src/dense.cpp:25]   --->   Operation 1540 'add' 'add_ln25_27' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln1116_52 = zext i13 %add_ln25_27 to i33" [cnn/src/dense.cpp:25]   --->   Operation 1541 'zext' 'zext_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1542 [1/1] (0.00ns)   --->   "%lshr_ln1116_23 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_23, i32 4, i32 9)" [cnn/src/dense.cpp:25]   --->   Operation 1542 'partselect' 'lshr_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln1116_24 = zext i6 %lshr_ln1116_23 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1543 'zext' 'zext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1544 [1/1] (0.00ns)   --->   "%temp_11_V_addr_7 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_24" [cnn/src/dense.cpp:25]   --->   Operation 1544 'getelementptr' 'temp_11_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1545 [1/1] (0.00ns)   --->   "%temp_15_V_addr_7 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_24" [cnn/src/dense.cpp:25]   --->   Operation 1545 'getelementptr' 'temp_15_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1546 [1/1] (0.00ns)   --->   "%temp_3_V_addr_7 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_24" [cnn/src/dense.cpp:25]   --->   Operation 1546 'getelementptr' 'temp_3_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1547 [1/1] (0.00ns)   --->   "%temp_7_V_addr_7 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_24" [cnn/src/dense.cpp:25]   --->   Operation 1547 'getelementptr' 'temp_7_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1548 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln1116, label %branch12 [
    i4 0, label %branch0
    i4 4, label %branch4
    i4 -8, label %branch8
  ]" [cnn/src/dense.cpp:25]   --->   Operation 1548 'switch' <Predicate = true> <Delay = 1.30>
ST_291 : Operation 1549 [2/2] (2.32ns)   --->   "%temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1549 'load' 'temp_3_V_load_6' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_291 : Operation 1550 [2/2] (2.32ns)   --->   "%temp_15_V_load_6 = load i8* %temp_15_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1550 'load' 'temp_15_V_load_6' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_291 : Operation 1551 [2/2] (2.32ns)   --->   "%temp_11_V_load_6 = load i8* %temp_11_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1551 'load' 'temp_11_V_load_6' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_291 : Operation 1552 [2/2] (2.32ns)   --->   "%temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1552 'load' 'temp_7_V_load_6' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 292 <SV = 289> <Delay = 2.55>
ST_292 : Operation 1553 [1/2] (2.32ns)   --->   "%temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1553 'load' 'temp_3_V_load_6' <Predicate = (trunc_ln1116 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_292 : Operation 1554 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028" [cnn/src/dense.cpp:25]   --->   Operation 1554 'br' <Predicate = (trunc_ln1116 == 8)> <Delay = 1.86>
ST_292 : Operation 1555 [1/2] (2.32ns)   --->   "%temp_15_V_load_6 = load i8* %temp_15_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1555 'load' 'temp_15_V_load_6' <Predicate = (trunc_ln1116 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_292 : Operation 1556 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028" [cnn/src/dense.cpp:25]   --->   Operation 1556 'br' <Predicate = (trunc_ln1116 == 4)> <Delay = 1.86>
ST_292 : Operation 1557 [1/2] (2.32ns)   --->   "%temp_11_V_load_6 = load i8* %temp_11_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1557 'load' 'temp_11_V_load_6' <Predicate = (trunc_ln1116 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_292 : Operation 1558 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028" [cnn/src/dense.cpp:25]   --->   Operation 1558 'br' <Predicate = (trunc_ln1116 == 0)> <Delay = 1.86>
ST_292 : Operation 1559 [1/2] (2.32ns)   --->   "%temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1" [cnn/src/dense.cpp:25]   --->   Operation 1559 'load' 'temp_7_V_load_6' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_292 : Operation 1560 [1/1] (1.86ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028" [cnn/src/dense.cpp:25]   --->   Operation 1560 'br' <Predicate = (trunc_ln1116 != 0 & trunc_ln1116 != 4 & trunc_ln1116 != 8)> <Delay = 1.86>
ST_292 : Operation 1561 [1/1] (2.55ns)   --->   "%add_ln1117_27 = add i33 %sext_ln25, %zext_ln1116_52" [cnn/src/dense.cpp:25]   --->   Operation 1561 'add' 'add_ln1117_27' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln1117_27 = sext i33 %add_ln1117_27 to i64" [cnn/src/dense.cpp:25]   --->   Operation 1562 'sext' 'sext_ln1117_27' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1563 [1/1] (0.00ns)   --->   "%fcBias_V_addr_29 = getelementptr i8* %input_V, i64 %sext_ln1117_27" [cnn/src/dense.cpp:25]   --->   Operation 1563 'getelementptr' 'fcBias_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_26, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1564 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1565 [1/1] (1.73ns)   --->   "%add_ln23_24 = add i10 %i1_0_0, 28" [cnn/src/dense.cpp:23]   --->   Operation 1565 'add' 'add_ln23_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 290> <Delay = 8.75>
ST_293 : Operation 1566 [1/1] (0.00ns)   --->   "%phi_ln1116_27 = phi i8 [ %temp_11_V_load_6, %branch0 ], [ %temp_15_V_load_6, %branch4 ], [ %temp_3_V_load_6, %branch8 ], [ %temp_7_V_load_6, %branch12 ]" [cnn/src/dense.cpp:25]   --->   Operation 1566 'phi' 'phi_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1567 [7/7] (8.75ns)   --->   "%fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1567 'readreq' 'fcBias_V_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 291> <Delay = 8.75>
ST_294 : Operation 1568 [6/7] (8.75ns)   --->   "%fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1568 'readreq' 'fcBias_V_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 292> <Delay = 8.75>
ST_295 : Operation 1569 [5/7] (8.75ns)   --->   "%fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1569 'readreq' 'fcBias_V_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 293> <Delay = 8.75>
ST_296 : Operation 1570 [4/7] (8.75ns)   --->   "%fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1570 'readreq' 'fcBias_V_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 294> <Delay = 8.75>
ST_297 : Operation 1571 [3/7] (8.75ns)   --->   "%fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1571 'readreq' 'fcBias_V_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 295> <Delay = 8.75>
ST_298 : Operation 1572 [2/7] (8.75ns)   --->   "%fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1572 'readreq' 'fcBias_V_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 296> <Delay = 8.75>
ST_299 : Operation 1573 [1/7] (8.75ns)   --->   "%fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)" [cnn/src/dense.cpp:25]   --->   Operation 1573 'readreq' 'fcBias_V_load_29_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 297> <Delay = 8.75>
ST_300 : Operation 1574 [1/1] (8.75ns)   --->   "%fcBias_V_addr_29_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_29)" [cnn/src/dense.cpp:25]   --->   Operation 1574 'read' 'fcBias_V_addr_29_rea' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 298> <Delay = 6.38>
ST_301 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i8 %phi_ln1116_27 to i11" [cnn/src/dense.cpp:25]   --->   Operation 1575 'sext' 'sext_ln1192_54' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i8 %fcBias_V_addr_29_rea to i11" [cnn/src/dense.cpp:25]   --->   Operation 1576 'sext' 'sext_ln1192_55' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1577 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1192_27 = mul i11 %sext_ln1192_55, %sext_ln1192_54" [cnn/src/dense.cpp:25]   --->   Operation 1577 'mul' 'mul_ln1192_27' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_301 : Operation 1578 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_25, i3 0)" [cnn/src/dense.cpp:25]   --->   Operation 1578 'bitconcatenate' 'shl_ln728_26' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1579 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i11 %mul_ln1192_27, %shl_ln728_26" [cnn/src/dense.cpp:25]   --->   Operation 1579 'add' 'add_ln1192_27' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_301 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_27, i32 3, i32 10)" [cnn/src/dense.cpp:25]   --->   Operation 1580 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1581 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:23]   --->   Operation 1581 'br' <Predicate = true> <Delay = 0.00>

State 302 <SV = 19> <Delay = 8.75>
ST_302 : Operation 1582 [1/1] (8.75ns)   --->   "%fcBias_V_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %fcBias_V_addr_1, i32 1)" [cnn/src/dense.cpp:27]   --->   Operation 1582 'writereq' 'fcBias_V_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 20> <Delay = 8.75>
ST_303 : Operation 1583 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %fcBias_V_addr_1, i8 %p_Val2_0, i1 true)" [cnn/src/dense.cpp:27]   --->   Operation 1583 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 21> <Delay = 8.75>
ST_304 : Operation 1584 [5/5] (8.75ns)   --->   "%fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:27]   --->   Operation 1584 'writeresp' 'fcBias_V_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 22> <Delay = 8.75>
ST_305 : Operation 1585 [4/5] (8.75ns)   --->   "%fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:27]   --->   Operation 1585 'writeresp' 'fcBias_V_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 23> <Delay = 8.75>
ST_306 : Operation 1586 [3/5] (8.75ns)   --->   "%fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:27]   --->   Operation 1586 'writeresp' 'fcBias_V_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 24> <Delay = 8.75>
ST_307 : Operation 1587 [2/5] (8.75ns)   --->   "%fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:27]   --->   Operation 1587 'writeresp' 'fcBias_V_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 308 <SV = 25> <Delay = 8.75>
ST_308 : Operation 1588 [1/5] (8.75ns)   --->   "%fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:27]   --->   Operation 1588 'writeresp' 'fcBias_V_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 1589 [1/1] (0.00ns)   --->   "br label %.preheader1064" [cnn/src/dense.cpp:20]   --->   Operation 1589 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'input_V_offset' (cnn/src/dense.cpp:6) [9]  (0 ns)
	'getelementptr' operation ('input_V_addr', cnn/src/dense.cpp:5) [13]  (0 ns)
	bus request on port 'input_V' (cnn/src/dense.cpp:14) [34]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:14) [34]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:14) [34]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:14) [34]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:14) [34]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:14) [34]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:14) [34]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:14) [43]  (8.75 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln14', cnn/src/dense.cpp:14) of variable 'input_V_addr_read', cnn/src/dense.cpp:14 on array 'temp[14].V', cnn/src/dense.cpp:12 [65]  (2.32 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 2.55ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', cnn/src/dense.cpp:20) [118]  (0 ns)
	'add' operation ('add_ln21', cnn/src/dense.cpp:21) [127]  (2.55 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [130]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [130]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [130]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [130]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [130]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [130]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [130]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:21) [131]  (8.75 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', cnn/src/dense.cpp:21) ('trunc_ln708_s', cnn/src/dense.cpp:25) [134]  (1.77 ns)

 <State 21>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln203', cnn/src/dense.cpp:27) [1148]  (2.55 ns)

 <State 22>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117', cnn/src/dense.cpp:25) [166]  (2.55 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [169]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [169]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [169]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [169]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [169]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [169]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [169]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [170]  (8.75 ns)

 <State 31>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[174] ('mul_ln1192', cnn/src/dense.cpp:25) [172]  (3.36 ns)
	'add' operation of DSP[174] ('add_ln1192', cnn/src/dense.cpp:25) [174]  (3.02 ns)

 <State 32>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_1', cnn/src/dense.cpp:25) [200]  (2.55 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [203]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [203]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [203]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [203]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [203]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [203]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [203]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [204]  (8.75 ns)

 <State 41>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[209] ('mul_ln1192_1', cnn/src/dense.cpp:25) [206]  (3.36 ns)
	'add' operation of DSP[209] ('add_ln1192_1', cnn/src/dense.cpp:25) [209]  (3.02 ns)

 <State 42>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_2', cnn/src/dense.cpp:25) [235]  (2.55 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [238]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [238]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [238]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [238]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [238]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [238]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [238]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [239]  (8.75 ns)

 <State 51>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[244] ('mul_ln1192_2', cnn/src/dense.cpp:25) [241]  (3.36 ns)
	'add' operation of DSP[244] ('add_ln1192_2', cnn/src/dense.cpp:25) [244]  (3.02 ns)

 <State 52>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_3', cnn/src/dense.cpp:25) [270]  (2.55 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [273]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [273]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [273]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [273]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [273]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [273]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [273]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [274]  (8.75 ns)

 <State 61>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[279] ('mul_ln1192_3', cnn/src/dense.cpp:25) [276]  (3.36 ns)
	'add' operation of DSP[279] ('add_ln1192_3', cnn/src/dense.cpp:25) [279]  (3.02 ns)

 <State 62>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_4', cnn/src/dense.cpp:25) [306]  (2.55 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [309]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [309]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [309]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [309]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [309]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [309]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [309]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [310]  (8.75 ns)

 <State 71>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[315] ('mul_ln1192_4', cnn/src/dense.cpp:25) [312]  (3.36 ns)
	'add' operation of DSP[315] ('add_ln1192_4', cnn/src/dense.cpp:25) [315]  (3.02 ns)

 <State 72>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_5', cnn/src/dense.cpp:25) [342]  (2.55 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [345]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [345]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [345]  (8.75 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [345]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [345]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [345]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [345]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [346]  (8.75 ns)

 <State 81>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[351] ('mul_ln1192_5', cnn/src/dense.cpp:25) [348]  (3.36 ns)
	'add' operation of DSP[351] ('add_ln1192_5', cnn/src/dense.cpp:25) [351]  (3.02 ns)

 <State 82>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_6', cnn/src/dense.cpp:25) [378]  (2.55 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [381]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [381]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [381]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [381]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [381]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [381]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [381]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [382]  (8.75 ns)

 <State 91>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[387] ('mul_ln1192_6', cnn/src/dense.cpp:25) [384]  (3.36 ns)
	'add' operation of DSP[387] ('add_ln1192_6', cnn/src/dense.cpp:25) [387]  (3.02 ns)

 <State 92>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_7', cnn/src/dense.cpp:25) [414]  (2.55 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [417]  (8.75 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [417]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [417]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [417]  (8.75 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [417]  (8.75 ns)

 <State 98>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [417]  (8.75 ns)

 <State 99>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [417]  (8.75 ns)

 <State 100>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [418]  (8.75 ns)

 <State 101>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[423] ('mul_ln1192_7', cnn/src/dense.cpp:25) [420]  (3.36 ns)
	'add' operation of DSP[423] ('add_ln1192_7', cnn/src/dense.cpp:25) [423]  (3.02 ns)

 <State 102>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_8', cnn/src/dense.cpp:25) [450]  (2.55 ns)

 <State 103>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [453]  (8.75 ns)

 <State 104>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [453]  (8.75 ns)

 <State 105>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [453]  (8.75 ns)

 <State 106>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [453]  (8.75 ns)

 <State 107>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [453]  (8.75 ns)

 <State 108>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [453]  (8.75 ns)

 <State 109>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [453]  (8.75 ns)

 <State 110>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [454]  (8.75 ns)

 <State 111>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[459] ('mul_ln1192_8', cnn/src/dense.cpp:25) [456]  (3.36 ns)
	'add' operation of DSP[459] ('add_ln1192_8', cnn/src/dense.cpp:25) [459]  (3.02 ns)

 <State 112>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_9', cnn/src/dense.cpp:25) [486]  (2.55 ns)

 <State 113>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [489]  (8.75 ns)

 <State 114>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [489]  (8.75 ns)

 <State 115>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [489]  (8.75 ns)

 <State 116>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [489]  (8.75 ns)

 <State 117>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [489]  (8.75 ns)

 <State 118>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [489]  (8.75 ns)

 <State 119>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [489]  (8.75 ns)

 <State 120>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [490]  (8.75 ns)

 <State 121>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[495] ('mul_ln1192_9', cnn/src/dense.cpp:25) [492]  (3.36 ns)
	'add' operation of DSP[495] ('add_ln1192_9', cnn/src/dense.cpp:25) [495]  (3.02 ns)

 <State 122>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_10', cnn/src/dense.cpp:25) [522]  (2.55 ns)

 <State 123>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [525]  (8.75 ns)

 <State 124>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [525]  (8.75 ns)

 <State 125>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [525]  (8.75 ns)

 <State 126>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [525]  (8.75 ns)

 <State 127>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [525]  (8.75 ns)

 <State 128>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [525]  (8.75 ns)

 <State 129>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [525]  (8.75 ns)

 <State 130>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [526]  (8.75 ns)

 <State 131>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[531] ('mul_ln1192_10', cnn/src/dense.cpp:25) [528]  (3.36 ns)
	'add' operation of DSP[531] ('add_ln1192_10', cnn/src/dense.cpp:25) [531]  (3.02 ns)

 <State 132>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_11', cnn/src/dense.cpp:25) [558]  (2.55 ns)

 <State 133>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [561]  (8.75 ns)

 <State 134>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [561]  (8.75 ns)

 <State 135>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [561]  (8.75 ns)

 <State 136>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [561]  (8.75 ns)

 <State 137>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [561]  (8.75 ns)

 <State 138>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [561]  (8.75 ns)

 <State 139>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [561]  (8.75 ns)

 <State 140>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [562]  (8.75 ns)

 <State 141>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[567] ('mul_ln1192_11', cnn/src/dense.cpp:25) [564]  (3.36 ns)
	'add' operation of DSP[567] ('add_ln1192_11', cnn/src/dense.cpp:25) [567]  (3.02 ns)

 <State 142>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_12', cnn/src/dense.cpp:25) [594]  (2.55 ns)

 <State 143>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [597]  (8.75 ns)

 <State 144>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [597]  (8.75 ns)

 <State 145>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [597]  (8.75 ns)

 <State 146>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [597]  (8.75 ns)

 <State 147>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [597]  (8.75 ns)

 <State 148>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [597]  (8.75 ns)

 <State 149>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [597]  (8.75 ns)

 <State 150>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [598]  (8.75 ns)

 <State 151>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[603] ('mul_ln1192_12', cnn/src/dense.cpp:25) [600]  (3.36 ns)
	'add' operation of DSP[603] ('add_ln1192_12', cnn/src/dense.cpp:25) [603]  (3.02 ns)

 <State 152>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_13', cnn/src/dense.cpp:25) [630]  (2.55 ns)

 <State 153>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [633]  (8.75 ns)

 <State 154>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [633]  (8.75 ns)

 <State 155>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [633]  (8.75 ns)

 <State 156>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [633]  (8.75 ns)

 <State 157>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [633]  (8.75 ns)

 <State 158>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [633]  (8.75 ns)

 <State 159>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [633]  (8.75 ns)

 <State 160>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [634]  (8.75 ns)

 <State 161>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[639] ('mul_ln1192_13', cnn/src/dense.cpp:25) [636]  (3.36 ns)
	'add' operation of DSP[639] ('add_ln1192_13', cnn/src/dense.cpp:25) [639]  (3.02 ns)

 <State 162>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_14', cnn/src/dense.cpp:25) [666]  (2.55 ns)

 <State 163>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [669]  (8.75 ns)

 <State 164>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [669]  (8.75 ns)

 <State 165>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [669]  (8.75 ns)

 <State 166>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [669]  (8.75 ns)

 <State 167>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [669]  (8.75 ns)

 <State 168>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [669]  (8.75 ns)

 <State 169>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [669]  (8.75 ns)

 <State 170>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [670]  (8.75 ns)

 <State 171>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[675] ('mul_ln1192_14', cnn/src/dense.cpp:25) [672]  (3.36 ns)
	'add' operation of DSP[675] ('add_ln1192_14', cnn/src/dense.cpp:25) [675]  (3.02 ns)

 <State 172>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_15', cnn/src/dense.cpp:25) [702]  (2.55 ns)

 <State 173>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [705]  (8.75 ns)

 <State 174>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [705]  (8.75 ns)

 <State 175>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [705]  (8.75 ns)

 <State 176>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [705]  (8.75 ns)

 <State 177>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [705]  (8.75 ns)

 <State 178>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [705]  (8.75 ns)

 <State 179>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [705]  (8.75 ns)

 <State 180>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [706]  (8.75 ns)

 <State 181>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[711] ('mul_ln1192_15', cnn/src/dense.cpp:25) [708]  (3.36 ns)
	'add' operation of DSP[711] ('add_ln1192_15', cnn/src/dense.cpp:25) [711]  (3.02 ns)

 <State 182>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_16', cnn/src/dense.cpp:25) [738]  (2.55 ns)

 <State 183>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [741]  (8.75 ns)

 <State 184>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [741]  (8.75 ns)

 <State 185>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [741]  (8.75 ns)

 <State 186>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [741]  (8.75 ns)

 <State 187>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [741]  (8.75 ns)

 <State 188>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [741]  (8.75 ns)

 <State 189>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [741]  (8.75 ns)

 <State 190>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [742]  (8.75 ns)

 <State 191>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[747] ('mul_ln1192_16', cnn/src/dense.cpp:25) [744]  (3.36 ns)
	'add' operation of DSP[747] ('add_ln1192_16', cnn/src/dense.cpp:25) [747]  (3.02 ns)

 <State 192>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_17', cnn/src/dense.cpp:25) [774]  (2.55 ns)

 <State 193>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [777]  (8.75 ns)

 <State 194>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [777]  (8.75 ns)

 <State 195>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [777]  (8.75 ns)

 <State 196>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [777]  (8.75 ns)

 <State 197>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [777]  (8.75 ns)

 <State 198>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [777]  (8.75 ns)

 <State 199>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [777]  (8.75 ns)

 <State 200>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [778]  (8.75 ns)

 <State 201>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[783] ('mul_ln1192_17', cnn/src/dense.cpp:25) [780]  (3.36 ns)
	'add' operation of DSP[783] ('add_ln1192_17', cnn/src/dense.cpp:25) [783]  (3.02 ns)

 <State 202>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_18', cnn/src/dense.cpp:25) [810]  (2.55 ns)

 <State 203>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [813]  (8.75 ns)

 <State 204>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [813]  (8.75 ns)

 <State 205>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [813]  (8.75 ns)

 <State 206>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [813]  (8.75 ns)

 <State 207>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [813]  (8.75 ns)

 <State 208>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [813]  (8.75 ns)

 <State 209>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [813]  (8.75 ns)

 <State 210>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [814]  (8.75 ns)

 <State 211>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[819] ('mul_ln1192_18', cnn/src/dense.cpp:25) [816]  (3.36 ns)
	'add' operation of DSP[819] ('add_ln1192_18', cnn/src/dense.cpp:25) [819]  (3.02 ns)

 <State 212>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_19', cnn/src/dense.cpp:25) [846]  (2.55 ns)

 <State 213>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [849]  (8.75 ns)

 <State 214>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [849]  (8.75 ns)

 <State 215>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [849]  (8.75 ns)

 <State 216>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [849]  (8.75 ns)

 <State 217>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [849]  (8.75 ns)

 <State 218>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [849]  (8.75 ns)

 <State 219>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [849]  (8.75 ns)

 <State 220>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [850]  (8.75 ns)

 <State 221>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[855] ('mul_ln1192_19', cnn/src/dense.cpp:25) [852]  (3.36 ns)
	'add' operation of DSP[855] ('add_ln1192_19', cnn/src/dense.cpp:25) [855]  (3.02 ns)

 <State 222>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_20', cnn/src/dense.cpp:25) [882]  (2.55 ns)

 <State 223>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [885]  (8.75 ns)

 <State 224>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [885]  (8.75 ns)

 <State 225>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [885]  (8.75 ns)

 <State 226>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [885]  (8.75 ns)

 <State 227>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [885]  (8.75 ns)

 <State 228>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [885]  (8.75 ns)

 <State 229>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [885]  (8.75 ns)

 <State 230>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [886]  (8.75 ns)

 <State 231>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[891] ('mul_ln1192_20', cnn/src/dense.cpp:25) [888]  (3.36 ns)
	'add' operation of DSP[891] ('add_ln1192_20', cnn/src/dense.cpp:25) [891]  (3.02 ns)

 <State 232>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_21', cnn/src/dense.cpp:25) [918]  (2.55 ns)

 <State 233>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [921]  (8.75 ns)

 <State 234>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [921]  (8.75 ns)

 <State 235>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [921]  (8.75 ns)

 <State 236>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [921]  (8.75 ns)

 <State 237>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [921]  (8.75 ns)

 <State 238>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [921]  (8.75 ns)

 <State 239>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [921]  (8.75 ns)

 <State 240>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [922]  (8.75 ns)

 <State 241>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[927] ('mul_ln1192_21', cnn/src/dense.cpp:25) [924]  (3.36 ns)
	'add' operation of DSP[927] ('add_ln1192_21', cnn/src/dense.cpp:25) [927]  (3.02 ns)

 <State 242>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_22', cnn/src/dense.cpp:25) [954]  (2.55 ns)

 <State 243>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [957]  (8.75 ns)

 <State 244>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [957]  (8.75 ns)

 <State 245>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [957]  (8.75 ns)

 <State 246>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [957]  (8.75 ns)

 <State 247>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [957]  (8.75 ns)

 <State 248>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [957]  (8.75 ns)

 <State 249>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [957]  (8.75 ns)

 <State 250>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [958]  (8.75 ns)

 <State 251>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[963] ('mul_ln1192_22', cnn/src/dense.cpp:25) [960]  (3.36 ns)
	'add' operation of DSP[963] ('add_ln1192_22', cnn/src/dense.cpp:25) [963]  (3.02 ns)

 <State 252>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_23', cnn/src/dense.cpp:25) [990]  (2.55 ns)

 <State 253>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [993]  (8.75 ns)

 <State 254>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [993]  (8.75 ns)

 <State 255>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [993]  (8.75 ns)

 <State 256>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [993]  (8.75 ns)

 <State 257>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [993]  (8.75 ns)

 <State 258>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [993]  (8.75 ns)

 <State 259>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [993]  (8.75 ns)

 <State 260>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [994]  (8.75 ns)

 <State 261>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[999] ('mul_ln1192_23', cnn/src/dense.cpp:25) [996]  (3.36 ns)
	'add' operation of DSP[999] ('add_ln1192_23', cnn/src/dense.cpp:25) [999]  (3.02 ns)

 <State 262>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_24', cnn/src/dense.cpp:25) [1026]  (2.55 ns)

 <State 263>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1029]  (8.75 ns)

 <State 264>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1029]  (8.75 ns)

 <State 265>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1029]  (8.75 ns)

 <State 266>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1029]  (8.75 ns)

 <State 267>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1029]  (8.75 ns)

 <State 268>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1029]  (8.75 ns)

 <State 269>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1029]  (8.75 ns)

 <State 270>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [1030]  (8.75 ns)

 <State 271>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1035] ('mul_ln1192_24', cnn/src/dense.cpp:25) [1032]  (3.36 ns)
	'add' operation of DSP[1035] ('add_ln1192_24', cnn/src/dense.cpp:25) [1035]  (3.02 ns)

 <State 272>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_25', cnn/src/dense.cpp:25) [1062]  (2.55 ns)

 <State 273>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1065]  (8.75 ns)

 <State 274>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1065]  (8.75 ns)

 <State 275>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1065]  (8.75 ns)

 <State 276>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1065]  (8.75 ns)

 <State 277>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1065]  (8.75 ns)

 <State 278>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1065]  (8.75 ns)

 <State 279>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1065]  (8.75 ns)

 <State 280>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [1066]  (8.75 ns)

 <State 281>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1071] ('mul_ln1192_25', cnn/src/dense.cpp:25) [1068]  (3.36 ns)
	'add' operation of DSP[1071] ('add_ln1192_25', cnn/src/dense.cpp:25) [1071]  (3.02 ns)

 <State 282>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_26', cnn/src/dense.cpp:25) [1098]  (2.55 ns)

 <State 283>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1101]  (8.75 ns)

 <State 284>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1101]  (8.75 ns)

 <State 285>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1101]  (8.75 ns)

 <State 286>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1101]  (8.75 ns)

 <State 287>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1101]  (8.75 ns)

 <State 288>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1101]  (8.75 ns)

 <State 289>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1101]  (8.75 ns)

 <State 290>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [1102]  (8.75 ns)

 <State 291>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1107] ('mul_ln1192_26', cnn/src/dense.cpp:25) [1104]  (3.36 ns)
	'add' operation of DSP[1107] ('add_ln1192_26', cnn/src/dense.cpp:25) [1107]  (3.02 ns)

 <State 292>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln1117_27', cnn/src/dense.cpp:25) [1134]  (2.55 ns)

 <State 293>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1137]  (8.75 ns)

 <State 294>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1137]  (8.75 ns)

 <State 295>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1137]  (8.75 ns)

 <State 296>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1137]  (8.75 ns)

 <State 297>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1137]  (8.75 ns)

 <State 298>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1137]  (8.75 ns)

 <State 299>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:25) [1137]  (8.75 ns)

 <State 300>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:25) [1138]  (8.75 ns)

 <State 301>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1143] ('mul_ln1192_27', cnn/src/dense.cpp:25) [1140]  (3.36 ns)
	'add' operation of DSP[1143] ('add_ln1192_27', cnn/src/dense.cpp:25) [1143]  (3.02 ns)

 <State 302>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:27) [1151]  (8.75 ns)

 <State 303>: 8.75ns
The critical path consists of the following:
	bus write on port 'input_V' (cnn/src/dense.cpp:27) [1152]  (8.75 ns)

 <State 304>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:27) [1153]  (8.75 ns)

 <State 305>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:27) [1153]  (8.75 ns)

 <State 306>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:27) [1153]  (8.75 ns)

 <State 307>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:27) [1153]  (8.75 ns)

 <State 308>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:27) [1153]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
