// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module word_width_manual_word_width_manual_Pipeline_LOAD (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        x_idx_V_load,
        x_write3_V_load,
        x_sel_wr_V_load,
        sext_ln15,
        x_idx_V_flag_0_out,
        x_idx_V_flag_0_out_ap_vld,
        x_idx_V_new_0_out,
        x_idx_V_new_0_out_ap_vld,
        p_Val2_out,
        p_Val2_out_ap_vld,
        p_out,
        p_out_ap_vld,
        x_x_V_address0,
        x_x_V_ce0,
        x_x_V_we0,
        x_x_V_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [20:0] x_idx_V_load;
input  [23:0] x_write3_V_load;
input  [1:0] x_sel_wr_V_load;
input  [57:0] sext_ln15;
output  [0:0] x_idx_V_flag_0_out;
output   x_idx_V_flag_0_out_ap_vld;
output  [20:0] x_idx_V_new_0_out;
output   x_idx_V_new_0_out_ap_vld;
output  [23:0] p_Val2_out;
output   p_Val2_out_ap_vld;
output  [1:0] p_out;
output   p_out_ap_vld;
output  [18:0] x_x_V_address0;
output   x_x_V_ce0;
output   x_x_V_we0;
output  [23:0] x_x_V_d0;

reg ap_idle;
reg m_axi_gmem_RREADY;
reg x_idx_V_flag_0_out_ap_vld;
reg x_idx_V_new_0_out_ap_vld;
reg p_Val2_out_ap_vld;
reg p_out_ap_vld;
reg x_x_V_ce0;
reg x_x_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln15_reg_655;
reg   [0:0] icmp_ln674_reg_659;
reg    ap_predicate_op38_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln15_fu_264_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln15_reg_655_pp0_iter1_reg;
wire   [0:0] icmp_ln674_fu_280_p2;
reg   [0:0] icmp_ln674_reg_659_pp0_iter1_reg;
reg   [1:0] p_load11_reg_663;
reg   [511:0] gmem_addr_read_reg_668;
wire   [0:0] icmp_ln1064_1_fu_309_p2;
reg   [0:0] icmp_ln1064_1_reg_673;
reg   [20:0] t_V_2_load_reg_677;
wire   [0:0] icmp_ln1064_4_fu_352_p2;
reg   [0:0] icmp_ln1064_4_reg_682;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [511:0] ap_phi_mux_empty_26_phi_fu_221_p4;
wire   [511:0] ap_phi_reg_pp0_iter2_empty_26_reg_218;
wire   [511:0] zext_ln15_fu_374_p1;
wire   [63:0] zext_ln587_fu_534_p1;
reg   [503:0] shiftreg_fu_120;
wire    ap_loop_init;
reg   [1:0] empty_fu_124;
wire   [1:0] add_ln885_1_fu_303_p2;
reg   [23:0] p_Val2_s_fu_128;
wire   [23:0] p_Result_s_fu_527_p2;
reg   [20:0] i_fu_132;
wire   [20:0] i_2_fu_270_p2;
reg   [20:0] ap_sig_allocacmp_i_1;
reg   [20:0] t_V_2_fu_136;
wire   [20:0] add_ln885_fu_323_p2;
wire   [20:0] select_ln18_1_fu_358_p3;
reg   [20:0] ap_sig_allocacmp_t_V_2_load_1;
reg   [20:0] x_idx_V_new_0_fu_140;
wire   [20:0] select_ln18_fu_549_p3;
reg   [0:0] x_idx_V_flag_0_fu_144;
wire   [0:0] or_ln18_fu_544_p2;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] trunc_ln15_fu_276_p1;
wire   [4:0] Lo_fu_379_p3;
wire   [7:0] p_Val2_5_fu_395_p1;
wire   [4:0] Hi_fu_386_p2;
wire   [0:0] icmp_ln414_fu_413_p2;
wire   [4:0] sub_ln414_fu_419_p2;
wire   [4:0] select_ln414_fu_425_p3;
wire   [4:0] select_ln414_2_fu_441_p3;
wire   [4:0] select_ln414_1_fu_433_p3;
wire   [4:0] sub_ln414_1_fu_449_p2;
wire   [23:0] zext_ln232_fu_409_p1;
wire   [23:0] zext_ln414_fu_455_p1;
wire   [23:0] shl_ln414_fu_467_p2;
reg   [23:0] tmp_fu_473_p4;
wire   [23:0] zext_ln414_1_fu_459_p1;
wire   [23:0] zext_ln414_2_fu_463_p1;
wire   [23:0] shl_ln414_1_fu_491_p2;
wire   [23:0] lshr_ln414_fu_497_p2;
wire   [23:0] and_ln414_fu_503_p2;
wire   [23:0] xor_ln414_fu_509_p2;
wire   [23:0] select_ln414_3_fu_483_p3;
wire   [23:0] and_ln414_1_fu_515_p2;
wire   [23:0] and_ln414_2_fu_521_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_481;
reg    ap_condition_484;
reg    ap_condition_489;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

word_width_manual_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_124 <= x_sel_wr_V_load;
        end else if ((1'b1 == ap_condition_484)) begin
            empty_fu_124 <= 2'd0;
        end else if ((1'b1 == ap_condition_481)) begin
            empty_fu_124 <= add_ln885_1_fu_303_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln15_fu_264_p2 == 1'd0))) begin
            i_fu_132 <= i_2_fu_270_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_132 <= 21'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_s_fu_128 <= x_write3_V_load;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            p_Val2_s_fu_128 <= p_Result_s_fu_527_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            shiftreg_fu_120 <= 504'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            shiftreg_fu_120 <= {{ap_phi_mux_empty_26_phi_fu_221_p4[511:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            t_V_2_fu_136 <= x_idx_V_load;
        end else if (((icmp_ln15_reg_655 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            t_V_2_fu_136 <= select_ln18_1_fu_358_p3;
        end else if ((1'b1 == ap_condition_484)) begin
            t_V_2_fu_136 <= add_ln885_fu_323_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_idx_V_flag_0_fu_144 <= 1'd0;
        end else if ((1'b1 == ap_condition_489)) begin
            x_idx_V_flag_0_fu_144 <= 1'd1;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            x_idx_V_flag_0_fu_144 <= or_ln18_fu_544_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_489)) begin
            x_idx_V_new_0_fu_140 <= add_ln885_fu_323_p2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            x_idx_V_new_0_fu_140 <= select_ln18_fu_549_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln15_reg_655 <= icmp_ln15_fu_264_p2;
        icmp_ln15_reg_655_pp0_iter1_reg <= icmp_ln15_reg_655;
        icmp_ln674_reg_659_pp0_iter1_reg <= icmp_ln674_reg_659;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op38_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem_addr_read_reg_668 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_655 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1064_1_reg_673 <= icmp_ln1064_1_fu_309_p2;
        icmp_ln1064_4_reg_682 <= icmp_ln1064_4_fu_352_p2;
        p_load11_reg_663 <= empty_fu_124;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln15_fu_264_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln674_reg_659 <= icmp_ln674_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_655 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1064_1_fu_309_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_2_load_reg_677 <= t_V_2_fu_136;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln15_fu_264_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln15_reg_655 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln15_reg_655_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln674_reg_659_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_26_phi_fu_221_p4 = zext_ln15_fu_374_p1;
        end else if ((icmp_ln674_reg_659_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_26_phi_fu_221_p4 = gmem_addr_read_reg_668;
        end else begin
            ap_phi_mux_empty_26_phi_fu_221_p4 = ap_phi_reg_pp0_iter2_empty_26_reg_218;
        end
    end else begin
        ap_phi_mux_empty_26_phi_fu_221_p4 = ap_phi_reg_pp0_iter2_empty_26_reg_218;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 21'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_132;
    end
end

always @ (*) begin
    if (((icmp_ln15_reg_655 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1064_1_fu_309_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_t_V_2_load_1 = add_ln885_fu_323_p2;
    end else begin
        ap_sig_allocacmp_t_V_2_load_1 = t_V_2_fu_136;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln15_reg_655 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_out_ap_vld = 1'b1;
    end else begin
        p_Val2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln15_reg_655 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln15_reg_655 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_idx_V_flag_0_out_ap_vld = 1'b1;
    end else begin
        x_idx_V_flag_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln15_reg_655 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_idx_V_new_0_out_ap_vld = 1'b1;
    end else begin
        x_idx_V_new_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_x_V_ce0 = 1'b1;
    end else begin
        x_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1064_1_reg_673 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_x_V_we0 = 1'b1;
    end else begin
        x_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_fu_386_p2 = (5'd7 | Lo_fu_379_p3);

assign Lo_fu_379_p3 = {{p_load11_reg_663}, {3'd0}};

assign add_ln885_1_fu_303_p2 = (empty_fu_124 + 2'd1);

assign add_ln885_fu_323_p2 = (t_V_2_fu_136 + 21'd1);

assign and_ln414_1_fu_515_p2 = (xor_ln414_fu_509_p2 & p_Val2_s_fu_128);

assign and_ln414_2_fu_521_p2 = (select_ln414_3_fu_483_p3 & and_ln414_fu_503_p2);

assign and_ln414_fu_503_p2 = (shl_ln414_1_fu_491_p2 & lshr_ln414_fu_497_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_predicate_op38_read_state2 == 1'b1) & (m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_predicate_op38_read_state2 == 1'b1) & (m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_predicate_op38_read_state2 == 1'b1) & (m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op38_read_state2 == 1'b1) & (m_axi_gmem_RVALID == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_481 = ((icmp_ln15_reg_655 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1064_1_fu_309_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_484 = ((icmp_ln15_reg_655 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1064_1_fu_309_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_489 = ((icmp_ln15_reg_655 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1064_1_fu_309_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter2_empty_26_reg_218 = 'bx;

always @ (*) begin
    ap_predicate_op38_read_state2 = ((icmp_ln674_reg_659 == 1'd1) & (icmp_ln15_reg_655 == 1'd0));
end

assign i_2_fu_270_p2 = (ap_sig_allocacmp_i_1 + 21'd1);

assign icmp_ln1064_1_fu_309_p2 = ((add_ln885_1_fu_303_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1064_4_fu_352_p2 = ((ap_sig_allocacmp_t_V_2_load_1 == 21'd409600) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_264_p2 = ((ap_sig_allocacmp_i_1 == 21'd1228800) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_413_p2 = ((Lo_fu_379_p3 > Hi_fu_386_p2) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_280_p2 = ((trunc_ln15_fu_276_p1 == 6'd0) ? 1'b1 : 1'b0);

assign lshr_ln414_fu_497_p2 = 24'd16777215 >> zext_ln414_2_fu_463_p1;

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign or_ln18_fu_544_p2 = (x_idx_V_flag_0_fu_144 | icmp_ln1064_4_reg_682);

assign p_Result_s_fu_527_p2 = (and_ln414_2_fu_521_p2 | and_ln414_1_fu_515_p2);

assign p_Val2_5_fu_395_p1 = ap_phi_mux_empty_26_phi_fu_221_p4[7:0];

assign p_Val2_out = p_Val2_s_fu_128;

assign p_out = empty_fu_124;

assign select_ln18_1_fu_358_p3 = ((icmp_ln1064_4_fu_352_p2[0:0] == 1'b1) ? 21'd0 : ap_sig_allocacmp_t_V_2_load_1);

assign select_ln18_fu_549_p3 = ((icmp_ln1064_4_reg_682[0:0] == 1'b1) ? 21'd0 : x_idx_V_new_0_fu_140);

assign select_ln414_1_fu_433_p3 = ((icmp_ln414_fu_413_p2[0:0] == 1'b1) ? Hi_fu_386_p2 : Lo_fu_379_p3);

assign select_ln414_2_fu_441_p3 = ((icmp_ln414_fu_413_p2[0:0] == 1'b1) ? sub_ln414_fu_419_p2 : Lo_fu_379_p3);

assign select_ln414_3_fu_483_p3 = ((icmp_ln414_fu_413_p2[0:0] == 1'b1) ? tmp_fu_473_p4 : shl_ln414_fu_467_p2);

assign select_ln414_fu_425_p3 = ((icmp_ln414_fu_413_p2[0:0] == 1'b1) ? Lo_fu_379_p3 : Hi_fu_386_p2);

assign shl_ln414_1_fu_491_p2 = 24'd16777215 << zext_ln414_1_fu_459_p1;

assign shl_ln414_fu_467_p2 = zext_ln232_fu_409_p1 << zext_ln414_fu_455_p1;

assign sub_ln414_1_fu_449_p2 = ($signed(5'd23) - $signed(select_ln414_fu_425_p3));

assign sub_ln414_fu_419_p2 = ($signed(5'd23) - $signed(Lo_fu_379_p3));

integer ap_tvar_int_0;

always @ (shl_ln414_fu_467_p2) begin
    for (ap_tvar_int_0 = 24 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 23 - 0) begin
            tmp_fu_473_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_fu_473_p4[ap_tvar_int_0] = shl_ln414_fu_467_p2[23 - ap_tvar_int_0];
        end
    end
end

assign trunc_ln15_fu_276_p1 = ap_sig_allocacmp_i_1[5:0];

assign x_idx_V_flag_0_out = x_idx_V_flag_0_fu_144;

assign x_idx_V_new_0_out = x_idx_V_new_0_fu_140;

assign x_x_V_address0 = zext_ln587_fu_534_p1;

assign x_x_V_d0 = (and_ln414_2_fu_521_p2 | and_ln414_1_fu_515_p2);

assign xor_ln414_fu_509_p2 = (24'd16777215 ^ and_ln414_fu_503_p2);

assign zext_ln15_fu_374_p1 = shiftreg_fu_120;

assign zext_ln232_fu_409_p1 = p_Val2_5_fu_395_p1;

assign zext_ln414_1_fu_459_p1 = select_ln414_1_fu_433_p3;

assign zext_ln414_2_fu_463_p1 = sub_ln414_1_fu_449_p2;

assign zext_ln414_fu_455_p1 = select_ln414_2_fu_441_p3;

assign zext_ln587_fu_534_p1 = t_V_2_load_reg_677;

endmodule //word_width_manual_word_width_manual_Pipeline_LOAD
