{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1514540832443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1514540832444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 29 17:47:12 2017 " "Processing started: Fri Dec 29 17:47:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1514540832444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1514540832444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1514540832444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1514540832787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk Clock.v(5) " "Verilog HDL Declaration information at Clock.v(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1514540832845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_s Done_S Clock.v(6) " "Verilog HDL Declaration information at Clock.v(6): object \"done_s\" differs only in case from object \"Done_S\" in the same scope" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1514540832845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_m Done_M Clock.v(6) " "Verilog HDL Declaration information at Clock.v(6): object \"done_m\" differs only in case from object \"Done_M\" in the same scope" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1514540832845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_d Done_D Clock.v(6) " "Verilog HDL Declaration information at Clock.v(6): object \"done_d\" differs only in case from object \"Done_D\" in the same scope" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1514540832845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK Clk Clock.v(5) " "Verilog HDL Declaration information at Clock.v(5): object \"CLK\" differs only in case from object \"Clk\" in the same scope" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1514540832845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk Clk Clock.v(6) " "Verilog HDL Declaration information at Clock.v(6): object \"clk\" differs only in case from object \"Clk\" in the same scope" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1514540832845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/remote/desktop/clock.v 8 8 " "Found 8 design units, including 8 entities, in source file c:/users/remote/desktop/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1514540832848 ""} { "Info" "ISGN_ENTITY_NAME" "2 Select " "Found entity 2: Select" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1514540832848 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter1 " "Found entity 3: Counter1" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1514540832848 ""} { "Info" "ISGN_ENTITY_NAME" "4 Counter2 " "Found entity 4: Counter2" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1514540832848 ""} { "Info" "ISGN_ENTITY_NAME" "5 Week " "Found entity 5: Week" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1514540832848 ""} { "Info" "ISGN_ENTITY_NAME" "6 D_FF " "Found entity 6: D_FF" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1514540832848 ""} { "Info" "ISGN_ENTITY_NAME" "7 div_clk " "Found entity 7: div_clk" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1514540832848 ""} { "Info" "ISGN_ENTITY_NAME" "8 Sound " "Found entity 8: Sound" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1514540832848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1514540832848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display " "Elaborating entity \"Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1514540832892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:Clk " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:Clk\"" {  } { { "C:/Users/Remote/Desktop/Clock.v" "Clk" { Text "C:/Users/Remote/Desktop/Clock.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1514540832904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter1 Counter1:cnt_s " "Elaborating entity \"Counter1\" for hierarchy \"Counter1:cnt_s\"" {  } { { "C:/Users/Remote/Desktop/Clock.v" "cnt_s" { Text "C:/Users/Remote/Desktop/Clock.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1514540832914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF Counter1:cnt_s\|D_FF:count0 " "Elaborating entity \"D_FF\" for hierarchy \"Counter1:cnt_s\|D_FF:count0\"" {  } { { "C:/Users/Remote/Desktop/Clock.v" "count0" { Text "C:/Users/Remote/Desktop/Clock.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1514540832924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter2 Counter2:cnt_h " "Elaborating entity \"Counter2\" for hierarchy \"Counter2:cnt_h\"" {  } { { "C:/Users/Remote/Desktop/Clock.v" "cnt_h" { Text "C:/Users/Remote/Desktop/Clock.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1514540832938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound Sound:sd " "Elaborating entity \"Sound\" for hierarchy \"Sound:sd\"" {  } { { "C:/Users/Remote/Desktop/Clock.v" "sd" { Text "C:/Users/Remote/Desktop/Clock.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1514540832951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Clock.v(143) " "Verilog HDL assignment warning at Clock.v(143): truncated value with size 32 to match size of target (1)" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1514540832951 "|Display|Sound:sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Week Week:wk " "Elaborating entity \"Week\" for hierarchy \"Week:wk\"" {  } { { "C:/Users/Remote/Desktop/Clock.v" "wk" { Text "C:/Users/Remote/Desktop/Clock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1514540832963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1514540833248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1514540833347 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1514540833347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1514540833347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1514540833347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/clock/Clock.map.smsg " "Generated suppressed messages file D:/Project/clock/Clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1514540833397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1514540833428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 29 17:47:13 2017 " "Processing ended: Fri Dec 29 17:47:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1514540833428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1514540833428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1514540833428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1514540833428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1514540834598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1514540834598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 29 17:47:14 2017 " "Processing started: Fri Dec 29 17:47:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1514540834598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1514540834598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Clock -c Clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1514540834598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1514540834678 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Clock EPM240T100C5 " "Selected device EPM240T100C5 for design \"Clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1514540834719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1514540834768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1514540834768 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1514540834829 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1514540835049 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1514540835049 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1514540835049 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1514540835049 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1514540835049 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1514540835049 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Clock.sdc " "Synopsys Design Constraints File file not found: 'Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1514540835109 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1514540835109 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1514540835109 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1514540835109 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        CLOCK " "   1.000        CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Counter1:cnt_m\|D_FF:count0\|out\[0\] " "   1.000 Counter1:cnt_m\|D_FF:count0\|out\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Counter1:cnt_s\|D_FF:count0\|out\[0\] " "   1.000 Counter1:cnt_s\|D_FF:count0\|out\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Counter2:cnt_h\|D_FF:count0\|out\[0\] " "   1.000 Counter2:cnt_h\|D_FF:count0\|out\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 div_clk:Clk\|clk " "   1.000 div_clk:Clk\|clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Sound:sd\|clk1 " "   1.000 Sound:sd\|clk1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1514540835109 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1514540835109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1514540835109 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1514540835120 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLOCK Global clock in PIN 12 " "Automatically promoted signal \"CLOCK\" to use Global clock in PIN 12" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1514540835125 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Counter1:cnt_m\|done Global clock " "Automatically promoted some destinations of signal \"Counter1:cnt_m\|done\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Sound:sd\|CLK~1 " "Destination \"Sound:sd\|CLK~1\" may be non-global or may not use global clock" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1514540835125 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Counter1:cnt_m\|D_FF:count1\|out\[2\]~2 " "Destination \"Counter1:cnt_m\|D_FF:count1\|out\[2\]~2\" may be non-global or may not use global clock" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 104 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1514540835125 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Counter1:cnt_m\|D_FF:count1\|out\[3\]~3 " "Destination \"Counter1:cnt_m\|D_FF:count1\|out\[3\]~3\" may be non-global or may not use global clock" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 104 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1514540835125 ""}  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 62 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1514540835125 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Counter1:cnt_s\|done Global clock " "Automatically promoted some destinations of signal \"Counter1:cnt_s\|done\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Counter1:cnt_s\|D_FF:count1\|out\[1\]~1 " "Destination \"Counter1:cnt_s\|D_FF:count1\|out\[1\]~1\" may be non-global or may not use global clock" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 104 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1514540835126 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Counter1:cnt_s\|D_FF:count1\|out\[2\]~2 " "Destination \"Counter1:cnt_s\|D_FF:count1\|out\[2\]~2\" may be non-global or may not use global clock" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 104 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1514540835126 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Counter1:cnt_s\|D_FF:count1\|out\[3\]~3 " "Destination \"Counter1:cnt_s\|D_FF:count1\|out\[3\]~3\" may be non-global or may not use global clock" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 104 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1514540835126 ""}  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 62 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1514540835126 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div_clk:Clk\|clk Global clock " "Automatically promoted some destinations of signal \"div_clk:Clk\|clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div_clk:Clk\|clk " "Destination \"div_clk:Clk\|clk\" may be non-global or may not use global clock" {  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 110 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1514540835126 ""}  } { { "C:/Users/Remote/Desktop/Clock.v" "" { Text "C:/Users/Remote/Desktop/Clock.v" 110 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1514540835126 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1514540835126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1514540835128 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1514540835138 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1514540835138 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1514540835158 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1514540835158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1514540835158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1514540835158 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1514540835188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1514540835239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1514540835389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1514540835389 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1514540835699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1514540835699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1514540835726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/Project/clock/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1514540835860 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1514540835860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1514540836110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1514540836120 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1514540836120 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1514540836140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/clock/Clock.fit.smsg " "Generated suppressed messages file D:/Project/clock/Clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1514540836200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1514540836240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 29 17:47:16 2017 " "Processing ended: Fri Dec 29 17:47:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1514540836240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1514540836240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1514540836240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1514540836240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1514540837561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1514540837561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 29 17:47:17 2017 " "Processing started: Fri Dec 29 17:47:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1514540837561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1514540837561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Clock -c Clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1514540837561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1514540837821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1514540837821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 29 17:47:17 2017 " "Processing started: Fri Dec 29 17:47:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1514540837821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1514540837821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Clock -c Clock " "Command: quartus_sta Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1514540837821 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1514540837951 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1514540837991 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1514540837991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1514540838131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1514540838131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 29 17:47:18 2017 " "Processing ended: Fri Dec 29 17:47:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1514540838131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1514540838131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1514540838131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1514540838131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1514540838220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1514540838220 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1514540838288 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1514540838492 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Clock.sdc " "Synopsys Design Constraints File file not found: 'Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1514540838568 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1514540838569 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk:Clk\|clk div_clk:Clk\|clk " "create_clock -period 1.000 -name div_clk:Clk\|clk div_clk:Clk\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1514540838577 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1514540838577 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter1:cnt_s\|D_FF:count0\|out\[0\] Counter1:cnt_s\|D_FF:count0\|out\[0\] " "create_clock -period 1.000 -name Counter1:cnt_s\|D_FF:count0\|out\[0\] Counter1:cnt_s\|D_FF:count0\|out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1514540838577 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter1:cnt_m\|D_FF:count0\|out\[0\] Counter1:cnt_m\|D_FF:count0\|out\[0\] " "create_clock -period 1.000 -name Counter1:cnt_m\|D_FF:count0\|out\[0\] Counter1:cnt_m\|D_FF:count0\|out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1514540838577 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter2:cnt_h\|D_FF:count0\|out\[0\] Counter2:cnt_h\|D_FF:count0\|out\[0\] " "create_clock -period 1.000 -name Counter2:cnt_h\|D_FF:count0\|out\[0\] Counter2:cnt_h\|D_FF:count0\|out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1514540838577 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sound:sd\|clk1 Sound:sd\|clk1 " "create_clock -period 1.000 -name Sound:sd\|clk1 Sound:sd\|clk1" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1514540838577 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1514540838577 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1514540838581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1514540838600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.835 " "Worst-case setup slack is -7.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.835      -257.256 CLOCK  " "   -7.835      -257.256 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.794       -29.611 Counter1:cnt_m\|D_FF:count0\|out\[0\]  " "   -4.794       -29.611 Counter1:cnt_m\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.389       -22.432 Counter1:cnt_s\|D_FF:count0\|out\[0\]  " "   -4.389       -22.432 Counter1:cnt_s\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.123       -23.011 div_clk:Clk\|clk  " "   -4.123       -23.011 div_clk:Clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131        -7.936 Counter2:cnt_h\|D_FF:count0\|out\[0\]  " "   -2.131        -7.936 Counter2:cnt_h\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194        -1.194 Sound:sd\|clk1  " "   -1.194        -1.194 Sound:sd\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1514540838604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.591 " "Worst-case hold slack is -6.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.591       -45.411 Counter1:cnt_s\|D_FF:count0\|out\[0\]  " "   -6.591       -45.411 Counter1:cnt_s\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.154       -28.782 Counter1:cnt_m\|D_FF:count0\|out\[0\]  " "   -5.154       -28.782 Counter1:cnt_m\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.943       -14.440 div_clk:Clk\|clk  " "   -2.943       -14.440 div_clk:Clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807        -3.004 CLOCK  " "   -1.807        -3.004 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640         0.000 Sound:sd\|clk1  " "    1.640         0.000 Sound:sd\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.695         0.000 Counter2:cnt_h\|D_FF:count0\|out\[0\]  " "    1.695         0.000 Counter2:cnt_h\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1514540838609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1514540838614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1514540838618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 CLOCK  " "   -2.289        -2.289 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 Counter1:cnt_m\|D_FF:count0\|out\[0\]  " "    0.234         0.000 Counter1:cnt_m\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 Counter1:cnt_s\|D_FF:count0\|out\[0\]  " "    0.234         0.000 Counter1:cnt_s\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 Counter2:cnt_h\|D_FF:count0\|out\[0\]  " "    0.234         0.000 Counter2:cnt_h\|D_FF:count0\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 Sound:sd\|clk1  " "    0.234         0.000 Sound:sd\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 div_clk:Clk\|clk  " "    0.234         0.000 div_clk:Clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1514540838623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1514540838623 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1514540838782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1514540838835 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1514540838835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1514540838923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 29 17:47:18 2017 " "Processing ended: Fri Dec 29 17:47:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1514540838923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1514540838923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1514540838923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1514540838923 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1514540839622 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1514540839622 ""}
