Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: DLX_WITH_IOSIM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DLX_WITH_IOSIM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DLX_WITH_IOSIM"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : DLX_WITH_IOSIM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" into library work
Parsing module <vedic4_x_4_sc>.
WARNING:HDLCompiler:751 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" Line 31: Redeclaration of ansi port c is not allowed
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa8bit_sc.v" into library work
Parsing module <fa8bit_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa12bit_sc.v" into library work
Parsing module <fa12bit_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" into library work
Parsing module <vedic8_x_8_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa24bit_sc.v" into library work
Parsing module <fa24bit_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" into library work
Parsing module <vedic16_x_16_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_32bit.v" into library work
Parsing module <twoscomplement_32bit>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_16bit.v" into library work
Parsing module <twoscomplement_16bit>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX_16BIT.v" into library work
Parsing module <MUX_16BIT>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\ISZERO32.v" into library work
Parsing module <ISZERO32>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa32bit_sc.v" into library work
Parsing module <fa32bit_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\Zeros_ext_DLX.v" into library work
Parsing module <Sign_ext_DLX>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\XOR32.v" into library work
Parsing module <XOR32>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\REG32CE.v" into library work
Parsing module <REG32CE>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\RAM32x32.v" into library work
Parsing module <RAM32x32>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\OR32.v" into library work
Parsing module <OR32>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX_5to5.v" into library work
Parsing module <MUX_5to5>.
WARNING:HDLCompiler:751 - "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX_5to5.v" Line 28: Redeclaration of ansi port O is not allowed
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX_32BIT.v" into library work
Parsing module <MUX_32BIT>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\mux_3.v" into library work
Parsing module <mux_3>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX5bit.v" into library work
Parsing module <MUX5bit>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX32bit.v" into library work
Parsing module <MUX32bit>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\comp_with_zeros_32.v" into library work
Parsing module <comp_with_zeros_32>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\BUF5.v" into library work
Parsing module <BUF5>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\AND32WITH1.v" into library work
Parsing module <AND32WITH>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\AND32.v" into library work
Parsing module <AND32>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\AEQZ.v" into library work
Parsing module <AEQZ>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\Accumulator.v" into library work
Parsing module <Accumulator>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\Shifter_DLX.v" into library work
Parsing module <Shifter_DLX>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\RE32RST.v" into library work
Parsing module <REG32RST>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX4_32bit.v" into library work
Parsing module <MUX4_32bit>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX32bit_3in.v" into library work
Parsing module <MUX32bit_3in>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MMU_DLX.v" into library work
Parsing module <MMU_DLX>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\MAC_STATE_MACHINE.v" into library work
Parsing module <MAC_STATE_MACHINE>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" into library work
Parsing module <control_FSM>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\REG_sram.v" into library work
Parsing module <REG_sram>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\IO_SIM.v" into library work
Parsing module <IO_SIM>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\halfadder_sc.vhf" into library work
Parsing entity <halfadder_sc>.
Parsing architecture <BEHAVIORAL> of entity <halfadder_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\fulladd_sc.vhf" into library work
Parsing entity <fulladd_sc>.
Parsing architecture <BEHAVIORAL> of entity <fulladd_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic2_x_2_sc.vhf" into library work
Parsing entity <halfadder_sc_MUSER_vedic2_x_2_sc>.
Parsing architecture <BEHAVIORAL> of entity <halfadder_sc_muser_vedic2_x_2_sc>.
Parsing entity <vedic2_x_2_sc>.
Parsing architecture <BEHAVIORAL> of entity <vedic2_x_2_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_6bit_sc.vhf" into library work
Parsing entity <fulladd_sc_MUSER_fa_6bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fulladd_sc_muser_fa_6bit_sc>.
Parsing entity <fa_6bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fa_6bit_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_4bit_sc.vhf" into library work
Parsing entity <fulladd_sc_MUSER_fa_4bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fulladd_sc_muser_fa_4bit_sc>.
Parsing entity <fa_4bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fa_4bit_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa16bit_sc.vhf" into library work
Parsing entity <fulladd_sc_MUSER_fa16bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fulladd_sc_muser_fa16bit_sc>.
Parsing entity <fa_4bit_sc_MUSER_fa16bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fa_4bit_sc_muser_fa16bit_sc>.
Parsing entity <fa16bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fa16bit_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_signed_sc.vhf" into library work
Parsing entity <vedic16_x_16_signed_sc>.
Parsing architecture <BEHAVIORAL> of entity <vedic16_x_16_signed_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\COMPARATOR.vhf" into library work
Parsing entity <COMPARATOR>.
Parsing architecture <BEHAVIORAL> of entity <comparator>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\ADDSUB32.vhf" into library work
Parsing entity <M2_1_HXILINX_ADDSUB32>.
Parsing architecture <M2_1_HXILINX_ADDSUB32_V> of entity <m2_1_hxilinx_addsub32>.
Parsing entity <ADSU16_HXILINX_ADDSUB32>.
Parsing architecture <ADSU16_HXILINX_ADDSUB32_V> of entity <adsu16_hxilinx_addsub32>.
Parsing entity <ADDSUB32>.
Parsing architecture <BEHAVIORAL> of entity <addsub32>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\MAC_Unit.vhf" into library work
Parsing entity <vedic16_x_16_signed_sc_MUSER_MAC_Unit>.
Parsing architecture <BEHAVIORAL> of entity <vedic16_x_16_signed_sc_muser_mac_unit>.
Parsing entity <MAC_Unit>.
Parsing architecture <BEHAVIORAL> of entity <mac_unit>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\IR_DLX.vhf" into library work
Parsing entity <IR_DLX>.
Parsing architecture <BEHAVIORAL> of entity <ir_dlx>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\GPR_ENVIR.vhf" into library work
Parsing entity <GPR_ENVIR>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\ALU_DLX.vhf" into library work
Parsing entity <M2_1_HXILINX_ALU_DLX>.
Parsing architecture <M2_1_HXILINX_ALU_DLX_V> of entity <m2_1_hxilinx_alu_dlx>.
Parsing entity <ADSU16_HXILINX_ALU_DLX>.
Parsing architecture <ADSU16_HXILINX_ALU_DLX_V> of entity <adsu16_hxilinx_alu_dlx>.
Parsing entity <COMPARATOR_MUSER_ALU_DLX>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_alu_dlx>.
Parsing entity <ADDSUB32_MUSER_ALU_DLX>.
Parsing architecture <BEHAVIORAL> of entity <addsub32_muser_alu_dlx>.
Parsing entity <ALU_DLX>.
Parsing architecture <BEHAVIORAL> of entity <alu_dlx>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\datapath_DLX.vhf" into library work
Parsing entity <M2_1_HXILINX_datapath_DLX>.
Parsing architecture <M2_1_HXILINX_datapath_DLX_V> of entity <m2_1_hxilinx_datapath_dlx>.
Parsing entity <ADSU16_HXILINX_datapath_DLX>.
Parsing architecture <ADSU16_HXILINX_datapath_DLX_V> of entity <adsu16_hxilinx_datapath_dlx>.
Parsing entity <COMPARATOR_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_datapath_dlx>.
Parsing entity <ADDSUB32_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <addsub32_muser_datapath_dlx>.
Parsing entity <ALU_DLX_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <alu_dlx_muser_datapath_dlx>.
Parsing entity <vedic16_x_16_signed_sc_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <vedic16_x_16_signed_sc_muser_datapath_dlx>.
Parsing entity <MAC_Unit_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <mac_unit_muser_datapath_dlx>.
Parsing entity <IR_DLX_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <ir_dlx_muser_datapath_dlx>.
Parsing entity <GPR_ENVIR_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_datapath_dlx>.
Parsing entity <datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <datapath_dlx>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\control.vhf" into library work
Parsing entity <control>.
Parsing architecture <BEHAVIORAL> of entity <control>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_toplevel.vhf" into library work
Parsing entity <M2_1_HXILINX_DLX_toplevel>.
Parsing architecture <M2_1_HXILINX_DLX_toplevel_V> of entity <m2_1_hxilinx_dlx_toplevel>.
Parsing entity <ADSU16_HXILINX_DLX_toplevel>.
Parsing architecture <ADSU16_HXILINX_DLX_toplevel_V> of entity <adsu16_hxilinx_dlx_toplevel>.
Parsing entity <COMPARATOR_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_dlx_toplevel>.
Parsing entity <ADDSUB32_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <addsub32_muser_dlx_toplevel>.
Parsing entity <ALU_DLX_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <alu_dlx_muser_dlx_toplevel>.
Parsing entity <vedic16_x_16_signed_sc_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <vedic16_x_16_signed_sc_muser_dlx_toplevel>.
Parsing entity <MAC_Unit_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <mac_unit_muser_dlx_toplevel>.
Parsing entity <IR_DLX_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <ir_dlx_muser_dlx_toplevel>.
Parsing entity <GPR_ENVIR_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_dlx_toplevel>.
Parsing entity <datapath_DLX_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <datapath_dlx_muser_dlx_toplevel>.
Parsing entity <control_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <control_muser_dlx_toplevel>.
Parsing entity <DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <dlx_toplevel>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" into library work
Parsing entity <M2_1_HXILINX_DLX_WITH_IOSIM>.
Parsing architecture <M2_1_HXILINX_DLX_WITH_IOSIM_V> of entity <m2_1_hxilinx_dlx_with_iosim>.
Parsing entity <ADSU16_HXILINX_DLX_WITH_IOSIM>.
Parsing architecture <ADSU16_HXILINX_DLX_WITH_IOSIM_V> of entity <adsu16_hxilinx_dlx_with_iosim>.
Parsing entity <COMPARATOR_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_dlx_with_iosim>.
Parsing entity <ADDSUB32_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <addsub32_muser_dlx_with_iosim>.
Parsing entity <ALU_DLX_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <alu_dlx_muser_dlx_with_iosim>.
Parsing entity <vedic16_x_16_signed_sc_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <vedic16_x_16_signed_sc_muser_dlx_with_iosim>.
Parsing entity <MAC_Unit_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <mac_unit_muser_dlx_with_iosim>.
Parsing entity <IR_DLX_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <ir_dlx_muser_dlx_with_iosim>.
Parsing entity <GPR_ENVIR_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_dlx_with_iosim>.
Parsing entity <datapath_DLX_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <datapath_dlx_muser_dlx_with_iosim>.
Parsing entity <control_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <control_muser_dlx_with_iosim>.
Parsing entity <DLX_toplevel_MUSER_DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <dlx_toplevel_muser_dlx_with_iosim>.
Parsing entity <DLX_WITH_IOSIM>.
Parsing architecture <BEHAVIORAL> of entity <dlx_with_iosim>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\LSM.vhf" into library work
Parsing entity <GPR_ENVIR_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_lsm>.
Parsing entity <datapath_lab5_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <datapath_lab5_muser_lsm>.
Parsing entity <CONTROL_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <control_muser_lsm>.
Parsing entity <LSM>.
Parsing architecture <BEHAVIORAL> of entity <lsm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module IO_SIM

Elaborating module <IO_SIM(ADDR_WIDTH=10)>.

Elaborating module <REG_sram(ADDR_WIDTH=10)>.
Reading initialization file \"sram.data\".
WARNING:HDLCompiler:1670 - "C:\Users\ron\Downloads\13.3\try2\finally_work\REG_sram.v" Line 33: Signal <memory_array> in initial block is partially initialized.
Back to vhdl to continue elaboration

Elaborating entity <DLX_toplevel_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <control_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module MAC_STATE_MACHINE

Elaborating module <MAC_STATE_MACHINE(WAIT4REQ=0,WAIT4ACK=1,NEXT=2)>.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\MAC_STATE_MACHINE.v" Line 91: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\MAC_STATE_MACHINE.v" Line 92: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module control_FSM

Elaborating module <control_FSM(INIT=0,fetch=1,decode=2,halt=31,ALU=3,shift_next_state=4,WBR=5,ALUI=6,testI=7,WBI=8,addessCMP=9,load=10,copyMDR2C=11,copyGPR2MDR=12,store=13,JR=14,savePC=15,JALR=16,branch=17,Btaken=18,mul=19,macFirst=20,mac=21,R_inst_opcode=0,slli=0,srli=2,add_func=3,sub=2,and_logic=6,or_logic=5,xor_logic=4,D1=6,D5=1,D6=3,D7=2,D8=22,D9=23,D12=2,lw=3,sw=11,addi=11)>.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 139: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 152: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 154: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 167: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 178: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 181: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 182: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 183: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 185: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 186: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 187: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 188: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 189: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 191: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 192: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 193: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 194: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 195: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 197: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 198: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 199: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 200: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 201: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 202: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 203: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 205: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 206: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v" Line 207: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration

Elaborating entity <datapath_DLX_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module REG32CE

Elaborating module <REG32CE>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32RST

Elaborating module <REG32RST>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit

Elaborating module <MUX32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX4_32bit

Elaborating module <MUX4_32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX4_32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Shifter_DLX

Elaborating module <Shifter_DLX>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MMU_DLX

Elaborating module <MMU_DLX>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX5bit

Elaborating module <MUX5bit>.
Back to vhdl to continue elaboration

Elaborating entity <GPR_ENVIR_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module RAM32x32

Elaborating module <RAM32x32>.
Reading initialization file \"sram_zero.data\".
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX_5to5

Elaborating module <MUX_5to5>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AEQZ

Elaborating module <AEQZ>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module RAM32x32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module RAM32x32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX_5to5
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX_5to5
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32WITH

Elaborating module <AND32WITH>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32WITH
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32WITH
Back to vhdl to continue elaboration

Elaborating entity <IR_DLX_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX5bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module BUF5

Elaborating module <BUF5>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module BUF5
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Sign_ext_DLX

Elaborating module <Sign_ext_DLX>.
Back to vhdl to continue elaboration

Elaborating entity <MAC_Unit_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <vedic16_x_16_signed_sc_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module twoscomplement_32bit

Elaborating module <twoscomplement_32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module vedic16_x_16_sc

Elaborating module <vedic16_x_16_sc>.

Elaborating module <vedic8_x_8_sc>.

Elaborating module <vedic4_x_4_sc>.
Going to vhdl side to elaborate module vedic2_x_2_sc

Elaborating entity <vedic2_x_2_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <halfadder_sc_MUSER_vedic2_x_2_sc> (architecture <BEHAVIORAL>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module vedic2_x_2_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module vedic2_x_2_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module vedic2_x_2_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_4bit_sc

Elaborating entity <fa_4bit_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <fulladd_sc_MUSER_fa_4bit_sc> (architecture <BEHAVIORAL>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_6bit_sc

Elaborating entity <fa_6bit_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <fulladd_sc_MUSER_fa_6bit_sc> (architecture <BEHAVIORAL>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_6bit_sc
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 31: Size mismatch in connection of port <c>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 32: Size mismatch in connection of port <a>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 33: Size mismatch in connection of port <b>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 34: Size mismatch in connection of port <a>. Formal port size is 4-bit while actual signal size is 8-bit.

Elaborating module <fa8bit_sc>.
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 43: Assignment to Cout0 ignored, since the identifier is never used

Elaborating module <fa12bit_sc>.
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 54: Assignment to Cout1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 65: Assignment to Cout2 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 31: Size mismatch in connection of port <c>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 32: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 33: Size mismatch in connection of port <b>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 34: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 16-bit.
Going to vhdl side to elaborate module fa16bit_sc

Elaborating entity <fa16bit_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <fa_4bit_sc_MUSER_fa16bit_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <fulladd_sc_MUSER_fa16bit_sc> (architecture <BEHAVIORAL>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <fa24bit_sc>.
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 53: Assignment to Cout1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 64: Assignment to Cout2 ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module twoscomplement_16bit

Elaborating module <twoscomplement_16bit>.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_16bit.v" Line 26: Result of 32-bit expression is truncated to fit in 16-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module twoscomplement_16bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Accumulator

Elaborating module <Accumulator>.

Elaborating module <fa32bit_sc>.
Going to vhdl side to elaborate module fa16bit_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa16bit_sc
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\Accumulator.v" Line 21: Assignment to carry_out ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit_3in

Elaborating module <MUX32bit_3in>.
Back to vhdl to continue elaboration

Elaborating entity <ALU_DLX_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADDSUB32_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADSU16_HXILINX_DLX_WITH_IOSIM> (architecture <ADSU16_HXILINX_DLX_WITH_IOSIM_V>) from library <work>.

Elaborating entity <M2_1_HXILINX_DLX_WITH_IOSIM> (architecture <M2_1_HXILINX_DLX_WITH_IOSIM_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" Line 44. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module MUX_16BIT

Elaborating module <MUX_16BIT>.
Back to vhdl to continue elaboration

Elaborating entity <COMPARATOR_MUSER_DLX_WITH_IOSIM> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module ISZERO32

Elaborating module <ISZERO32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module OR32

Elaborating module <OR32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module XOR32

Elaborating module <XOR32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32

Elaborating module <AND32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mux_3

Elaborating module <mux_3>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module comp_with_zeros_32

Elaborating module <comp_with_zeros_32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX_32BIT

Elaborating module <MUX_32BIT>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" Line 1733: Net <XLXI_5_Daddr_openSignal[4]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" line 1817: Output port <D> of the instance <XLXI_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_5_Daddr_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <IO_SIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\IO_SIM.v".
        ADDR_WIDTH = 10
WARNING:Xst:647 - Input <MAO<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <on_write>.
    Found 4-bit register for signal <s_reg>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <IO_SIM> synthesized.

Synthesizing Unit <REG_sram>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\REG_sram.v".
        ADDR_WIDTH = 10
    Found 1024x32-bit single-port RAM <Mram_memory_array> for signal <memory_array>.
    Summary:
	inferred   1 RAM(s).
Unit <REG_sram> synthesized.

Synthesizing Unit <DLX_toplevel_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" line 1591: Output port <busy_m> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DLX_toplevel_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <control_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Summary:
	no macro.
Unit <control_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <MAC_STATE_MACHINE>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MAC_STATE_MACHINE.v".
        WAIT4REQ = 0
        WAIT4ACK = 1
        NEXT = 2
    Found 2-bit register for signal <prev_state>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MAC_STATE_MACHINE> synthesized.

Synthesizing Unit <control_FSM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\control_FSM.v".
        INIT = 0
        fetch = 1
        decode = 2
        halt = 31
        ALU = 3
        shift_next_state = 4
        WBR = 5
        ALUI = 6
        testI = 7
        WBI = 8
        addessCMP = 9
        load = 10
        copyMDR2C = 11
        copyGPR2MDR = 12
        store = 13
        JR = 14
        savePC = 15
        JALR = 16
        branch = 17
        Btaken = 18
        mul = 19
        macFirst = 20
        mac = 21
        R_inst_opcode = 0
        slli = 0
        srli = 2
        add_func = 3
        sub = 2
        and_logic = 6
        or_logic = 5
        xor_logic = 4
        D1 = 6
        D5 = 1
        D6 = 3
        D7 = 2
        D8 = 22
        D9 = 23
        D12 = 2
        lw = 3
        sw = 11
        addi = 11
    Found 5-bit register for signal <next_state>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
Unit <control_FSM> synthesized.

Synthesizing Unit <datapath_DLX_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Summary:
	no macro.
Unit <datapath_DLX_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <REG32CE>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\REG32CE.v".
    Found 32-bit register for signal <REG>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32CE> synthesized.

Synthesizing Unit <REG32RST>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\RE32RST.v".
    Found 32-bit register for signal <REG>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32RST> synthesized.

Synthesizing Unit <MUX32bit>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX32bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX32bit> synthesized.

Synthesizing Unit <MUX4_32bit>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX4_32bit.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MUX4_32bit> synthesized.

Synthesizing Unit <Shifter_DLX>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\Shifter_DLX.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <Shifter_DLX> synthesized.

Synthesizing Unit <MMU_DLX>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MMU_DLX.v".
WARNING:Xst:647 - Input <Addr<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MMU_DLX> synthesized.

Synthesizing Unit <MUX5bit>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX5bit> synthesized.

Synthesizing Unit <GPR_ENVIR_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Summary:
	no macro.
Unit <GPR_ENVIR_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <RAM32x32>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\RAM32x32.v".
    Found 32x32-bit single-port RAM <Mram_memory_array> for signal <memory_array>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM32x32> synthesized.

Synthesizing Unit <MUX_5to5>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX_5to5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_5to5> synthesized.

Synthesizing Unit <AEQZ>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\AEQZ.v".
    Summary:
	no macro.
Unit <AEQZ> synthesized.

Synthesizing Unit <AND32WITH>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\AND32WITH1.v".
    Summary:
	no macro.
Unit <AND32WITH> synthesized.

Synthesizing Unit <IR_DLX_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Summary:
	no macro.
Unit <IR_DLX_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <BUF5>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\BUF5.v".
    Summary:
	no macro.
Unit <BUF5> synthesized.

Synthesizing Unit <Sign_ext_DLX>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\Zeros_ext_DLX.v".
    Summary:
	no macro.
Unit <Sign_ext_DLX> synthesized.

Synthesizing Unit <MAC_Unit_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" line 686: Output port <Q> of the instance <XLXI_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MAC_Unit_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <vedic16_x_16_signed_sc_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
WARNING:Xst:647 - Input <a<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <vedic16_x_16_signed_sc_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <twoscomplement_32bit>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_32bit.v".
    Found 32-bit adder for signal <in_twos[31]_GND_31_o_add_1_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <twoscomplement_32bit> synthesized.

Synthesizing Unit <vedic16_x_16_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" line 38: Output port <Cout> of the instance <z5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" line 48: Output port <Cout> of the instance <z6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" line 59: Output port <Cout> of the instance <z7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vedic16_x_16_sc> synthesized.

Synthesizing Unit <vedic8_x_8_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" line 38: Output port <Cout> of the instance <z5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" line 49: Output port <Cout> of the instance <z6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" line 60: Output port <Cout> of the instance <z7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vedic8_x_8_sc> synthesized.

Synthesizing Unit <vedic4_x_4_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" line 48: Output port <Cout> of the instance <z5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" line 58: Output port <Cout> of the instance <z6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" line 69: Output port <Cout> of the instance <z7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vedic4_x_4_sc> synthesized.

Synthesizing Unit <vedic2_x_2_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic2_x_2_sc.vhf".
    Summary:
	no macro.
Unit <vedic2_x_2_sc> synthesized.

Synthesizing Unit <halfadder_sc_MUSER_vedic2_x_2_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic2_x_2_sc.vhf".
    Summary:
	no macro.
Unit <halfadder_sc_MUSER_vedic2_x_2_sc> synthesized.

Synthesizing Unit <fa_4bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_4bit_sc.vhf".
    Summary:
	no macro.
Unit <fa_4bit_sc> synthesized.

Synthesizing Unit <fulladd_sc_MUSER_fa_4bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_4bit_sc.vhf".
    Summary:
	no macro.
Unit <fulladd_sc_MUSER_fa_4bit_sc> synthesized.

Synthesizing Unit <fa_6bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_6bit_sc.vhf".
    Summary:
	no macro.
Unit <fa_6bit_sc> synthesized.

Synthesizing Unit <fulladd_sc_MUSER_fa_6bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_6bit_sc.vhf".
    Summary:
	no macro.
Unit <fulladd_sc_MUSER_fa_6bit_sc> synthesized.

Synthesizing Unit <fa8bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa8bit_sc.v".
    Summary:
	no macro.
Unit <fa8bit_sc> synthesized.

Synthesizing Unit <fa12bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa12bit_sc.v".
    Summary:
	no macro.
Unit <fa12bit_sc> synthesized.

Synthesizing Unit <fa16bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa16bit_sc.vhf".
    Summary:
	no macro.
Unit <fa16bit_sc> synthesized.

Synthesizing Unit <fa_4bit_sc_MUSER_fa16bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa16bit_sc.vhf".
    Summary:
	no macro.
Unit <fa_4bit_sc_MUSER_fa16bit_sc> synthesized.

Synthesizing Unit <fulladd_sc_MUSER_fa16bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa16bit_sc.vhf".
    Summary:
	no macro.
Unit <fulladd_sc_MUSER_fa16bit_sc> synthesized.

Synthesizing Unit <fa24bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa24bit_sc.v".
    Summary:
	no macro.
Unit <fa24bit_sc> synthesized.

Synthesizing Unit <twoscomplement_16bit>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_16bit.v".
    Found 32-bit adder for signal <GND_47_o_GND_47_o_add_1_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <twoscomplement_16bit> synthesized.

Synthesizing Unit <Accumulator>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\Accumulator.v".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\Accumulator.v" line 16: Output port <Cout> of the instance <adder_inst> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <acc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Accumulator> synthesized.

Synthesizing Unit <fa32bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa32bit_sc.v".
    Summary:
	no macro.
Unit <fa32bit_sc> synthesized.

Synthesizing Unit <MUX32bit_3in>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX32bit_3in.v".
    Found 32-bit 4-to-1 multiplexer for signal <O> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX32bit_3in> synthesized.

Synthesizing Unit <ALU_DLX_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Summary:
	no macro.
Unit <ALU_DLX_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <ADDSUB32_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Set property "HU_SET = XLXI_2_19" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_18" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_5_17" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_21_16" for instance <XLXI_21>.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" line 276: Output port <OFL> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" line 285: Output port <OFL> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf" line 297: Output port <OFL> of the instance <XLXI_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADDSUB32_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <ADSU16_HXILINX_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Found 17-bit subtractor for signal <GND_55_o_GND_55_o_sub_3_OUT> created at line 77.
    Found 17-bit adder for signal <n0040> created at line 75.
    Found 17-bit adder for signal <BUS_0001_GND_55_o_add_1_OUT> created at line 75.
    Found 17-bit subtractor for signal <GND_55_o_GND_55_o_sub_4_OUT<16:0>> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU16_HXILINX_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <M2_1_HXILINX_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <MUX_16BIT>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX_16BIT.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_16BIT> synthesized.

Synthesizing Unit <COMPARATOR_MUSER_DLX_WITH_IOSIM>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\DLX_WITH_IOSIM.vhf".
    Summary:
	no macro.
Unit <COMPARATOR_MUSER_DLX_WITH_IOSIM> synthesized.

Synthesizing Unit <ISZERO32>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\ISZERO32.v".
    Summary:
	no macro.
Unit <ISZERO32> synthesized.

Synthesizing Unit <OR32>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\OR32.v".
    Summary:
	no macro.
Unit <OR32> synthesized.

Synthesizing Unit <XOR32>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\XOR32.v".
    Summary:
Unit <XOR32> synthesized.

Synthesizing Unit <AND32>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\AND32.v".
    Summary:
	no macro.
Unit <AND32> synthesized.

Synthesizing Unit <mux_3>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\mux_3.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_3> synthesized.

Synthesizing Unit <comp_with_zeros_32>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\comp_with_zeros_32.v".
    Summary:
	no macro.
Unit <comp_with_zeros_32> synthesized.

Synthesizing Unit <MUX_32BIT>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\MUX_32BIT.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_32BIT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port RAM                           : 1
 32x32-bit single-port RAM                             : 3
# Adders/Subtractors                                   : 9
 17-bit addsub                                         : 6
 32-bit adder                                          : 3
# Registers                                            : 12
 1-bit register                                        : 1
 2-bit register                                        : 1
 32-bit register                                       : 8
 4-bit register                                        : 1
 5-bit register                                        : 1
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 7
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 20
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 39
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_27> is unconnected in block <XLXI_140>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_67> is unconnected in block <XLXI_140>.
   It will be removed from the design.

Synthesizing (advanced) Unit <RAM32x32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory_array> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <DI>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM32x32> synthesized (advanced).

Synthesizing (advanced) Unit <REG_sram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory_array> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_write>       | high     |
    |     addrA          | connected to signal <i_addr>        |          |
    |     diA            | connected to signal <i_data>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <REG_sram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port distributed RAM               : 1
 32x32-bit single-port distributed RAM                 : 3
# Adders/Subtractors                                   : 9
 17-bit addsub                                         : 6
 32-bit adder                                          : 3
# Registers                                            : 268
 Flip-Flops                                            : 268
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 19
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 39
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_5/XLXI_1/XLXI_1/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <DLX_WITH_IOSIM> ...

Optimizing unit <REG32CE> ...

Optimizing unit <REG32RST> ...

Optimizing unit <IO_SIM> ...

Optimizing unit <datapath_DLX_MUSER_DLX_WITH_IOSIM> ...

Optimizing unit <ALU_DLX_MUSER_DLX_WITH_IOSIM> ...

Optimizing unit <ADDSUB32_MUSER_DLX_WITH_IOSIM> ...

Optimizing unit <ADSU16_HXILINX_DLX_WITH_IOSIM> ...

Optimizing unit <M2_1_HXILINX_DLX_WITH_IOSIM> ...

Optimizing unit <COMPARATOR_MUSER_DLX_WITH_IOSIM> ...

Optimizing unit <GPR_ENVIR_MUSER_DLX_WITH_IOSIM> ...

Optimizing unit <twoscomplement_16bit> ...

Optimizing unit <twoscomplement_32bit> ...

Optimizing unit <Accumulator> ...

Optimizing unit <control_FSM> ...

Optimizing unit <MAC_STATE_MACHINE> ...
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_13/REG_31> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_13/REG_30> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_13/REG_29> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_13/REG_28> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_13/REG_27> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_13/REG_26> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_13/REG_25> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_13/REG_24> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array32> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array31> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array29> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array28> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array30> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array26> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array25> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array27> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array24> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array23> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array22> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array21> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array19> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array18> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array20> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array16> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array15> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array17> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array13> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array12> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array14> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array11> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array10> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array9> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array8> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array6> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array5> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array7> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array3> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array2> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array4> of sequential type is unconnected in block <DLX_WITH_IOSIM>.
WARNING:Xst:2677 - Node <XLXI_5/XLXI_2/XLXI_140/XLXI_27/Mram_memory_array1> of sequential type is unconnected in block <DLX_WITH_IOSIM>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DLX_WITH_IOSIM, actual ratio is 8.
FlipFlop XLXI_5/XLXI_1/XLXI_5/next_state_0 has been replicated 4 time(s)
FlipFlop XLXI_5/XLXI_1/XLXI_5/next_state_1 has been replicated 4 time(s)
FlipFlop XLXI_5/XLXI_1/XLXI_5/next_state_2 has been replicated 4 time(s)
FlipFlop XLXI_5/XLXI_1/XLXI_5/next_state_3 has been replicated 4 time(s)
FlipFlop XLXI_5/XLXI_1/XLXI_5/next_state_4 has been replicated 5 time(s)
FlipFlop XLXI_5/XLXI_2/XLXI_142/XLXI_1/REG_15 has been replicated 1 time(s)
FlipFlop XLXI_5/XLXI_2/XLXI_142/XLXI_1/REG_29 has been replicated 4 time(s)
FlipFlop XLXI_5/XLXI_2/XLXI_142/XLXI_1/REG_31 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 290
 Flip-Flops                                            : 290

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DLX_WITH_IOSIM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4079
#      AND2                        : 1350
#      AND3                        : 1
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 45
#      LUT2                        : 100
#      LUT3                        : 152
#      LUT4                        : 145
#      LUT5                        : 106
#      LUT6                        : 271
#      MUXCY                       : 157
#      MUXF7                       : 7
#      OR2                         : 483
#      OR5                         : 3
#      VCC                         : 1
#      XOR2                        : 1089
#      XOR4                        : 1
#      XORCY                       : 166
# FlipFlops/Latches                : 290
#      FD                          : 1
#      FDE                         : 225
#      FDR                         : 31
#      FDRE                        : 32
#      FDS                         : 1
# RAMS                             : 192
#      RAM256X1S                   : 128
#      RAM32X1S                    : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 206
#      IBUF                        : 2
#      OBUF                        : 204

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             290  out of  30064     0%  
 Number of Slice LUTs:                 1395  out of  15032     9%  
    Number used as Logic:               819  out of  15032     5%  
    Number used as Memory:              576  out of   3664    15%  
       Number used as RAM:              576

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1499
   Number with an unused Flip Flop:    1209  out of   1499    80%  
   Number with an unused LUT:           104  out of   1499     6%  
   Number of fully used LUT-FF pairs:   186  out of   1499    12%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         207
 Number of bonded IOBs:                 207  out of    186   111% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | BUFGP                  | 482   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 114.845ns (Maximum Frequency: 8.707MHz)
   Minimum input arrival time before clock: 5.543ns
   Maximum output required time after clock: 15.008ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 114.845ns (frequency: 8.707MHz)
  Total number of paths / destination ports: 12340466916082 / 2277
-------------------------------------------------------------------------
Delay:               114.845ns (Levels of Logic = 82)
  Source:            XLXI_5/XLXI_1/XLXI_5/next_state_0_2 (FF)
  Destination:       XLXI_5/XLXI_2/XLXI_7/REG_31 (FF)
  Source Clock:      CLK_IN rising
  Destination Clock: CLK_IN rising

  Data Path: XLXI_5/XLXI_1/XLXI_5/next_state_0_2 to XLXI_5/XLXI_2/XLXI_7/REG_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.525   1.315  XLXI_5/XLXI_1/XLXI_5/next_state_0_2 (XLXI_5/XLXI_1/XLXI_5/next_state_0_2)
     LUT6:I2->O            2   0.254   0.834  XLXI_5/XLXI_2/XLXI_10/Mmux_O71_SW1 (N35)
     LUT6:I4->O           19   0.250   1.369  XLXI_5/XLXI_2/XLXI_10/Mmux_O71 (XLXI_5/XLXI_2/S2_O<15>)
     LUT6:I4->O           16   0.250   1.637  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_13/Mmux_n000481 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXN_18<1>)
     AND2:I0->O            2   0.254   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z1/XLXI_3 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z1/XLXN_13)
     AND2:I1->O            2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z1/XLXI_5/XLXI_1 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z1/XLXN_19)
     XOR2:I1->O            2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z1/XLXI_6/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/q0<2>)
     XOR2:I0->O            2   0.254   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_1/XLXI_5 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_1/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_1/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_1/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_2/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_2/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_3/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_3/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/Carry2)
     XOR2:I0->O            2   0.254   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z5/XLXI_4/XLXI_1 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/q4<3>)
     XOR2:I1->O            2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_4/XLXI_5 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_4/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_4/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_4/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/carry3)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_5/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_5/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_5/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/carry4)
     XOR2:I0->O            2   0.254   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z1/z7/XLXI_6/XLXI_1 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/n0010<7>)
     XOR2:I0->O            2   0.254   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z5/lower_4bit/XLXI_4/XLXI_5 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z5/lower_4bit/XLXI_4/a_xor_b)
     XOR2:I1->O            2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z5/lower_4bit/XLXI_4/XLXI_1 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/q4<3>)
     XOR2:I1->O            2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z7/lower_4bit/XLXI_4/XLXI_5 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z7/lower_4bit/XLXI_4/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z7/lower_4bit/XLXI_4/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z7/lower_4bit/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z7/lower_4bit/XLXI_4/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z7/carry4)
     XOR2:I0->O            2   0.254   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z1/z7/middle_4bit/XLXI_1/XLXI_1 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/n0010<8>)
     XOR2:I0->O            2   0.254   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_1/XLXI_5 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_1/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_1/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_1/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_2/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_2/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_3/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_3/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/Carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_4/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_1/XLXI_4/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_1/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_1/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_2/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_2/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_3/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_3/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/Carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_4/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_2/XLXI_4/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_1/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_1/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_2/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_2/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_3/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_3/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/Carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_4/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_3/XLXI_4/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_1/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_1/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_2/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_2/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_3/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_3/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/Carry2)
     XOR2:I0->O            2   0.254   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z5/XLXI_4/XLXI_4/XLXI_1 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/q4<15>)
     XOR2:I1->O            2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/XLXI_5 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/carry4)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_1/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_1/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_2/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_2/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_3/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_3/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/Carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_4/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/middle_4bit/XLXI_4/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/carry8)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_1/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_1/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_2/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_2/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_3/XLXI_2 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_3/XLXI_4 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/Carry2)
     XOR2:I0->O            3   0.254   0.765  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_11/z7/upper_12bit/upper_4bit/XLXI_4/XLXI_1 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/c<31>)
     INV:I->O              0   0.255   0.000  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_3/n0007<31>1_INV_0 (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_3/n0007<31>)
     XORCY:LI->O           2   0.149   0.726  XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_3/Madd_in_twos[31]_GND_31_o_add_1_OUT_xor<31> (XLXI_5/XLXI_2/XLXI_144/XLXI_1/XLXI_3/in_twos[31]_GND_31_o_add_1_OUT<31>)
     LUT4:I3->O            2   0.254   1.181  XLXI_5/XLXI_2/XLXI_144/XLXI_5/D[31]_en_and_1_OUT<31>1 (XLXI_5/XLXI_2/XLXI_144/XLXI_5/D[31]_en_and_1_OUT<31>)
     XOR2:I0->O            2   0.254   1.156  XLXI_5/XLXI_2/XLXI_144/XLXI_5/adder_inst/ADD1/XLXI_4/XLXI_4/XLXI_5 (XLXI_5/XLXI_2/XLXI_144/XLXI_5/adder_inst/ADD1/XLXI_4/XLXI_4/a_xor_b)
     XOR2:I1->O            3   0.279   0.766  XLXI_5/XLXI_2/XLXI_144/XLXI_5/adder_inst/ADD1/XLXI_4/XLXI_4/XLXI_1 (XLXI_5/XLXI_2/XLXI_144/mac_out<31>)
     LUT6:I5->O            2   0.254   0.000  XLXI_5/XLXI_2/XLXI_146/Mmux_O484 (XLXI_5/XLXI_2/DINT<31>)
     FDE:D                     0.074          XLXI_5/XLXI_2/REG_C/REG_31
    ----------------------------------------
    Total                    114.845ns (22.815ns logic, 92.030ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN'
  Total number of paths / destination ports: 77 / 67
-------------------------------------------------------------------------
Offset:              5.543ns (Levels of Logic = 5)
  Source:            STEP_IN (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_5/next_state_0 (FF)
  Destination Clock: CLK_IN rising

  Data Path: STEP_IN to XLXI_5/XLXI_1/XLXI_5/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  STEP_IN_IBUF (STEP_IN_IBUF)
     LUT2:I1->O            1   0.254   0.910  XLXI_5/XLXI_1/XLXI_5/Mmux_next_state[4]_PWR_12_o_wide_mux_47_OUT42 (XLXI_5/XLXI_1/XLXI_5/Mmux_next_state[4]_PWR_12_o_wide_mux_47_OUT41)
     LUT6:I3->O            1   0.235   0.682  XLXI_5/XLXI_1/XLXI_5/Mmux_next_state[4]_PWR_12_o_wide_mux_47_OUT47 (XLXI_5/XLXI_1/XLXI_5/Mmux_next_state[4]_PWR_12_o_wide_mux_47_OUT47)
     LUT6:I5->O            1   0.254   0.790  XLXI_5/XLXI_1/XLXI_5/Mmux_next_state[4]_PWR_12_o_wide_mux_47_OUT49 (XLXI_5/XLXI_1/XLXI_5/Mmux_next_state[4]_PWR_12_o_wide_mux_47_OUT49)
     LUT6:I4->O            5   0.250   0.000  XLXI_5/XLXI_1/XLXI_5/Mmux_next_state[4]_PWR_12_o_wide_mux_47_OUT410 (XLXI_5/XLXI_1/XLXI_5/next_state[4]_PWR_12_o_wide_mux_47_OUT<0>)
     FDR:D                     0.074          XLXI_5/XLXI_1/XLXI_5/next_state_0
    ----------------------------------------
    Total                      5.543ns (2.395ns logic, 3.148ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
  Total number of paths / destination ports: 4374 / 196
-------------------------------------------------------------------------
Offset:              15.008ns (Levels of Logic = 7)
  Source:            XLXI_5/XLXI_1/XLXI_5/next_state_1 (FF)
  Destination:       AEQZ (PAD)
  Source Clock:      CLK_IN rising

  Data Path: XLXI_5/XLXI_1/XLXI_5/next_state_1 to AEQZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             74   0.525   2.437  XLXI_5/XLXI_1/XLXI_5/next_state_1 (XLXI_5/XLXI_1/XLXI_5/next_state_1)
     LUT5:I0->O           75   0.254   2.470  XLXI_5/XLXI_1/XLXI_5/GND_12_o_GND_12_o_OR_135_o1 (GPR_WE_OBUF)
     LUT6:I0->O           33   0.254   1.536  XLXI_5/XLXI_2/XLXI_140/XLXI_4/Mmux_O11 (XLXI_5/XLXI_2/XLXI_140/MUX_O_A<0>)
     RAM32X1S:A0->O        2   0.235   1.181  XLXI_5/XLXI_2/XLXI_140/XLXI_1/Mram_memory_array6 (XLXI_5/XLXI_2/XLXI_140/DO_A<5>)
     LUT6:I0->O            1   0.254   0.910  XLXI_5/XLXI_2/XLXI_140/XLXI_25/A_eqz1 (XLXI_5/XLXI_2/XLXI_140/XLXI_25/A_eqz)
     LUT3:I0->O            1   0.235   0.790  XLXI_5/XLXI_2/XLXI_140/XLXI_25/A_eqz2 (XLXI_5/XLXI_2/XLXI_140/XLXI_25/A_eqz1)
     LUT6:I4->O            3   0.250   0.765  XLXI_5/XLXI_2/XLXI_140/XLXI_25/A_eqz7 (AEQZ_OBUF)
     OBUF:I->O                 2.912          AEQZ_OBUF (AEQZ)
    ----------------------------------------
    Total                     15.008ns (4.919ns logic, 10.089ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |  114.845|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.77 secs
 
--> 

Total memory usage is 4539052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   97 (   0 filtered)
Number of infos    :   19 (   0 filtered)

