Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/tb_VmodCAM_Ref_isim_beh.exe -prj /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/tb_VmodCAM_Ref_beh.prj work.tb_VmodCAM_Ref 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/iodrp_mcb_controller.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/iodrp_controller.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/mcb_soft_calibration.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/mcb_soft_calibration_top.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/mcb_raw_wrapper.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/remote_sources/_/lib/digilent/Video.vhd" into library digilent
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/remote_sources/_/lib/digilent/TWICtl.vhd" into library digilent
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/remote_sources/_/lib/digilent/TMDSEncoder.vhd" into library digilent
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/remote_sources/_/lib/digilent/SerializerN_1.vhd" into library digilent
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/remote_sources/_/lib/digilent/LocalRst.vhd" into library digilent
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/remote_sources/_/lib/digilent/InputSync.vhd" into library digilent
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/memc3_wrapper.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/ipcore_dir/dcm_recfg.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/ipcore_dir/dcm_fixed.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/timer.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/SysCon.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/remote_sources/_/lib/digilent/VideoTimingCtl.vhd" into library digilent
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/remote_sources/_/lib/digilent/DVITransmitter.vhd" into library digilent
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/fifo_wrapper_xilinx.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/FBCtl.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/comm_fpga_fx2.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/CamCtl.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/VmodCAM_Ref.vhd" into library work
WARNING:HDLCompiler:946 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/VmodCAM_Ref.vhd" Line 455: Actual for formal port red_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/VmodCAM_Ref.vhd" Line 456: Actual for formal port green_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/VmodCAM_Ref.vhd" Line 457: Actual for formal port blue_i is neither a static name nor a globally static expression
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/tb_VmodCAM_Ref.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:536 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/MCB_WRAP.v" Line 324: Index is always out of bounds for array convertbin
WARNING:HDLCompiler:532 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/MCB_WRAP.v" Line 324: Index <-1> is out of range [63:0] for signal <convertbin>.
WARNING:HDLCompiler:536 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/MCB_WRAP.v" Line 323: Index is always out of bounds for array convertbin
WARNING:HDLCompiler:532 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/MCB_WRAP.v" Line 323: Index <-1> is out of range [63:0] for signal <convertbin>.
Completed static elaboration
Fuse Memory Usage: 173408 KB
Fuse CPU Usage: 26170 ms
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_W32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB_WRAP(12,"111111000010001011"...
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package video
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package math_real
Compiling package std_logic_unsigned
Compiling package twiutils
Compiling architecture behavioural of entity comm_fpga_fx2 [comm_fpga_fx2_default]
Compiling architecture behavioral of entity fifo_generator_v8_1_bhv_ss [\fifo_generator_v8_1_bhv_ss(8,8,...]
Compiling architecture behavioral of entity fifo_generator_v8_1_bhv_preload0 [\fifo_generator_v8_1_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v8_1_conv [\fifo_generator_v8_1_conv(1,0,8,...]
Compiling architecture behavioral of entity fifo_generator_v8_1 [\fifo_generator_v8_1(1,0,8,"Blan...]
Compiling architecture fifo_a of entity fifo [fifo_default]
Compiling architecture behavioural of entity fifo_wrapper [fifo_wrapper_default]
Compiling architecture behavioural of entity timer [timer_default]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling package std_logic_signed
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture srl16_v of entity SRL16 [\SRL16("0000000000001111")(0,15)...]
Compiling architecture behavioral of entity InputSync [inputsync_default]
Compiling architecture behavioral of entity InputSyncV [\InputSyncV(7,0,7,0)\]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity dcm_fixed [dcm_fixed_default]
Compiling architecture dcm_clkgen_v of entity DCM_CLKGEN [\DCM_CLKGEN(true,"*",true,false,...]
Compiling architecture xilinx of entity dcm_recfg [dcm_recfg_default]
Compiling architecture behavioral of entity InputSyncV [\InputSyncV(7,6,1,0)\]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture pll_base_v of entity PLL_BASE [\PLL_BASE("OPTIMIZED",10,0.0,13....]
Compiling architecture bufpll_v of entity BUFPLL [\BUFPLL(5,true)\]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture pll_base_v of entity PLL_BASE [\PLL_BASE("OPTIMIZED",20,0.0,13....]
Compiling architecture bufpll_mcb_v of entity BUFPLL_MCB [\BUFPLL_MCB(2,"LOCK_TO_0")(1,9)\]
Compiling architecture behavioral of entity SysCon [syscon_default]
Compiling architecture behavioral of entity LocalRst [localrst_default]
Compiling architecture behavioral of entity VideoTimingCtl [videotimingctl_default]
Compiling package vl_types
Compiling architecture mcb_v of entity MCB [\MCB(12,"111111000010001011","11...]
Compiling architecture trans of entity iodrp_controller [iodrp_controller_default]
Compiling architecture trans of entity iodrp_mcb_controller [iodrp_mcb_controller_default]
Compiling architecture trans of entity mcb_soft_calibration [\mcb_soft_calibration(('1','0','...]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture iodrp2_v of entity IODRP2 [\IODRP2("SDR",75)(1,3)\]
Compiling architecture trans of entity mcb_soft_calibration_top [\mcb_soft_calibration_top(('1','...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(true,"SDR","SDR",2,"SI...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(true,"SDR","SDR",2,"SI...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(true,"SDR","SDR",2,"SI...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(true,"SDR","SDR",2,"SI...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,7,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,7,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,6,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,6,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,14,0,"MASTER...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,14,0,"SLAVE"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,5,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,5,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,4,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,4,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,0,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,0,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,1,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,1,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,15,0,"MASTER...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,15,0,"SLAVE"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,3,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,3,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,2,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,2,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,8,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,8,0,"SLAVE",...]
Compiling architecture obuft_v of entity OBUFT [\OBUFT("DONT_CARE",12,"DEFAULT",...]
Compiling architecture obuftds_v of entity OBUFTDS [\OBUFTDS("DONT_CARE","DEFAULT","...]
Compiling architecture iobufds_v of entity IOBUFDS [\IOBUFDS("DONT_CARE",false,"FALS...]
Compiling architecture pulldown_v of entity PULLDOWN [pulldown_default]
Compiling architecture pullup_v of entity PULLUP [pullup_default]
Compiling architecture aarch of entity mcb_raw_wrapper [\mcb_raw_wrapper(3000,('0','0','...]
Compiling architecture acch of entity memc3_wrapper [\memc3_wrapper(3000,4,32,4,32,12...]
Compiling architecture behavioral of entity FBCtl [\FBCtl(0,16,4,32,4,32,3000,0,"SI...]
Compiling architecture behavioral of entity TMDSEncoder [tmdsencoder_default]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","DEFAULT","S...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(false,"SDR","SDR",5,"D...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(false,"SDR","SDR",5,"D...]
Compiling architecture behavioral of entity SerializerN_1 [\SerializerN_1(10)\]
Compiling architecture behavioral of entity DVITransmitter [dvitransmitter_default]
Compiling architecture oddr2_v of entity ODDR2 [\ODDR2("NONE",'0',"SYNC")(1,4,1,...]
Compiling architecture behavioral of entity TWICtl [\TWICtl(24)\]
Compiling architecture behavioral of entity CamCtl [camctl_default]
Compiling architecture behavioral of entity VmodCAM_Ref [\VmodCAM_Ref(16,13,3)\]
Compiling architecture behavior of entity tb_vmodcam_ref
Time Resolution for simulation is 1ps.
Waiting for 52 sub-compilation(s) to finish...
Compiled 180 VHDL Units
Compiled 96 Verilog Units
Built simulation executable /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/source/tb_VmodCAM_Ref_isim_beh.exe
Fuse Memory Usage: 786204 KB
Fuse CPU Usage: 31500 ms
GCC CPU Usage: 86620 ms
