****************************************
Report : analysis_coverage
	-status_details {untested}
	-sort_by slack
Design : caravan
Version: T-2022.03-SP3
Date   : Thu Jun  1 06:09:31 2023
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                 21112     18926 ( 90%)         0 (  0%)      2186 ( 10%)
hold                  20817     18926 ( 91%)         0 (  0%)      1891 (  9%)
recovery               1908        75 (  4%)         0 (  0%)      1833 ( 96%)
removal                1908        75 (  4%)         0 (  0%)      1833 ( 96%)
min_pulse_width       29964     27820 ( 93%)         0 (  0%)      2144 (  7%)
clock_gating_setup     1536      1536 (100%)         0 (  0%)         0 (  0%)
clock_gating_hold      1536      1536 (100%)         0 (  0%)         0 (  0%)
out_setup                38         4 ( 11%)         0 (  0%)        34 ( 89%)
out_hold                 38         4 ( 11%)         0 (  0%)        34 ( 89%)
--------------------------------------------------------------------------------
All Checks            78857     68902 ( 87%)         0 (  0%)      9955 ( 13%)


Constrained          Related           Check
Pin                  Pin     Clock     Type    Condition      Slack  Reason
--------------------------------------------------------------------------------
mprj_io[24]          -       clk       out_hold -          untested  no_paths
mprj_io[24]          -       clk       out_setup -         untested  no_paths
mprj_io[23]          -       clk       out_hold -          untested  no_paths
mprj_io[23]          -       clk       out_setup -         untested  no_paths
mprj_io[22]          -       clk       out_hold -          untested  no_paths
mprj_io[22]          -       clk       out_setup -         untested  no_paths
mprj_io[21]          -       clk       out_hold -          untested  no_paths
mprj_io[21]          -       clk       out_setup -         untested  no_paths
mprj_io[20]          -       clk       out_hold -          untested  no_paths
mprj_io[20]          -       clk       out_setup -         untested  no_paths
mprj_io[19]          -       clk       out_hold -          untested  no_paths
mprj_io[19]          -       clk       out_setup -         untested  no_paths
mprj_io[18]          -       clk       out_hold -          untested  no_paths
mprj_io[18]          -       clk       out_setup -         untested  no_paths
mprj_io[17]          -       clk       out_hold -          untested  no_paths
mprj_io[17]          -       clk       out_setup -         untested  no_paths
mprj_io[16]          -       clk       out_hold -          untested  no_paths
mprj_io[16]          -       clk       out_setup -         untested  no_paths
mprj_io[15]          -       clk       out_hold -          untested  no_paths
mprj_io[15]          -       clk       out_setup -         untested  no_paths
mprj_io[14]          -       clk       out_hold -          untested  no_paths
mprj_io[14]          -       clk       out_setup -         untested  no_paths
chip_core/spare_logic[0]/spare_logic_flop[0]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
mprj_io[37]          -       clk       out_hold -          untested  false_paths
mprj_io[37]          -       clk       out_setup -         untested  false_paths
mprj_io[36]          -       clk       out_hold -          untested  false_paths
mprj_io[36]          -       clk       out_setup -         untested  false_paths
mprj_io[35]          -       clk       out_hold -          untested  false_paths
mprj_io[35]          -       clk       out_setup -         untested  false_paths
mprj_io[34]          -       clk       out_hold -          untested  false_paths
mprj_io[34]          -       clk       out_setup -         untested  false_paths
mprj_io[33]          -       clk       out_hold -          untested  false_paths
mprj_io[33]          -       clk       out_setup -         untested  false_paths
mprj_io[32]          -       clk       out_hold -          untested  false_paths
mprj_io[32]          -       clk       out_setup -         untested  false_paths
mprj_io[31]          -       clk       out_hold -          untested  false_paths
mprj_io[31]          -       clk       out_setup -         untested  false_paths
mprj_io[30]          -       clk       out_hold -          untested  false_paths
mprj_io[30]          -       clk       out_setup -         untested  false_paths
mprj_io[29]          -       clk       out_hold -          untested  false_paths
mprj_io[29]          -       clk       out_setup -         untested  false_paths
mprj_io[28]          -       clk       out_hold -          untested  false_paths
mprj_io[28]          -       clk       out_setup -         untested  false_paths
mprj_io[27]          -       clk       out_hold -          untested  false_paths
mprj_io[27]          -       clk       out_setup -         untested  false_paths
mprj_io[26]          -       clk       out_hold -          untested  false_paths
mprj_io[26]          -       clk       out_setup -         untested  false_paths
mprj_io[25]          -       clk       out_hold -          untested  false_paths
mprj_io[25]          -       clk       out_setup -         untested  false_paths
mprj_io[13]          -       clk       out_hold -          untested  false_paths
mprj_io[13]          -       clk       out_setup -         untested  false_paths
mprj_io[12]          -       clk       out_hold -          untested  false_paths
mprj_io[12]          -       clk       out_setup -         untested  false_paths
mprj_io[11]          -       clk       out_hold -          untested  false_paths
mprj_io[11]          -       clk       out_setup -         untested  false_paths
mprj_io[10]          -       clk       out_hold -          untested  false_paths
mprj_io[10]          -       clk       out_setup -         untested  false_paths
mprj_io[9]           -       clk       out_hold -          untested  false_paths
mprj_io[9]           -       clk       out_setup -         untested  false_paths
mprj_io[8]           -       clk       out_hold -          untested  false_paths
mprj_io[8]           -       clk       out_setup -         untested  false_paths
mprj_io[7]           -       clk       out_hold -          untested  false_paths
mprj_io[7]           -       clk       out_setup -         untested  false_paths
mprj_io[6]           -       clk       out_hold -          untested  false_paths
mprj_io[6]           -       clk       out_setup -         untested  false_paths
mprj_io[5]           -       clk       out_hold -          untested  false_paths
mprj_io[5]           -       clk       out_setup -         untested  false_paths
mprj_io[0]           -       clk       out_hold -          untested  false_paths
mprj_io[0]           -       clk       out_setup -         untested  false_paths
padframe/flash_csb_pad/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/flash_csb_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(high) - - min_pulse_width - untested  constant_disabled
padframe/flash_csb_pad/HLD_H_N(low) - - min_pulse_width -  untested  constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/flash_clk_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(high) - - min_pulse_width - untested  constant_disabled
padframe/flash_clk_pad/HLD_H_N(low) - - min_pulse_width -  untested  constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/resetb_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/resetb_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
chip_core/clock_ctrl/_446_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_446_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_446_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_446_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_447_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_447_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_447_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_447_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_448_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_448_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_448_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_448_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_421_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_421_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_421_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_421_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_422_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_422_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_422_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_422_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_423_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_423_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_423_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_423_/CLK(low) - - min_pulse_width -  untested  no_clock
padframe/clock_pad/DM[0] HLD_H_N(fall) - hold  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[1] HLD_H_N(fall) - hold  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[2] HLD_H_N(fall) - hold  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/clock_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(high) - -   min_pulse_width -   untested  constant_disabled
padframe/clock_pad/HLD_H_N(low) - -    min_pulse_width -   untested  constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) ENABLE_H(rise) - setup -  untested  constant_disabled
padframe/clock_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OE_N HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OE_N HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OE_N HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OUT HLD_H_N(fall) - hold    sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OUT HLD_H_N(rise) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OUT HLD_H_N(fall) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/SLOW HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/SLOW HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/SLOW HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/_33786_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_33786_/D  CLK(rise) clk     setup   -           untested  false_paths
padframe/mprj_pads.area1_io_pad[8]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[0] HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[0] HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[0] HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[1] HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[1] HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[1] HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[2] HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[2] HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[2] HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/gpio_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(high) - -    min_pulse_width -   untested  constant_disabled
padframe/gpio_pad/HLD_H_N(low) - -     min_pulse_width -   untested  constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) ENABLE_H(rise) - setup -   untested  constant_disabled
padframe/gpio_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OE_N HLD_H_N(fall) - hold    sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OE_N HLD_H_N(rise) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OE_N HLD_H_N(fall) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OUT HLD_H_N(fall) -  hold    sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OUT HLD_H_N(rise) -  setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OUT HLD_H_N(fall) -  setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/SLOW HLD_H_N(fall) - hold    sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/SLOW HLD_H_N(rise) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/SLOW HLD_H_N(fall) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/_36800_/D  CLK(rise) hk_serial_clk hold -        untested  false_paths
chip_core/_36800_/D  CLK(rise) hk_serial_clk setup -       untested  false_paths
chip_core/_36800_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36800_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36800_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36813_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36813_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36813_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_35286_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_35286_/D  CLK(rise) clk     setup   -           untested  false_paths
chip_core/_36802_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36802_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36802_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_7584_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7584_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7584_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7585_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7585_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7585_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7589_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7589_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7589_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7590_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7590_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7590_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7591_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7591_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7591_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7594_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7594_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7594_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_36840_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36840_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36840_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
padframe/flash_io1_pad/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/flash_io1_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(high) - - min_pulse_width - untested  constant_disabled
padframe/flash_io1_pad/HLD_H_N(low) - - min_pulse_width -  untested  constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/_37231_/D  CLK(rise) hk_serial_clk hold -        untested  false_paths
chip_core/_37231_/D  CLK(rise) hk_serial_clk setup -       untested  false_paths
chip_core/_37231_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37231_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37231_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36793_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36793_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36793_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36793_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36793_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36793_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36793_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36793_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36793_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36793_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36793_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36793_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36799_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36799_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36799_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36799_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36799_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36799_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36799_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36799_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36799_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36799_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36799_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36799_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36801_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36801_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36801_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36804_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36804_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36804_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36805_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36805_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36805_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36806_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36806_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36806_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_6930_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6930_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_6930_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_6931_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6931_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_6931_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_6932_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6932_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_6932_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7583_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7583_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7583_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7588_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7588_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7588_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7592_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7592_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7592_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7593_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7593_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7593_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7595_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7595_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7595_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7596_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7596_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7596_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7597_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7597_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7597_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7599_/D CLK(rise) - hold -     untested  constant_disabled
chip_core/housekeeping_alt/_7599_/D CLK(rise) - setup -    untested  constant_disabled
chip_core/housekeeping_alt/_7599_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7599_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7599_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7600_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7600_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7600_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_36807_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36807_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36807_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36808_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36808_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36808_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36809_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36809_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36809_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36810_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36810_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36810_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36811_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36811_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36811_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36812_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36812_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36812_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36827_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36827_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36827_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36828_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36828_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36828_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36829_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36829_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36829_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36830_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36830_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36830_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36831_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36831_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36831_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36832_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36832_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36832_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36833_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36833_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36833_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36837_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36837_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36837_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36838_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36838_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36838_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36839_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36839_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36839_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36789_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36789_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36789_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36789_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36789_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36789_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36789_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36789_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36789_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36789_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36789_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36789_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36790_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36790_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36790_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36790_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36790_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36790_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36790_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36790_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36790_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36790_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36790_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36790_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36792_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36792_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36792_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36792_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36792_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36792_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36792_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36792_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36792_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36792_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36792_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36792_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36794_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36794_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36794_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36794_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36794_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36794_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36794_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36794_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36794_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36794_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36794_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36794_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36796_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36796_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36796_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36796_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36796_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36796_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36796_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36796_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36796_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36796_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36796_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36796_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36803_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36803_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36803_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_6929_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6929_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_6929_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7586_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7586_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7586_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7587_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7587_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7587_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7598_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7598_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7598_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7601_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7601_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7601_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_36826_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36826_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36826_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36826_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36826_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36826_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36826_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36826_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36826_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36826_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36826_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36826_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36834_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36834_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36834_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36835_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36835_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36835_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36836_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36836_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36836_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36857_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36857_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36857_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36858_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36858_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36858_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36866_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36866_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36866_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36867_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36867_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36867_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/clock_ctrl/_418_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_418_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_418_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_418_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_418_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_418_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_418_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_470_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_470_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_470_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_470_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_470_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_470_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_470_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_465_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_465_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_465_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_465_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_465_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_465_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_465_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_415_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_415_/SET_B(rise) CLK(rise) clk recovery - untested false_paths
chip_core/clock_ctrl/_415_/SET_B(rise) CLK(rise) clk removal - untested false_paths
chip_core/clock_ctrl/_416_/D CLK(rise) - hold  -           untested  constant_disabled
chip_core/clock_ctrl/_416_/D CLK(rise) - setup -           untested  constant_disabled
chip_core/clock_ctrl/_416_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_416_/SET_B(rise) CLK(rise) clk recovery - untested false_paths
chip_core/clock_ctrl/_416_/SET_B(rise) CLK(rise) clk removal - untested false_paths
padframe/flash_io0_pad/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/flash_io0_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(high) - - min_pulse_width - untested  constant_disabled
padframe/flash_io0_pad/HLD_H_N(low) - - min_pulse_width -  untested  constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/_36770_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36770_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36770_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36770_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36770_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36770_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36770_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36787_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36787_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36787_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36787_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36787_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36787_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36787_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36787_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36787_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36787_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36787_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36787_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36788_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36788_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36788_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36788_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36788_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36788_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36788_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36788_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36788_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36788_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36788_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36788_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36791_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36791_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36791_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36791_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36791_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36791_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36791_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36791_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36791_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36791_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36791_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36791_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36795_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36795_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36795_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36795_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36795_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36795_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36795_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36795_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36795_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36795_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36795_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36795_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36797_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36797_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36797_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36797_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36797_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36797_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36797_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36797_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36797_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36797_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36797_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36797_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36798_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36798_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36798_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36798_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36798_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36798_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36798_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36798_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36798_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36798_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36798_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36798_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7645_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7084_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7105_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7108_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_36819_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36819_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36819_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36819_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36819_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36819_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36819_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36819_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36819_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36819_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36819_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36819_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36820_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36820_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36820_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36820_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36820_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36820_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36820_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36820_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36820_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36820_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36820_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36820_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36865_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36865_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36865_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/clock_ctrl/_458_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_458_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_458_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_458_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_458_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_458_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_458_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_443_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_443_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_443_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_443_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_443_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_443_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_443_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_444_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_444_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_444_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_444_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_444_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_444_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_444_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_433_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_433_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_433_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_433_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_433_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_433_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_433_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_434_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_434_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_434_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_434_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_434_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_434_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_434_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_435_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_435_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_435_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_435_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_435_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_435_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_435_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_461_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_461_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_461_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_461_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_461_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_461_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_461_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_426_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_426_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_426_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_426_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_426_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_426_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_426_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_466_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_466_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_466_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_466_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_466_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_466_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_466_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_427_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_427_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_427_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_427_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_427_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_427_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_427_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_467_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_467_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_467_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_467_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_467_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_467_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_467_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_428_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_428_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_428_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_428_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_428_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_428_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_428_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_468_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_468_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_468_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_468_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_468_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_468_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_468_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_429_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_429_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_429_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_429_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_429_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_429_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_429_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_469_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_469_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_469_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_469_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_469_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_469_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_469_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_451_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_451_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_451_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_451_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_451_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_451_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_451_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_452_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_452_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_452_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_452_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_452_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_452_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_452_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_453_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_453_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_453_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_453_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_453_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_453_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_453_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_414_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_414_/SET_B(rise) CLK(rise) clk recovery - untested false_paths
chip_core/clock_ctrl/_414_/SET_B(rise) CLK(rise) clk removal - untested false_paths
chip_core/clock_ctrl/_454_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_454_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_454_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_454_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_454_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_454_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_454_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_455_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_455_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_455_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_455_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_455_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_455_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_455_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_457_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_457_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_457_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_457_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_457_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_457_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_457_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/_37232_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37232_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37232_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36771_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36771_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36771_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36771_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36771_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36771_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36771_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36772_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36772_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36772_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36772_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36772_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36772_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36772_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36779_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36779_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36779_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36779_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36779_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36779_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36779_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36780_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36780_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36780_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36780_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36780_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36780_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36780_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/housekeeping_alt/_7603_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7603_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7603_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7613_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7613_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7613_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_36817_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36817_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36817_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36817_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36817_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36817_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36817_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36817_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36817_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36817_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36817_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36817_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36818_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36818_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36818_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36818_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36818_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36818_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36818_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36818_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36818_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36818_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36818_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36818_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36823_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36823_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36823_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36823_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36823_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36823_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36823_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36823_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36823_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36823_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36823_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36823_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36854_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36854_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36854_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36855_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36855_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36855_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36856_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36856_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36856_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36859_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36859_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36859_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36860_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36860_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36860_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36861_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36861_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36861_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36862_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36862_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36862_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36863_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36863_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36863_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36864_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36864_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36864_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36885_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36885_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36885_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36886_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36886_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36886_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36887_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36887_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36887_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36888_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36888_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36888_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36889_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36889_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36889_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36894_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36894_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36894_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/clock_ctrl/_419_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_419_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_419_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_419_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_419_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_419_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_419_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_459_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_459_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_459_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_459_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_459_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_459_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_459_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_440_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_440_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_440_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_440_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_440_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_440_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_440_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_441_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_441_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_441_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_441_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_441_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_441_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_441_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_442_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_442_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_442_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_442_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_442_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_442_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_442_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_449_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_449_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_449_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_449_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_449_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_449_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_449_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_430_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_430_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_430_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_430_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_430_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_430_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_430_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_431_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_431_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_431_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_431_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_431_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_431_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_431_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_432_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_432_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_432_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_432_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_432_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_432_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_432_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_436_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_436_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_436_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_436_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_436_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_436_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_436_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_437_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_437_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_437_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_437_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_437_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_437_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_437_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_438_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_438_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_438_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_438_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_438_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_438_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_438_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_439_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_439_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_439_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_439_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_439_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_439_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_439_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_420_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_420_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_420_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_420_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_420_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_420_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_420_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_460_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_460_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_460_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_460_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_460_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_460_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_460_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_462_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_462_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_462_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_462_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_462_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_462_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_462_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_463_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_463_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_463_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_463_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_463_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_463_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_463_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_424_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_424_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_424_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_424_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_424_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_424_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_424_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_464_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_464_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_464_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_464_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_464_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_464_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_464_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_425_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_425_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_425_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_425_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_425_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_425_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_425_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_450_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_450_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_450_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_450_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_450_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_450_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_450_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_456_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_456_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_456_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_456_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_456_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_456_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_456_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_417_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_417_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_417_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_417_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_417_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_417_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_417_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/_37233_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37233_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37233_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_34096_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_34096_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_34096_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_34096_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_34096_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_34096_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_34096_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_34097_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_34097_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_34097_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_34097_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_34097_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_34097_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_34097_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36769_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36769_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36769_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36769_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36769_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36769_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36769_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/housekeeping_alt/_7602_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7602_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7602_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7604_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7604_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7604_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_6881_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6883_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6884_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6885_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6886_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6887_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6888_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6889_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_36814_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36814_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36814_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36814_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36814_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36814_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36814_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36814_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36814_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36814_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36814_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36814_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36815_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36815_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36815_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36815_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36815_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36815_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36815_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36815_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36815_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36815_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36815_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36815_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36816_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36816_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36816_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36816_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36816_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36816_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36816_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36816_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36816_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36816_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36816_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36816_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36821_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36821_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36821_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36821_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36821_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36821_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36821_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36821_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36821_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36821_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36821_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36821_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36822_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36822_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36822_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36822_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36822_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36822_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36822_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36822_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36822_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36822_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36822_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36822_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36824_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36824_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36824_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36824_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36824_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36824_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36824_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36824_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36824_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36824_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36824_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36824_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36825_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36825_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36825_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36825_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36825_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36825_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36825_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36825_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36825_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36825_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36825_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36825_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/clock_ctrl/_445_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_445_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_445_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_445_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/_37242_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37242_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37242_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37243_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37243_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37243_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37244_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37244_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37244_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_34098_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_34098_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_34098_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_34098_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_34098_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_34098_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_34098_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_34099_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_34099_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_34099_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_34099_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_34099_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_34099_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_34099_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_34100_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_34100_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_34100_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_34100_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_34100_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_34100_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_34100_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_34101_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_34101_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_34101_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_34101_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_34101_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_34101_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_34101_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_34102_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_34102_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_34102_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_34102_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_34102_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_34102_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_34102_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36765_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36765_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36765_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36765_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36765_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36765_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36765_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36766_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36766_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36766_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36766_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36766_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36766_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36766_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36767_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36767_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36767_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36767_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36767_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36767_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36767_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36768_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36768_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36768_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36768_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36768_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36768_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36768_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36781_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36781_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36781_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36781_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36781_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36781_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36781_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36782_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36782_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36782_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36782_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36782_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36782_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36782_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36783_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36783_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36783_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36783_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36783_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36783_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36783_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36784_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36784_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36784_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36784_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36784_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36784_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36784_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36785_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36785_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36785_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36785_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36785_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36785_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36785_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_36786_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_36786_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_36786_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_36786_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_36786_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36786_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_36786_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/housekeeping_alt/_7607_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7607_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7607_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7608_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7608_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7608_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7610_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7610_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7610_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7611_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7611_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7611_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7612_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7612_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7612_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_6895_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7102_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7103_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7104_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7106_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7109_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6901_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6902_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6903_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6904_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6905_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7110_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7111_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_36841_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36841_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36841_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36841_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36841_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36841_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36841_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36841_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36841_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36841_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36841_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36841_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36842_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36842_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36842_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36842_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36842_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36842_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36842_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36842_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36842_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36842_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36842_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36842_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36843_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36843_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36843_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36843_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36843_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36843_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36843_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36843_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36843_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36843_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36843_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36843_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36844_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36844_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36844_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36844_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36844_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36844_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36844_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36844_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36844_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36844_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36844_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36844_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36845_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36845_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36845_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36845_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36845_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36845_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36845_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36845_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36845_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36845_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36845_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36845_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36846_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36846_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36846_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36846_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36846_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36846_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36846_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36846_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36846_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36846_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36846_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36846_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36847_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36847_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36847_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36847_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36847_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36847_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36847_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36847_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36847_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36847_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36847_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36847_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36848_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36848_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36848_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36848_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36848_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36848_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36848_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36848_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36848_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36848_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36848_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36848_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36849_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36849_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36849_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36849_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36849_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36849_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36849_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36849_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36849_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36849_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36849_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36849_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36850_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36850_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36850_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36850_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36850_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36850_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36850_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36850_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36850_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36850_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36850_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36850_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36851_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36851_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36851_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36851_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36851_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36851_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36851_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36851_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36851_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36851_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36851_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36851_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36852_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36852_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36852_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36852_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36852_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36852_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36852_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36852_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36852_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36852_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36852_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36852_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36853_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36853_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36853_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36853_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36853_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36853_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36853_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36853_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36853_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36853_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36853_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36853_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36881_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36881_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36881_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36882_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36882_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36882_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36883_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36883_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36883_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36884_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36884_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36884_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36890_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36890_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36890_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36891_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36891_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36891_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36892_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36892_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36892_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36893_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36893_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36893_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36912_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36912_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36912_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36913_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36913_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36913_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36914_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36914_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36914_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36915_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36915_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36915_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36916_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36916_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36916_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36917_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36917_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36917_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36921_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36921_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36921_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37230_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37230_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37230_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37230_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37230_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37230_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37230_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37230_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37230_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37230_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37230_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37230_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37234_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37234_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37234_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37235_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37235_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37235_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37236_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37236_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37236_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37237_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37237_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37237_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37238_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37238_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37238_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37239_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37239_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37239_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37240_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37240_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37240_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37241_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37241_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37241_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_7605_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7605_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7605_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7606_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7606_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7606_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7609_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7609_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7609_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7614_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7614_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7614_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7617_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7617_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7617_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7619_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7619_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7619_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7624_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7624_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7624_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7627_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7627_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7627_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7073_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7075_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6879_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6890_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6891_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6892_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6893_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6900_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6906_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6907_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_36871_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36871_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36871_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36871_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36871_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36871_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36871_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36871_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36871_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36871_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36871_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36871_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36872_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36872_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36872_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36872_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36872_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36872_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36872_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36872_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36872_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36872_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36872_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36872_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36908_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36908_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36908_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36909_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36909_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36909_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37210_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37210_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37210_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37211_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37211_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37211_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37212_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37212_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37212_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37213_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37213_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37213_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37214_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37214_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37214_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37216_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37216_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37216_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37217_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37217_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37217_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37224_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37224_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37224_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37224_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37224_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37224_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37224_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37224_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37224_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37224_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37224_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37224_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_33781_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_33781_/D  CLK(rise) clk     setup   -           untested  false_paths
chip_core/housekeeping_alt/_7615_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7615_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7615_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7616_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7616_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7616_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7618_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7618_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7618_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7622_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7622_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7622_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7626_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7626_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7626_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7071_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7072_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7074_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6880_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6882_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6894_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6896_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6897_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6898_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6899_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6908_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6909_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6910_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_36868_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36868_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36868_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36868_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36868_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36868_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36868_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36868_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36868_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36868_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36868_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36868_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36869_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36869_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36869_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36869_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36869_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36869_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36869_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36869_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36869_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36869_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36869_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36869_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36870_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36870_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36870_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36870_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36870_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36870_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36870_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36870_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36870_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36870_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36870_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36870_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36873_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36873_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36873_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36873_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36873_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36873_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36873_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36873_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36873_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36873_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36873_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36873_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36874_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36874_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36874_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36874_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36874_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36874_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36874_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36874_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36874_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36874_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36874_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36874_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36875_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36875_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36875_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36875_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36875_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36875_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36875_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36875_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36875_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36875_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36875_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36875_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36876_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36876_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36876_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36876_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36876_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36876_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36876_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36876_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36876_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36876_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36876_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36876_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36877_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36877_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36877_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36877_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36877_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36877_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36877_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36877_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36877_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36877_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36877_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36877_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36878_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36878_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36878_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36878_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36878_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36878_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36878_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36878_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36878_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36878_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36878_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36878_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36879_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36879_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36879_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36879_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36879_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36879_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36879_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36879_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36879_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36879_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36879_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36879_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36880_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36880_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36880_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36880_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36880_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36880_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36880_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36880_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36880_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36880_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36880_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36880_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36910_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36910_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36910_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36911_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36911_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36911_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36918_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36918_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36918_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36919_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36919_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36919_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36920_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36920_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36920_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36939_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36939_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36939_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36940_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36940_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36940_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36941_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36941_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36941_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36942_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36942_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36942_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36943_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36943_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36943_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36948_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36948_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36948_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37204_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37204_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37204_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37205_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37205_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37205_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37206_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37206_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37206_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37215_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37215_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37215_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37218_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37218_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37218_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37218_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37218_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37218_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37218_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37218_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37218_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37218_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37218_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37218_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37219_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37219_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37219_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37219_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37219_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37219_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37219_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37219_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37219_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37219_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37219_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37219_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37220_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37220_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37220_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37220_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37220_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37220_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37220_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37220_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37220_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37220_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37220_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37220_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37221_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37221_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37221_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37221_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37221_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37221_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37221_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37221_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37221_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37221_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37221_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37221_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37222_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37222_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37222_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37222_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37222_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37222_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37222_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37222_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37222_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37222_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37222_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37222_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37223_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37223_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37223_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37223_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37223_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37223_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37223_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37223_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37223_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37223_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37223_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37223_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37225_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37225_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37225_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37225_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37225_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37225_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37225_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37225_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37225_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37225_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37225_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37225_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37226_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37226_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37226_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37226_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37226_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37226_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37226_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37226_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37226_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37226_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37226_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37226_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37227_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37227_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37227_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37227_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37227_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37227_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37227_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37227_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37227_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37227_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37227_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37227_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37228_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37228_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37228_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37228_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37228_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37228_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37228_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37228_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37228_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37228_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37228_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37228_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37229_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37229_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37229_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37229_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37229_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37229_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37229_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37229_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37229_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37229_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37229_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37229_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7620_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7620_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7620_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7621_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7621_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7621_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7625_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7625_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7625_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_36898_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36898_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36898_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36898_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36898_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36898_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36898_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36898_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36898_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36898_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36898_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36898_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36899_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36899_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36899_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36899_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36899_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36899_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36899_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36899_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36899_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36899_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36899_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36899_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36901_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36901_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36901_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36901_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36901_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36901_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36901_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36901_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36901_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36901_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36901_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36901_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36935_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36935_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36935_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36936_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36936_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36936_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36975_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36975_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36975_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_33782_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_33782_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36895_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36895_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36895_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36895_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36895_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36895_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36895_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36895_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36895_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36895_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36895_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36895_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36897_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36897_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36897_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36897_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36897_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36897_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36897_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36897_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36897_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36897_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36897_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36897_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36907_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36907_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36907_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36907_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36907_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36907_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36907_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36907_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36907_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36907_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36907_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36907_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36937_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36937_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36937_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36945_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36945_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36945_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36946_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36946_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36946_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36962_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36962_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36962_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37182_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37182_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37182_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37183_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37183_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37183_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37184_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37184_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37184_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37185_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37185_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37185_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37186_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37186_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37186_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37190_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37190_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37190_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37207_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37207_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37207_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37208_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37208_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37208_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37209_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37209_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37209_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_33779_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_33779_/D  CLK(rise) clk     setup   -           untested  false_paths
chip_core/housekeeping_alt/_7623_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7623_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping_alt/_7623_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping_alt/_7007_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7007_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7007_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7008_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7008_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7008_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7010_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7010_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7010_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7646_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_36896_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36896_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36896_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36896_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36896_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36896_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36896_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36896_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36896_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36896_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36896_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36896_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36900_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36900_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36900_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36900_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36900_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36900_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36900_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36900_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36900_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36900_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36900_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36900_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36902_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36902_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36902_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36902_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36902_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36902_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36902_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36902_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36902_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36902_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36902_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36902_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36903_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36903_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36903_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36903_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36903_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36903_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36903_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36903_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36903_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36903_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36903_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36903_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36904_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36904_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36904_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36904_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36904_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36904_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36904_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36904_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36904_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36904_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36904_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36904_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36905_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36905_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36905_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36905_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36905_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36905_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36905_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36905_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36905_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36905_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36905_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36905_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36906_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36906_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36906_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36906_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36906_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36906_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36906_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36906_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36906_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36906_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36906_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36906_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36925_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36925_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36925_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36925_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36925_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36925_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36925_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36925_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36925_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36925_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36925_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36925_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36928_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36928_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36928_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36928_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36928_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36928_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36928_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36928_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36928_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36928_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36928_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36928_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36938_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36938_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36938_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36944_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36944_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36944_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36947_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36947_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36947_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36963_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36963_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36963_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36964_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36964_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36964_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36966_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36966_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36966_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36967_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36967_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36967_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36968_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36968_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36968_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36969_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36969_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36969_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36970_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36970_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36970_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36974_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36974_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36974_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36989_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36989_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36989_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37177_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37177_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37177_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37178_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37178_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37178_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37179_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37179_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37179_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37187_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37187_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37187_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37188_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37188_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37188_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37189_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37189_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37189_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37197_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37197_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37197_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37197_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37197_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37197_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37197_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37197_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37197_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37197_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37197_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37197_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37202_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37202_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37202_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37202_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37202_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37202_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37202_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37202_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37202_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37202_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37202_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37202_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37504_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37504_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37504_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37510_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37510_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37510_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37513_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37513_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37513_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_7133_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7133_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7133_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7135_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7135_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7135_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7139_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7139_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7139_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6963_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6963_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6963_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6964_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6964_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6964_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6965_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6965_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6965_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6966_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6966_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6966_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7009_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7009_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7009_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7017_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7017_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7017_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7018_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7018_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7018_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7019_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7019_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7019_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7020_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7020_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7020_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7026_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7026_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7026_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7027_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7027_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7027_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7028_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7028_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7028_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7029_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7029_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7029_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7030_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7030_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7030_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7036_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7036_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7036_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7038_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7038_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7038_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7259_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7259_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7259_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7261_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7261_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7261_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7262_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7262_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7262_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7107_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_36923_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36923_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36923_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36923_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36923_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36923_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36923_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36923_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36923_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36923_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36923_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36923_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36926_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36926_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36926_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36926_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36926_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36926_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36926_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36926_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36926_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36926_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36926_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36926_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36927_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36927_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36927_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36927_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36927_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36927_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36927_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36927_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36927_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36927_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36927_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36927_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36929_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36929_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36929_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36929_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36929_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36929_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36929_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36929_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36929_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36929_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36929_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36929_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36930_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36930_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36930_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36930_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36930_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36930_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36930_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36930_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36930_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36930_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36930_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36930_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36931_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36931_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36931_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36931_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36931_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36931_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36931_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36931_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36931_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36931_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36931_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36931_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36933_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36933_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36933_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36933_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36933_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36933_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36933_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36933_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36933_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36933_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36933_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36933_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36934_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36934_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36934_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36934_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36934_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36934_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36934_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36934_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36934_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36934_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36934_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36934_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36953_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36953_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36953_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36953_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36953_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36953_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36953_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36953_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36953_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36953_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36953_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36953_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36955_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36955_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36955_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36955_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36955_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36955_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36955_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36955_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36955_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36955_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36955_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36955_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36965_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36965_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36965_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36971_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36971_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36971_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36972_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36972_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36972_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36973_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36973_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36973_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37176_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37176_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37176_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37176_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37176_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37176_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37176_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37176_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37176_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37176_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37176_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37176_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37180_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37180_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37180_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37181_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37181_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37181_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37198_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37198_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37198_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37198_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37198_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37198_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37198_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37198_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37198_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37198_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37198_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37198_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37200_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37200_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37200_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37200_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37200_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37200_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37200_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37200_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37200_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37200_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37200_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37200_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37201_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37201_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37201_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37201_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37201_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37201_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37201_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37201_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37201_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37201_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37201_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37201_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37203_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37203_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37203_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37203_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37203_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37203_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37203_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37203_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37203_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37203_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37203_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37203_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37500_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37500_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37500_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37501_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37501_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37501_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37505_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37505_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37505_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37506_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37506_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37506_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37507_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37507_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37507_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37508_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37508_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37508_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37509_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37509_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37509_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37512_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37512_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37512_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_6928_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6928_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6928_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7550_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7550_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7550_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7341_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7341_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7341_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7132_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7132_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7132_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7134_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7134_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7134_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7136_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7136_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7136_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7137_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7137_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7137_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7138_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7138_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7138_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7140_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7140_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7140_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7141_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7141_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7141_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7351_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7351_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7351_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7352_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7352_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7352_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7353_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7353_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7353_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7354_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7354_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7354_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7355_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7355_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7355_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7356_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7356_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7356_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7147_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7147_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7147_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7357_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7357_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7357_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7148_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7148_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7148_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7358_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7358_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7358_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7149_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7149_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7149_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7150_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7150_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7150_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7151_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7151_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7151_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7152_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7152_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7152_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7153_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7153_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7153_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7154_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7154_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7154_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7155_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7155_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7155_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7156_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7156_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7156_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6957_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6957_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6957_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6958_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6958_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6958_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6959_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6959_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6959_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6961_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6961_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6961_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6962_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6962_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6962_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6967_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6967_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6967_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7399_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7399_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7399_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7006_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7006_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7006_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7222_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7222_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7222_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7223_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7223_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7223_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7642_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7016_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7016_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7016_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7644_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7229_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7229_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7229_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7230_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7230_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7230_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7231_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7231_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7231_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7233_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7233_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7233_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7235_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7235_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7235_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7236_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7236_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7236_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7237_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7237_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7237_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7239_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7239_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7239_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7031_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7031_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7031_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7241_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7241_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7241_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7032_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7032_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7032_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7242_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7242_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7242_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7033_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7033_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7033_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7243_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7243_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7243_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7034_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7034_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7034_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7035_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7035_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7035_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7037_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7037_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7037_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7248_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7248_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7248_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7039_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7039_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7039_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7040_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7040_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7040_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7250_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7250_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7250_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7252_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7252_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7252_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7254_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7254_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7254_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7255_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7255_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7255_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7260_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7260_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7260_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7263_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7263_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7263_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7264_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7264_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7264_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7303_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7303_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7303_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7101_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7311_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7311_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7311_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7312_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7312_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7312_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7313_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7313_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7313_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7314_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7314_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7314_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7315_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7315_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7315_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7316_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7316_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7316_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7317_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7317_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7317_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7318_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7318_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7318_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7319_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7319_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7319_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7112_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7112_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7112_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7113_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7113_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7113_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7114_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7114_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7114_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7115_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7115_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7115_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7116_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7116_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7116_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7117_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7117_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7117_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7118_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7118_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7118_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7119_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7119_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7119_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7120_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7120_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7120_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7121_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7121_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7121_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7543_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7543_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7543_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7546_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7546_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7546_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7547_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7547_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7547_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_36922_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36922_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36922_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36922_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36922_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36922_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36922_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36922_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36922_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36922_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36922_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36922_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36924_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36924_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36924_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36924_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36924_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36924_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36924_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36924_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36924_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36924_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36924_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36924_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36932_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36932_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36932_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36932_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36932_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36932_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36932_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36932_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36932_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36932_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36932_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36932_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36952_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36952_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36952_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36952_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36952_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36952_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36952_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36952_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36952_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36952_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36952_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36952_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36957_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36957_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36957_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36957_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36957_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36957_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36957_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36957_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36957_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36957_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36957_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36957_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36960_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36960_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36960_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36960_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36960_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36960_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36960_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36960_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36960_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36960_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36960_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36960_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36961_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36961_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36961_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36961_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36961_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36961_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36961_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36961_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36961_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36961_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36961_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36961_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37002_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37002_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37002_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37167_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37167_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37167_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37167_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37167_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37167_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37167_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37167_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37167_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37167_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37167_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37167_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37170_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37170_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37170_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37170_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37170_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37170_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37170_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37170_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37170_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37170_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37170_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37170_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37191_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37191_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37191_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37191_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37191_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37191_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37191_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37191_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37191_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37191_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37191_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37191_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37192_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37192_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37192_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37192_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37192_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37192_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37192_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37192_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37192_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37192_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37192_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37192_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37193_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37193_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37193_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37193_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37193_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37193_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37193_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37193_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37193_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37193_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37193_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37193_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37194_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37194_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37194_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37194_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37194_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37194_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37194_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37194_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37194_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37194_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37194_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37194_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37195_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37195_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37195_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37195_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37195_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37195_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37195_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37195_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37195_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37195_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37195_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37195_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37196_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37196_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37196_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37196_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37196_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37196_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37196_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37196_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37196_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37196_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37196_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37196_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37199_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37199_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37199_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37199_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37199_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37199_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37199_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37199_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37199_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37199_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37199_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37199_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37477_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37477_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37477_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37483_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37483_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37483_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37486_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37486_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37486_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37502_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37502_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37502_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37503_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37503_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37503_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37511_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37511_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37511_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_6927_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6927_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6927_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7130_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7130_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7130_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7340_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7340_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7340_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7131_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7131_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7131_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7551_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7551_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7551_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7342_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7342_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7342_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7552_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7552_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7552_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7553_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7553_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7553_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7554_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7554_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7554_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7555_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7555_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7555_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7557_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7557_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7557_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7142_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7142_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7142_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7143_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7143_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7143_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7144_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7144_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7144_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7146_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7146_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7146_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7567_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7567_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7567_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7359_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7359_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7359_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6941_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6941_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6941_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7360_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7360_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7360_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7361_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7361_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7361_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7571_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7571_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7571_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7363_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7363_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7363_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7364_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7364_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7364_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7365_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7365_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7365_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7366_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7366_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7366_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7576_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7576_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7576_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7367_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7367_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7367_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7577_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7577_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7577_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7368_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7368_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7368_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7162_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7162_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7162_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7581_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7581_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7581_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7163_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7163_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7163_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7582_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7582_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7582_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7164_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7164_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7164_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7165_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7165_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7165_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7166_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7166_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7166_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6960_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6960_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6960_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6968_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6968_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6968_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6969_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6969_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6969_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7172_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7172_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7172_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7173_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7173_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7173_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7383_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7383_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7383_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7174_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7174_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7174_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7384_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7384_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7384_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7175_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7175_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7175_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7385_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7385_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7385_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7386_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7386_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7386_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7387_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7387_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7387_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7388_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7388_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7388_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7389_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7389_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7389_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6970_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6970_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6970_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6971_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6971_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6971_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7390_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7390_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7390_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7391_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7391_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7391_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7392_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7392_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7392_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7393_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7393_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7393_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7395_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7395_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7395_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7396_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7396_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7396_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7397_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7397_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7397_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7398_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7398_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7398_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7400_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7400_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7400_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7401_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7401_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7401_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7402_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7402_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7402_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7403_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7403_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7403_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7404_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7404_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7404_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7405_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7405_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7405_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7406_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7406_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7406_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7415_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7415_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7415_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7416_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7416_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7416_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7417_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7417_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7417_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7418_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7418_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7418_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7419_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7419_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7419_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7420_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7420_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7420_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7421_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7421_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7421_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7422_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7422_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7422_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7638_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7639_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7011_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7011_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7011_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7012_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7012_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7012_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7640_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7431_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7431_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7431_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7013_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7013_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7013_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7641_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7014_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7014_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7014_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7433_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7433_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7433_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7224_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7224_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7224_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7015_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7015_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7015_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7434_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7434_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7434_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7225_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7225_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7225_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7435_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7435_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7435_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7226_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7226_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7226_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7437_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7437_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7437_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7228_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7228_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7228_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7438_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7438_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7438_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7439_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7439_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7439_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7021_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7021_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7021_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7440_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7440_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7440_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7022_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7022_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7022_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7441_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7441_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7441_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7023_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7023_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7023_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7442_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7442_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7442_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7443_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7443_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7443_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7025_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7025_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7025_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7447_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7447_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7447_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7238_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7238_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7238_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7240_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7240_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7240_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7251_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7251_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7251_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7253_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7253_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7253_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7463_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7463_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7463_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7046_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7046_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7046_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7256_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7256_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7256_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7047_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7047_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7047_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7466_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7466_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7466_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7257_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7257_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7257_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7048_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7048_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7048_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7467_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7467_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7467_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7258_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7258_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7258_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7049_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7049_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7049_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7050_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7050_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7050_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7265_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7265_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7265_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7266_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7266_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7266_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7269_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7269_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7269_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7061_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7061_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7061_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7271_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7271_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7271_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7062_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7062_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7062_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7063_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7063_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7063_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7065_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7065_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7065_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7288_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7288_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7288_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7289_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7289_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7289_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7290_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7290_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7290_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7292_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7292_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7292_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7293_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7293_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7293_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7294_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7294_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7294_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7503_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7503_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7503_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7085_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7085_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7085_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7295_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7295_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7295_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7505_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7505_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7505_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7297_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7297_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7297_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7088_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7088_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7088_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7089_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7089_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7089_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7299_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7299_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7299_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7300_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7300_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7300_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7302_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7302_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7302_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7304_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7304_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7304_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7305_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7305_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7305_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7306_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7306_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7306_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7307_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7307_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7307_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7308_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7308_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7308_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7309_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7309_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7309_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7310_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7310_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7310_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7320_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7320_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7320_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7321_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7321_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7321_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7322_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7322_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7322_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7323_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7323_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7323_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7324_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7324_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7324_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7325_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7325_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7325_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7326_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7326_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7326_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7122_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7122_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7122_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7123_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7123_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7123_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7124_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7124_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7124_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7125_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7125_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7125_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7544_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7544_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7544_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7335_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7335_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7335_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7126_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7126_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7126_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7545_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7545_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7545_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7336_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7336_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7336_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7127_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7127_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7127_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7337_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7337_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7337_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7128_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7128_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7128_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7129_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7129_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7129_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7548_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7548_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7548_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7339_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7339_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7339_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7549_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7549_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7549_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_36959_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36959_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36959_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36959_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36959_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36959_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36959_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36959_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36959_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36959_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36959_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36959_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36990_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36990_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36990_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36991_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36991_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36991_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36992_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36992_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36992_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36993_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36993_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36993_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36994_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36994_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36994_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36995_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36995_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36995_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36996_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36996_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36996_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36997_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36997_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36997_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36998_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36998_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36998_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36999_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36999_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_36999_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37000_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37000_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37000_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37001_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37001_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37001_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37168_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37168_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37168_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37168_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37168_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37168_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37168_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37168_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37168_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37168_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37168_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37168_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37169_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37169_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37169_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37169_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37169_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37169_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37169_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37169_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37169_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37169_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37169_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37169_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37175_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37175_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37175_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37175_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37175_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37175_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37175_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37175_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37175_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37175_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37175_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37175_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37473_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37473_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37473_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37474_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37474_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37474_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37478_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37478_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37478_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37479_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37479_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37479_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37480_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37480_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37480_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37481_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37481_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37481_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37482_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37482_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37482_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37485_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37485_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37485_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37487_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37487_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37487_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37487_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37487_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37487_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37487_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37487_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37487_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37487_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37487_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37487_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37497_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37497_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37497_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37497_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37497_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37497_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37497_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37497_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37497_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37497_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37497_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37497_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37498_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37498_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37498_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37498_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37498_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37498_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37498_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37498_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37498_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37498_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37498_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37498_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37499_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37499_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37499_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37499_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37499_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37499_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37499_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37499_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37499_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37499_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37499_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37499_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_6920_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6920_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6920_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6921_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6921_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6921_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6923_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6923_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6923_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6925_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6925_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6925_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6926_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6926_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6926_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7348_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7348_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7348_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7558_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7558_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7558_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7559_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7559_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7559_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7350_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7350_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7350_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7560_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7560_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7560_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7561_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7561_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7561_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7562_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7562_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7562_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7563_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7563_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7563_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7145_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7145_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7145_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7564_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7564_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7564_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7565_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7565_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7565_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7566_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7566_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7566_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7568_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7568_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7568_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7569_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7569_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7569_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6942_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6942_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6942_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6943_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6943_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6943_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6944_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6944_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6944_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6945_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6945_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6945_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6946_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6946_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6946_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6947_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6947_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6947_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7570_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7570_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7570_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7362_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7362_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7362_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7572_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7572_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7572_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7573_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7573_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7573_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7574_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7574_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7574_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7575_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7575_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7575_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7157_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7157_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7157_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7158_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7158_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7158_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7159_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7159_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7159_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7578_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7578_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7578_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7369_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7369_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7369_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7579_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7579_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7579_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7370_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7370_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7370_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7580_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7580_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7580_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7371_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7371_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7371_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7372_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7372_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7372_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7373_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7373_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7373_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7374_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7374_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7374_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7375_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7375_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7375_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7167_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7167_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7167_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7168_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7168_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7168_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7378_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7378_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7378_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7169_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7169_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7169_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7379_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7379_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7379_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7170_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7170_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7170_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7380_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7380_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7380_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7171_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7171_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7171_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7381_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7381_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7381_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7382_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7382_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7382_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7176_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7176_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7176_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7177_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7177_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7177_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7178_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7178_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7178_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7179_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7179_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7179_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7180_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7180_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7180_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7181_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7181_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7181_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7182_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7182_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7182_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7183_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7183_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7183_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7184_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7184_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7184_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7394_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7394_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7394_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7185_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7185_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7185_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7186_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7186_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7186_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6988_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6988_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6988_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6989_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6989_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6989_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7192_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7192_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7192_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7193_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7193_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7193_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7194_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7194_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7194_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7195_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7195_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7195_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7196_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7196_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7196_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7197_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7197_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7197_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7198_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7198_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7198_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7199_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7199_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7199_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6990_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6990_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6990_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6991_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6991_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6991_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6992_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6992_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6992_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7200_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7200_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7200_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7410_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7410_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7410_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7201_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7201_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7201_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7411_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7411_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7411_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7412_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7412_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7412_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7628_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7001_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7001_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7001_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7002_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7002_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7002_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7003_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7003_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7003_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7423_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7423_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7423_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7005_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7005_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7005_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7424_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7424_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7424_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7425_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7425_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7425_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7426_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7426_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7426_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7427_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7427_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7427_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7428_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7428_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7428_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7429_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7429_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7429_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7430_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7430_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7430_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7432_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7432_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7432_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7436_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7436_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7436_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7232_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7232_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7232_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7024_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7024_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7024_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7234_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7234_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7234_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7448_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7448_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7448_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7449_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7449_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7449_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7450_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7450_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7450_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7451_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7451_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7451_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7454_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7454_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7454_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7459_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7459_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7459_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7041_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7041_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7041_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7042_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7042_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7042_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7043_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7043_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7043_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7044_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7044_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7044_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7045_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7045_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7045_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7465_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7465_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7465_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7468_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7468_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7468_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7469_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7469_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7469_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7051_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7051_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7051_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7470_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7470_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7470_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7052_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7052_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7052_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7471_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7471_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7471_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7053_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7053_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7053_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7472_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7472_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7472_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7054_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7054_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7054_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7473_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7473_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7473_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7055_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7055_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7055_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7474_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7474_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7474_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7056_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7056_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7056_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7475_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7475_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7475_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7057_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7057_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7057_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7476_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7476_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7476_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7477_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7477_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7477_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7268_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7268_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7268_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7059_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7059_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7059_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7478_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7478_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7478_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7060_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7060_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7060_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7272_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7272_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7272_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7273_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7273_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7273_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7064_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7064_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7064_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7066_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7066_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7066_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7067_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7067_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7067_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7068_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7068_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7068_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7278_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7278_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7278_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7069_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7069_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7069_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7070_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7070_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7070_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7287_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7287_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7287_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6874_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6874_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6874_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6875_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6875_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6875_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6876_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6876_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6876_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6877_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6877_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6877_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6878_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6878_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6878_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7504_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7504_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7504_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7086_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7086_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7086_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7087_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7087_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7087_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7506_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7506_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7506_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7298_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7298_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7298_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7507_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7507_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7507_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7508_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7508_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7508_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7509_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7509_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7509_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7090_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7090_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7090_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7091_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7091_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7091_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7510_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7510_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7510_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7092_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7092_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7092_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7301_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7301_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7301_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7511_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7511_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7511_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7093_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7093_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7093_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7512_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7512_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7512_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7513_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7513_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7513_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7514_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7514_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7514_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7515_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7515_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7515_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7517_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7517_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7517_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7519_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7519_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7519_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7327_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7327_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7327_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7328_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7328_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7328_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7329_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7329_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7329_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6919_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6919_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6919_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7330_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7330_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7330_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7331_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7331_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7331_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7332_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7332_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7332_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7333_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7333_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7333_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7334_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7334_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7334_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7338_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7338_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7338_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_36949_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36949_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36949_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36949_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36949_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36949_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36949_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36949_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36949_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36949_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36949_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36949_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36950_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36950_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36950_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36950_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36950_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36950_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36950_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36950_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36950_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36950_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36950_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36950_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36951_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36951_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36951_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36951_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36951_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36951_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36951_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36951_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36951_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36951_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36951_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36951_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36954_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36954_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36954_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36954_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36954_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36954_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36954_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36954_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36954_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36954_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36954_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36954_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36956_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36956_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36956_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36956_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36956_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36956_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36956_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36956_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36956_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36956_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36956_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36956_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36958_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36958_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36958_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36958_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36958_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36958_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36958_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36958_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36958_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36958_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36958_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36958_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36979_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36979_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36979_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36979_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36979_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36979_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36979_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36979_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36979_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36979_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36979_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36979_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36988_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36988_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36988_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36988_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36988_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36988_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36988_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36988_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36988_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36988_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36988_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36988_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37016_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37016_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37016_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37017_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37017_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37017_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37020_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37020_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37020_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37021_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37021_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37021_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37022_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37022_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37022_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37023_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37023_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37023_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37024_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37024_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37024_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37025_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37025_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37025_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37028_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37028_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37028_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37029_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37029_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37029_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37055_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37055_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37055_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37164_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37164_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37164_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37164_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37164_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37164_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37164_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37164_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37164_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37164_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37164_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37164_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37165_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37165_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37165_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37165_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37165_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37165_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37165_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37165_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37165_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37165_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37165_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37165_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37166_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37166_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37166_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37166_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37166_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37166_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37166_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37166_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37166_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37166_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37166_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37166_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37171_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37171_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37171_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37171_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37171_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37171_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37171_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37171_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37171_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37171_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37171_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37171_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37172_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37172_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37172_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37172_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37172_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37172_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37172_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37172_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37172_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37172_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37172_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37172_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37173_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37173_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37173_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37173_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37173_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37173_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37173_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37173_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37173_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37173_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37173_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37173_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37174_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37174_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37174_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37174_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37174_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37174_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37174_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37174_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37174_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37174_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37174_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37174_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37452_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37452_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37452_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37453_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37453_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37453_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37454_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37454_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37454_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37455_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37455_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37455_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37458_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37458_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37458_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37459_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37459_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37459_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37475_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37475_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37475_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37476_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37476_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37476_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37484_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37484_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37484_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37488_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37488_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37488_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37488_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37488_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37488_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37488_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37488_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37488_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37488_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37488_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37488_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37489_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37489_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37489_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37489_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37489_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37489_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37489_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37489_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37489_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37489_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37489_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37489_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37490_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37490_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37490_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37490_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37490_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37490_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37490_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37490_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37490_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37490_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37490_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37490_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37491_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37491_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37491_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37491_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37491_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37491_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37491_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37491_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37491_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37491_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37491_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37491_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37492_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37492_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37492_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37492_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37492_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37492_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37492_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37492_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37492_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37492_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37492_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37492_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37493_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37493_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37493_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37493_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37493_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37493_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37493_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37493_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37493_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37493_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37493_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37493_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37494_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37494_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37494_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37494_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37494_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37494_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37494_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37494_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37494_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37494_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37494_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37494_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37495_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37495_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37495_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37495_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37495_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37495_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37495_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37495_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37495_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37495_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37495_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37495_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37496_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37496_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37496_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37496_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37496_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37496_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37496_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37496_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37496_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37496_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37496_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37496_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_6922_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6922_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6922_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6924_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6924_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6924_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7343_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7343_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7343_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7344_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7344_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7344_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7345_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7345_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7345_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7346_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7346_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7346_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7556_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7556_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7556_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7347_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7347_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7347_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7349_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7349_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7349_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6933_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6933_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6933_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6935_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6935_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6935_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6936_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6936_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6936_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6937_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6937_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6937_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6938_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6938_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6938_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6939_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6939_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6939_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6940_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6940_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6940_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6948_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6948_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6948_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6949_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6949_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6949_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6951_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6951_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6951_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6952_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6952_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6952_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6953_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6953_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6953_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6954_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6954_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6954_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6955_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6955_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6955_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6956_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6956_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6956_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7160_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7160_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7160_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7161_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7161_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7161_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7376_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7376_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7376_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7187_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7187_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7187_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7188_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7188_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7188_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7189_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7189_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7189_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7190_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7190_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7190_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7191_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7191_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7191_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7407_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7407_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7407_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7408_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7408_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7408_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7409_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7409_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7409_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7413_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7413_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7413_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7414_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7414_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7414_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7004_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7004_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7004_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7637_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7643_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7227_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7227_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7227_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7444_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7444_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7444_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7445_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7445_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7445_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7446_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7446_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7446_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7452_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7452_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7452_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7453_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7453_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7453_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7244_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7244_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7244_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7245_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7245_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7245_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7455_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7455_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7455_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7246_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7246_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7246_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7456_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7456_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7456_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7457_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7457_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7457_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7458_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7458_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7458_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7249_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7249_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7249_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7461_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7461_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7461_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7462_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7462_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7462_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7464_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7464_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7464_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7267_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7267_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7267_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7058_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7058_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7058_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7479_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7479_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7479_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7270_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7270_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7270_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7480_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7480_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7480_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7481_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7481_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7481_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7482_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7482_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7482_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7483_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7483_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7483_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7274_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7274_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7274_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7484_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7484_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7484_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7275_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7275_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7275_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7485_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7485_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7485_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7276_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7276_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7276_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7486_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7486_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7486_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7277_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7277_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7277_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7488_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7488_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7488_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7279_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7279_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7279_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7489_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7489_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7489_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7280_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7280_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7280_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7281_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7281_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7281_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7491_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7491_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7491_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7282_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7282_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7282_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7283_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7283_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7283_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7284_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7284_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7284_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7285_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7285_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7285_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7076_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7076_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7076_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7286_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7286_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7286_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7291_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7291_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7291_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7296_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7296_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7296_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7094_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7094_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7094_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7096_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7096_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7096_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7097_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7097_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7097_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7516_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7516_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7516_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7518_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7518_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7518_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7100_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7100_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7100_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7522_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7522_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7522_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7523_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7523_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7523_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7526_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7526_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7526_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7527_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7527_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7527_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7528_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7528_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7528_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7529_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7529_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7529_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7530_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7530_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7530_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7531_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7531_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7531_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7532_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7532_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7532_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7533_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7533_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7533_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7534_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7534_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7534_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7535_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7535_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7535_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7536_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7536_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7536_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7537_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7537_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7537_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7538_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7538_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7538_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7539_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7539_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7539_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6911_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6911_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6911_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6912_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6912_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6912_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6913_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6913_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6913_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6915_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6915_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6915_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6917_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6917_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6917_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6918_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6918_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6918_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7540_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7540_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7540_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7541_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7541_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7541_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7542_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7542_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7542_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_36980_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36980_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36980_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36980_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36980_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36980_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36980_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36980_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36980_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36980_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36980_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36980_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36981_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36981_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36981_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36981_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36981_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36981_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36981_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36981_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36981_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36981_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36981_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36981_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36982_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36982_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36982_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36982_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36982_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36982_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36982_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36982_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36982_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36982_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36982_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36982_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36984_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36984_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36984_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36984_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36984_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36984_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36984_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36984_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36984_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36984_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36984_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36984_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36987_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36987_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36987_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36987_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36987_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36987_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36987_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36987_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36987_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36987_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36987_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36987_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37018_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37018_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37018_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37019_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37019_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37019_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37026_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37026_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37026_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37027_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37027_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37027_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37047_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37047_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37047_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37048_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37048_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37048_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37049_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37049_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37049_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37050_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37050_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37050_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37051_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37051_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37051_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37052_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37052_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37052_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37056_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37056_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37056_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37446_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37446_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37446_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37447_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37447_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37447_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37460_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37460_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37460_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37460_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37460_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37460_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37460_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37460_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37460_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37460_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37460_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37460_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37462_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37462_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37462_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37462_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37462_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37462_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37462_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37462_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37462_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37462_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37462_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37462_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37470_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37470_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37470_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37470_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37470_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37470_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37470_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37470_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37470_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37470_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37470_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37470_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37471_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37471_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37471_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37471_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37471_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37471_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37471_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37471_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37471_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37471_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37471_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37471_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37472_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37472_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37472_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37472_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37472_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37472_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37472_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37472_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37472_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37472_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37472_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37472_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_6934_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6934_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6934_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6950_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6950_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6950_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7377_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7377_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7377_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7209_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7209_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7209_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7210_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7210_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7210_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7211_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7211_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7211_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7212_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7212_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7212_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7213_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7213_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7213_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7460_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7460_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7460_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7487_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7487_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7487_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7490_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7490_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7490_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7493_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7493_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7493_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7494_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7494_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7494_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7077_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7077_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7077_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7079_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7079_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7079_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7080_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7080_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7080_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7081_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7081_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7081_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7083_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7083_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7083_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7095_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7095_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7095_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7098_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7098_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7098_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7520_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7520_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7520_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7521_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7521_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7521_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7524_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7524_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7524_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7525_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7525_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7525_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6914_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6914_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6914_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_36976_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36976_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36976_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36976_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36976_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36976_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36976_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36976_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36976_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36976_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36976_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36976_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36977_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36977_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36977_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36977_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36977_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36977_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36977_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36977_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36977_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36977_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36977_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36977_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36978_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36978_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36978_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36978_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36978_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36978_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36978_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36978_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36978_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36978_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36978_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36978_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36983_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36983_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36983_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36983_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36983_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36983_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36983_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36983_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36983_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36983_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36983_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36983_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36985_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36985_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36985_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36985_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36985_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36985_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36985_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36985_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36985_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36985_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36985_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36985_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_36986_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_36986_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_36986_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_36986_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_36986_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_36986_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_36986_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_36986_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_36986_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_36986_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_36986_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_36986_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37004_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37004_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37004_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37004_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37004_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37004_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37004_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37004_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37004_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37004_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37004_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37004_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37006_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37006_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37006_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37006_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37006_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37006_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37006_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37006_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37006_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37006_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37006_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37006_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37009_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37009_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37009_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37009_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37009_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37009_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37009_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37009_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37009_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37009_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37009_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37009_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37043_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37043_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37043_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37044_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37044_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37044_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37079_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37079_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37079_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37419_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37419_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37419_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37420_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37420_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37420_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37448_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37448_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37448_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37450_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37450_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37450_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37451_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37451_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37451_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37456_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37456_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37456_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37461_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37461_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37461_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37461_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37461_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37461_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37461_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37461_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37461_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37461_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37461_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37461_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37463_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37463_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37463_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37463_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37463_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37463_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37463_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37463_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37463_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37463_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37463_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37463_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37464_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37464_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37464_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37464_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37464_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37464_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37464_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37464_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37464_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37464_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37464_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37464_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37465_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37465_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37465_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37465_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37465_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37465_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37465_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37465_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37465_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37465_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37465_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37465_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37466_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37466_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37466_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37466_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37466_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37466_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37466_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37466_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37466_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37466_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37466_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37466_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37467_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37467_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37467_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37467_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37467_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37467_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37467_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37467_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37467_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37467_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37467_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37467_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37468_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37468_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37468_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37468_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37468_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37468_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37468_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37468_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37468_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37468_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37468_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37468_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37469_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37469_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37469_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37469_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37469_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37469_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37469_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37469_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37469_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37469_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37469_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37469_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7247_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7247_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7247_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7492_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7492_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7492_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7496_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7496_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7496_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7078_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7078_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7078_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7498_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7498_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7498_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7500_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7500_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7500_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7082_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7082_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7082_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7501_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7501_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7501_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7099_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7099_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7099_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_6916_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_6916_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_6916_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_37003_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37003_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37003_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37003_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37003_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37003_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37003_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37003_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37003_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37003_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37003_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37003_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37005_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37005_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37005_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37005_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37005_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37005_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37005_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37005_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37005_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37005_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37005_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37005_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37007_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37007_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37007_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37007_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37007_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37007_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37007_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37007_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37007_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37007_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37007_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37007_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37008_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37008_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37008_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37008_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37008_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37008_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37008_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37008_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37008_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37008_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37008_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37008_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37010_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37010_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37010_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37010_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37010_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37010_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37010_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37010_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37010_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37010_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37010_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37010_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37011_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37011_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37011_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37011_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37011_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37011_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37011_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37011_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37011_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37011_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37011_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37011_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37012_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37012_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37012_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37012_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37012_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37012_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37012_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37012_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37012_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37012_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37012_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37012_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37013_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37013_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37013_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37013_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37013_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37013_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37013_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37013_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37013_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37013_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37013_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37013_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37014_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37014_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37014_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37014_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37014_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37014_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37014_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37014_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37014_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37014_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37014_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37014_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37015_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37015_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37015_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37015_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37015_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37015_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37015_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37015_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37015_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37015_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37015_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37015_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37045_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37045_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37045_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37046_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37046_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37046_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37053_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37053_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37053_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37054_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37054_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37054_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37073_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37073_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37073_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37074_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37074_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37074_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37075_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37075_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37075_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37076_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37076_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37076_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37077_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37077_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37077_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37078_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37078_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37078_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37082_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37082_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37082_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37083_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37083_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37083_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37436_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37436_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37436_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37436_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37436_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37436_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37436_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37436_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37436_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37436_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37436_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37436_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37439_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37439_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37439_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37439_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37439_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37439_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37439_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37439_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37439_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37439_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37439_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37439_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37444_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37444_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37444_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37444_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37444_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37444_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37444_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37444_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37444_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37444_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37444_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37444_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37445_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37445_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37445_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37445_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37445_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37445_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37445_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37445_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37445_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37445_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37445_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37445_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37449_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37449_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37449_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37457_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37457_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37457_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_7495_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7495_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7495_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7497_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7497_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7497_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7499_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7499_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7499_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping_alt/_7502_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7502_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping_alt/_7502_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_37033_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37033_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37033_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37033_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37033_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37033_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37033_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37033_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37033_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37033_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37033_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37033_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37070_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37070_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37070_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37071_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37071_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37071_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37429_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37429_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37429_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37430_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37430_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37430_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37431_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37431_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37431_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37433_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37433_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37433_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37433_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37433_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37433_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37433_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37433_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37433_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37433_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37433_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37433_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37435_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37435_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37435_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37435_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37435_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37435_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37435_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37435_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37435_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37435_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37435_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37435_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37437_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37437_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37437_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37437_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37437_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37437_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37437_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37437_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37437_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37437_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37437_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37437_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37443_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37443_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37443_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37443_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37443_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37443_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37443_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37443_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37443_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37443_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37443_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37443_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7219_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7221_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37036_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37036_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37036_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37036_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37036_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37036_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37036_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37036_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37036_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37036_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37036_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37036_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37040_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37040_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37040_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37040_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37040_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37040_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37040_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37040_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37040_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37040_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37040_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37040_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37041_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37041_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37041_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37041_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37041_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37041_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37041_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37041_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37041_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37041_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37041_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37041_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37042_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37042_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37042_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37042_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37042_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37042_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37042_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37042_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37042_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37042_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37042_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37042_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37072_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37072_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37072_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37080_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37080_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37080_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37081_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37081_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37081_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37097_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37097_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37097_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37098_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37098_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37098_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37421_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37421_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37421_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37423_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37423_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37423_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37424_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37424_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37424_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37425_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37425_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37425_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37426_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37426_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37426_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37427_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37427_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37427_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37428_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37428_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37428_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37432_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37432_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37432_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37434_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37434_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37434_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37434_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37434_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37434_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37434_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37434_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37434_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37434_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37434_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37434_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37438_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37438_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37438_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37438_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37438_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37438_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37438_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37438_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37438_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37438_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37438_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37438_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37440_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37440_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37440_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37440_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37440_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37440_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37440_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37440_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37440_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37440_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37440_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37440_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37441_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37441_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37441_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37441_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37441_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37441_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37441_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37441_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37441_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37441_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37441_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37441_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37442_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37442_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37442_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37442_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37442_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37442_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37442_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37442_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37442_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37442_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37442_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37442_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7214_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7220_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37030_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37030_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37030_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37030_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37030_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37030_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37030_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37030_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37030_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37030_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37030_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37030_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37031_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37031_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37031_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37031_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37031_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37031_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37031_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37031_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37031_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37031_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37031_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37031_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37032_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37032_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37032_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37032_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37032_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37032_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37032_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37032_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37032_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37032_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37032_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37032_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37034_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37034_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37034_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37034_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37034_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37034_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37034_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37034_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37034_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37034_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37034_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37034_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37035_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37035_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37035_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37035_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37035_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37035_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37035_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37035_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37035_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37035_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37035_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37035_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37037_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37037_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37037_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37037_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37037_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37037_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37037_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37037_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37037_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37037_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37037_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37037_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37038_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37038_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37038_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37038_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37038_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37038_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37038_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37038_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37038_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37038_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37038_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37038_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37039_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37039_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37039_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37039_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37039_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37039_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37039_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37039_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37039_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37039_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37039_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37039_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37060_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37060_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37060_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37060_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37060_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37060_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37060_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37060_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37060_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37060_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37060_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37060_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37063_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37063_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37063_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37063_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37063_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37063_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37063_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37063_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37063_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37063_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37063_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37063_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37099_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37099_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37099_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37100_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37100_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37100_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37107_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37107_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37107_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37108_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37108_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37108_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37110_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37110_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37110_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37392_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37392_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37392_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37393_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37393_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37393_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37396_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37396_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37396_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37400_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37400_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37400_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37404_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37404_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37404_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37405_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37405_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37405_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37422_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37422_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37422_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37065_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37065_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37065_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37065_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37065_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37065_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37065_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37065_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37065_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37065_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37065_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37065_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37067_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37067_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37067_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37067_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37067_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37067_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37067_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37067_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37067_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37067_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37067_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37067_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37068_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37068_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37068_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37068_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37068_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37068_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37068_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37068_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37068_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37068_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37068_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37068_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37069_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37069_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37069_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37069_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37069_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37069_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37069_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37069_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37069_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37069_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37069_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37069_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37101_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37101_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37101_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37102_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37102_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37102_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37103_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37103_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37103_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37104_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37104_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37104_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37105_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37105_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37105_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37106_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37106_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37106_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37109_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37109_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37109_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37369_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37369_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37369_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37378_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37378_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37378_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37394_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37394_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37394_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37395_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37395_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37395_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37397_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37397_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37397_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37398_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37398_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37398_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37399_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37399_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37399_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37401_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37401_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37401_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37402_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37402_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37402_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37403_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37403_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37403_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37409_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37409_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37409_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37409_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37409_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37409_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37409_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37409_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37409_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37409_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37409_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37409_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37410_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37410_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37410_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37410_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37410_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37410_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37410_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37410_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37410_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37410_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37410_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37410_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37412_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37412_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37412_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37412_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37412_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37412_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37412_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37412_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37412_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37412_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37412_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37412_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37416_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37416_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37416_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37416_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37416_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37416_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37416_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37416_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37416_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37416_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37416_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37416_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37417_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37417_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37417_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37417_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37417_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37417_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37417_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37417_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37417_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37417_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37417_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37417_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37418_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37418_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37418_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37418_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37418_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37418_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37418_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37418_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37418_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37418_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37418_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37418_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7217_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37057_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37057_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37057_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37057_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37057_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37057_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37057_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37057_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37057_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37057_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37057_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37057_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37058_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37058_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37058_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37058_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37058_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37058_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37058_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37058_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37058_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37058_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37058_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37058_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37059_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37059_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37059_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37059_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37059_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37059_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37059_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37059_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37059_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37059_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37059_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37059_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37061_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37061_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37061_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37061_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37061_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37061_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37061_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37061_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37061_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37061_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37061_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37061_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37062_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37062_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37062_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37062_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37062_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37062_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37062_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37062_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37062_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37062_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37062_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37062_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37064_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37064_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37064_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37064_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37064_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37064_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37064_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37064_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37064_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37064_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37064_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37064_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37066_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37066_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37066_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37066_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37066_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37066_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37066_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37066_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37066_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37066_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37066_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37066_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37084_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37084_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37084_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37084_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37084_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37084_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37084_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37084_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37084_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37084_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37084_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37084_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37087_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37087_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37087_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37087_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37087_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37087_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37087_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37087_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37087_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37087_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37087_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37087_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37088_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37088_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37088_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37088_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37088_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37088_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37088_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37088_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37088_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37088_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37088_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37088_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37089_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37089_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37089_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37089_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37089_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37089_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37089_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37089_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37089_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37089_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37089_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37089_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37090_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37090_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37090_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37090_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37090_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37090_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37090_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37090_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37090_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37090_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37090_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37090_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37092_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37092_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37092_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37092_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37092_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37092_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37092_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37092_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37092_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37092_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37092_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37092_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37094_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37094_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37094_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37094_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37094_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37094_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37094_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37094_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37094_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37094_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37094_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37094_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37095_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37095_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37095_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37095_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37095_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37095_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37095_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37095_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37095_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37095_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37095_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37095_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37096_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37096_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37096_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37096_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37096_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37096_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37096_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37096_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37096_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37096_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37096_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37096_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37124_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37124_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37124_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37125_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37125_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37125_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37130_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37130_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37130_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37137_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37137_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37137_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37365_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37365_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37365_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37366_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37366_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37366_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37370_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37370_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37370_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37371_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37371_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37371_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37372_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37372_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37372_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37373_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37373_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37373_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37374_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37374_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37374_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37377_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37377_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37377_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37385_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37385_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37385_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37385_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37385_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37385_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37385_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37385_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37385_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37385_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37385_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37385_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37406_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37406_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37406_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37406_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37406_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37406_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37406_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37406_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37406_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37406_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37406_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37406_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37407_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37407_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37407_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37407_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37407_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37407_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37407_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37407_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37407_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37407_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37407_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37407_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37408_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37408_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37408_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37408_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37408_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37408_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37408_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37408_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37408_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37408_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37408_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37408_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37411_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37411_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37411_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37411_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37411_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37411_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37411_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37411_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37411_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37411_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37411_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37411_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37413_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37413_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37413_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37413_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37413_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37413_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37413_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37413_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37413_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37413_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37413_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37413_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37414_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37414_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37414_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37414_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37414_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37414_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37414_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37414_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37414_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37414_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37414_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37414_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37415_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37415_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37415_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37415_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37415_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37415_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37415_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37415_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37415_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37415_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37415_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37415_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7215_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7218_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37085_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37085_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37085_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37085_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37085_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37085_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37085_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37085_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37085_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37085_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37085_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37085_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37086_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37086_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37086_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37086_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37086_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37086_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37086_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37086_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37086_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37086_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37086_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37086_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37091_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37091_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37091_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37091_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37091_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37091_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37091_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37091_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37091_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37091_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37091_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37091_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37093_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37093_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37093_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37093_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37093_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37093_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37093_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37093_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37093_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37093_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37093_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37093_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37126_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37126_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37126_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37127_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37127_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37127_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37128_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37128_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37128_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37129_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37129_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37129_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37131_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37131_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37131_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37132_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37132_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37132_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37133_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37133_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37133_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37134_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37134_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37134_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37135_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37135_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37135_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37136_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37136_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37136_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37151_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37151_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37151_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37152_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37152_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37152_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37344_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37344_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37344_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37345_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37345_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37345_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37351_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37351_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37351_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37367_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37367_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37367_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37368_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37368_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37368_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37375_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37375_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37375_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37376_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37376_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37376_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37379_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37379_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37379_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37379_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37379_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37379_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37379_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37379_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37379_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37379_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37379_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37379_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37380_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37380_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37380_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37380_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37380_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37380_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37380_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37380_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37380_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37380_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37380_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37380_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37381_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37381_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37381_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37381_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37381_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37381_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37381_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37381_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37381_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37381_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37381_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37381_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37382_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37382_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37382_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37382_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37382_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37382_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37382_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37382_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37382_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37382_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37382_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37382_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37383_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37383_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37383_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37383_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37383_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37383_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37383_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37383_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37383_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37383_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37383_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37383_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37384_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37384_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37384_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37384_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37384_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37384_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37384_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37384_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37384_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37384_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37384_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37384_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37386_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37386_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37386_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37386_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37386_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37386_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37386_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37386_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37386_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37386_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37386_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37386_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37387_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37387_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37387_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37387_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37387_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37387_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37387_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37387_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37387_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37387_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37387_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37387_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37388_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37388_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37388_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37388_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37388_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37388_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37388_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37388_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37388_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37388_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37388_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37388_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37389_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37389_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37389_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37389_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37389_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37389_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37389_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37389_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37389_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37389_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37389_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37389_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37390_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37390_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37390_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37390_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37390_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37390_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37390_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37390_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37390_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37390_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37390_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37390_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37391_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37391_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37391_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37391_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37391_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37391_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37391_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37391_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37391_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37391_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37391_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37391_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7216_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37113_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37113_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37113_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37113_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37113_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37113_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37113_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37113_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37113_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37113_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37113_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37113_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37114_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37114_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37114_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37114_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37114_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37114_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37114_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37114_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37114_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37114_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37114_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37114_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37153_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37153_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37153_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37338_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37338_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37338_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37339_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37339_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37339_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37342_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37342_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37342_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37343_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37343_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37343_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37346_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37346_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37346_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37347_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37347_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37347_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37350_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37350_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37350_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37352_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37352_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37352_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37352_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37352_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37352_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37352_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37352_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37352_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37352_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37352_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37352_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37354_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37354_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37354_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37354_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37354_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37354_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37354_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37354_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37354_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37354_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37354_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37354_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37358_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37358_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37358_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37358_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37358_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37358_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37358_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37358_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37358_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37358_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37358_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37358_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37362_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37362_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37362_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37362_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37362_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37362_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37362_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37362_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37362_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37362_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37362_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37362_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37363_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37363_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37363_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37363_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37363_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37363_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37363_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37363_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37363_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37363_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37363_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37363_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37364_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37364_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37364_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37364_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37364_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37364_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37364_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37364_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37364_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37364_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37364_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37364_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37111_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37111_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37111_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37111_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37111_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37111_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37111_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37111_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37111_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37111_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37111_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37111_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37112_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37112_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37112_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37112_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37112_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37112_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37112_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37112_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37112_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37112_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37112_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37112_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37115_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37115_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37115_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37115_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37115_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37115_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37115_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37115_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37115_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37115_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37115_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37115_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37116_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37116_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37116_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37116_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37116_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37116_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37116_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37116_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37116_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37116_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37116_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37116_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37117_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37117_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37117_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37117_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37117_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37117_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37117_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37117_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37117_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37117_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37117_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37117_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37118_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37118_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37118_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37118_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37118_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37118_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37118_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37118_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37118_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37118_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37118_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37118_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37119_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37119_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37119_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37119_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37119_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37119_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37119_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37119_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37119_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37119_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37119_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37119_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37120_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37120_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37120_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37120_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37120_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37120_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37120_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37120_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37120_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37120_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37120_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37120_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37121_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37121_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37121_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37121_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37121_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37121_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37121_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37121_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37121_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37121_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37121_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37121_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37122_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37122_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37122_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37122_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37122_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37122_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37122_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37122_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37122_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37122_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37122_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37122_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37123_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37123_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37123_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37123_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37123_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37123_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37123_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37123_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37123_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37123_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37123_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37123_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37154_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37154_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37154_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37155_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37155_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37155_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37156_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37156_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37156_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37157_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37157_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37157_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37160_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37160_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37160_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37161_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37161_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37161_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37162_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37162_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37162_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37163_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37163_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37163_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37321_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37321_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37321_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37323_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37323_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37323_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37324_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37324_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37324_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37340_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37340_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37340_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37341_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37341_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37341_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37348_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37348_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37348_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37349_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37349_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37349_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37353_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37353_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37353_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37353_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37353_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37353_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37353_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37353_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37353_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37353_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37353_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37353_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37355_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37355_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37355_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37355_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37355_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37355_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37355_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37355_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37355_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37355_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37355_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37355_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37356_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37356_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37356_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37356_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37356_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37356_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37356_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37356_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37356_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37356_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37356_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37356_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37357_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37357_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37357_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37357_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37357_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37357_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37357_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37357_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37357_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37357_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37357_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37357_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37359_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37359_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37359_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37359_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37359_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37359_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37359_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37359_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37359_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37359_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37359_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37359_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37360_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37360_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37360_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37360_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37360_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37360_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37360_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37360_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37360_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37360_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37360_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37360_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37361_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37361_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37361_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37361_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37361_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37361_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37361_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37361_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37361_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37361_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37361_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37361_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37142_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37142_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37142_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37142_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37142_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37142_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37142_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37142_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37142_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37142_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37142_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37142_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37143_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37143_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37143_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37143_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37143_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37143_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37143_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37143_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37143_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37143_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37143_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37143_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37150_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37150_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37150_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37150_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37150_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37150_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37150_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37150_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37150_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37150_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37150_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37150_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37158_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37158_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37158_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37159_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37159_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37159_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37311_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37311_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37311_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37312_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37312_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37312_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37314_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37314_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37314_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37315_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37315_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37315_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37316_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37316_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37316_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37317_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37317_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37317_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37318_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37318_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37318_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37319_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37319_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37319_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37320_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37320_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37320_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37325_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37325_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37325_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37325_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37325_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37325_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37325_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37325_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37325_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37325_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37325_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37325_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37327_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37327_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37327_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37327_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37327_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37327_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37327_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37327_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37327_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37327_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37327_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37327_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37328_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37328_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37328_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37328_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37328_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37328_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37328_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37328_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37328_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37328_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37328_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37328_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37335_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37335_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37335_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37335_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37335_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37335_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37335_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37335_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37335_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37335_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37335_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37335_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37337_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37337_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37337_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37337_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37337_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37337_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37337_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37337_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37337_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37337_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37337_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37337_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7207_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7208_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37141_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37141_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37141_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37141_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37141_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37141_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37141_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37141_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37141_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37141_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37141_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37141_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37144_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37144_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37144_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37144_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37144_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37144_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37144_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37144_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37144_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37144_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37144_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37144_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37146_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37146_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37146_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37146_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37146_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37146_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37146_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37146_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37146_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37146_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37146_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37146_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37147_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37147_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37147_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37147_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37147_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37147_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37147_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37147_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37147_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37147_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37147_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37147_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37149_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37149_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37149_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37149_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37149_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37149_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37149_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37149_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37149_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37149_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37149_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37149_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37284_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37284_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37284_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37285_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37285_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37285_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37287_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37287_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37287_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37288_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37288_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37288_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37290_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37290_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37290_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37291_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37291_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37291_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37292_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37292_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37292_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37294_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37294_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37294_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37295_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37295_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37295_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37297_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37297_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37297_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37313_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37313_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37313_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37322_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37322_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37322_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37326_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37326_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37326_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37326_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37326_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37326_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37326_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37326_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37326_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37326_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37326_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37326_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37329_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37329_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37329_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37329_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37329_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37329_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37329_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37329_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37329_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37329_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37329_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37329_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37330_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37330_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37330_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37330_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37330_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37330_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37330_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37330_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37330_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37330_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37330_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37330_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37331_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37331_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37331_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37331_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37331_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37331_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37331_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37331_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37331_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37331_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37331_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37331_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37332_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37332_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37332_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37332_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37332_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37332_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37332_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37332_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37332_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37332_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37332_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37332_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37333_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37333_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37333_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37333_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37333_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37333_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37333_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37333_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37333_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37333_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37333_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37333_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37334_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37334_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37334_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37334_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37334_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37334_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37334_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37334_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37334_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37334_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37334_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37334_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37336_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37336_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37336_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37336_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37336_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37336_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37336_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37336_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37336_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37336_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37336_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37336_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7206_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37138_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37138_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37138_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37138_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37138_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37138_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37138_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37138_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37138_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37138_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37138_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37138_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37139_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37139_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37139_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37139_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37139_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37139_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37139_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37139_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37139_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37139_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37139_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37139_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37140_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37140_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37140_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37140_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37140_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37140_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37140_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37140_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37140_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37140_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37140_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37140_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37145_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37145_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37145_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37145_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37145_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37145_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37145_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37145_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37145_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37145_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37145_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37145_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37148_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37148_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37148_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37148_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37148_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37148_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37148_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37148_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37148_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37148_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37148_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37148_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37286_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37286_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37286_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37289_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37289_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37289_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37293_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37293_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37293_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37296_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37296_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37296_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37298_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37298_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37298_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37298_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37298_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37298_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37298_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37298_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37298_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37298_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37298_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37298_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37301_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37301_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37301_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37301_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37301_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37301_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37301_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37301_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37301_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37301_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37301_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37301_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37308_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37308_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37308_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37308_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37308_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37308_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37308_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37308_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37308_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37308_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37308_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37308_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37310_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37310_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37310_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37310_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37310_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37310_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37310_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37310_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37310_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37310_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37310_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37310_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7205_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37264_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37264_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37264_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37275_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37275_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37275_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37275_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37275_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37275_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37275_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37275_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37275_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37275_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37275_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37275_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37277_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37277_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37277_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37277_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37277_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37277_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37277_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37277_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37277_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37277_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37277_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37277_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37283_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37283_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37283_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37283_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37283_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37283_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37283_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37283_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37283_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37283_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37283_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37283_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37304_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37304_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37304_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37304_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37304_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37304_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37304_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37304_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37304_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37304_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37304_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37304_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37306_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37306_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37306_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37306_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37306_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37306_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37306_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37306_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37306_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37306_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37306_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37306_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37258_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37258_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37258_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37259_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37259_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37259_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37260_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37260_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37260_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37261_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37261_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37261_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37262_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37262_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37262_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37263_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37263_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37263_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37267_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37267_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37267_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37268_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37268_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37268_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37269_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37269_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37269_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37270_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37270_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37270_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37271_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37271_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37271_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37271_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37271_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37271_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37271_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37271_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37271_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37271_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37271_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37271_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37272_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37272_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37272_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37272_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37272_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37272_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37272_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37272_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37272_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37272_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37272_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37272_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37273_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37273_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37273_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37273_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37273_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37273_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37273_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37273_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37273_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37273_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37273_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37273_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37274_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37274_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37274_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37274_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37274_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37274_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37274_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37274_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37274_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37274_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37274_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37274_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37276_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37276_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37276_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37276_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37276_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37276_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37276_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37276_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37276_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37276_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37276_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37276_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37278_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37278_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37278_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37278_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37278_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37278_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37278_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37278_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37278_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37278_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37278_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37278_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37279_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37279_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37279_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37279_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37279_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37279_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37279_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37279_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37279_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37279_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37279_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37279_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37280_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37280_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37280_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37280_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37280_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37280_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37280_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37280_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37280_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37280_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37280_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37280_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37281_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37281_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37281_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37281_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37281_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37281_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37281_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37281_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37281_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37281_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37281_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37281_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37282_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37282_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37282_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37282_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37282_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37282_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37282_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37282_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37282_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37282_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37282_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37282_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37299_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37299_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37299_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37299_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37299_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37299_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37299_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37299_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37299_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37299_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37299_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37299_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37300_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37300_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37300_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37300_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37300_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37300_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37300_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37300_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37300_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37300_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37300_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37300_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37302_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37302_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37302_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37302_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37302_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37302_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37302_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37302_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37302_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37302_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37302_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37302_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37303_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37303_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37303_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37303_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37303_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37303_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37303_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37303_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37303_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37303_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37303_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37303_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37305_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37305_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37305_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37305_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37305_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37305_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37305_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37305_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37305_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37305_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37305_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37305_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37307_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37307_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37307_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37307_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37307_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37307_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37307_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37307_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37307_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37307_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37307_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37307_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37309_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37309_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37309_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37309_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37309_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37309_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37309_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37309_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37309_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37309_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37309_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37309_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37250_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37250_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37250_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37250_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37250_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37250_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37250_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37250_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37250_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37250_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37250_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37250_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37251_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37251_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37251_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37251_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37251_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37251_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37251_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37251_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37251_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37251_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37251_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37251_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37265_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37265_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37265_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37266_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37266_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37266_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping_alt/_7204_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_37248_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37248_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37248_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37248_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37248_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37248_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37248_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37248_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37248_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37248_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37248_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37248_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37249_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37249_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37249_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37249_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37249_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37249_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37249_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37249_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37249_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37249_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37249_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37249_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37252_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37252_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37252_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37252_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37252_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37252_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37252_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37252_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37252_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37252_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37252_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37252_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37253_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37253_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37253_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37253_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37253_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37253_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37253_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37253_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37253_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37253_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37253_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37253_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37256_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37256_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37256_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37256_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37256_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37256_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37256_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37256_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37256_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37256_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37256_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37256_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37257_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37257_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37257_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37257_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37257_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37257_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37257_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37257_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37257_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37257_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37257_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37257_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37245_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37245_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37245_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37245_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37245_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37245_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37245_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37245_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37245_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37245_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37245_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37245_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37246_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37246_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37246_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37246_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37246_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37246_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37246_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37246_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37246_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37246_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37246_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37246_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37247_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37247_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37247_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37247_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37247_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37247_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37247_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37247_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37247_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37247_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37247_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37247_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37254_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37254_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37254_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37254_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37254_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37254_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37254_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37254_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37254_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37254_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37254_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37254_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_37255_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_37255_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_37255_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_37255_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_37255_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_37255_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_37255_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_37255_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_37255_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_37255_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_37255_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_37255_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping_alt/_7203_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping_alt/_7202_/RESET_B(low) - - min_pulse_width - untested no_clock
1
