{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559927708644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559927708650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 19:15:08 2019 " "Processing started: Fri Jun 07 19:15:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559927708650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559927708650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tele -c tele " "Command: quartus_map --read_settings_files=on --write_settings_files=off tele -c tele" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559927708650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559927709103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559927709103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tele.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tele.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tele-behaviour " "Found design unit 1: tele-behaviour" {  } { { "tele.vhd" "" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/tele.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559927718524 ""} { "Info" "ISGN_ENTITY_NAME" "1 tele " "Found entity 1: tele" {  } { { "tele.vhd" "" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/tele.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559927718524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559927718524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/uart.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559927718527 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/uart.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559927718527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559927718527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemeter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file telemeter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemeter-main " "Found design unit 1: telemeter-main" {  } { { "telemeter.vhd" "" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/telemeter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559927718530 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemeter " "Found entity 1: telemeter" {  } { { "telemeter.vhd" "" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/telemeter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559927718530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559927718530 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1559927718564 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1559927718564 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1559927718564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tele " "Elaborating entity \"tele\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559927718566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "telemeter telemeter:tele_instance " "Elaborating entity \"telemeter\" for hierarchy \"telemeter:tele_instance\"" {  } { { "tele.vhd" "tele_instance" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/tele.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559927718577 ""}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "telemeter.vhd(27) " "VHDL Wait Statement error at telemeter.vhd(27): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "telemeter.vhd" "" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/telemeter.vhd" 27 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1559927718578 ""}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "telemeter.vhd(33) " "VHDL Process Statement error at telemeter.vhd(33): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "telemeter.vhd" "" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/telemeter.vhd" 33 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "Analysis & Synthesis" 0 -1 1559927718578 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "telemeter:tele_instance " "Can't elaborate user hierarchy \"telemeter:tele_instance\"" {  } { { "tele.vhd" "tele_instance" { Text "C:/Users/Marius/Documents/ip_telemeter_uart/test2/tele.vhd" 26 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559927718578 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559927718690 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 07 19:15:18 2019 " "Processing ended: Fri Jun 07 19:15:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559927718690 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559927718690 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559927718690 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559927718690 ""}
