############################################################### 
# Generated by: pathviz (Version: 0.0)
# OS: Linux x86_64(Host: cortustools)
# Generated on: Fri Mar 28 17:03:06 2025
# Design: s349
############################################################### 
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN s349 ;

UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
DESIGN FE_CORE_BOX_UR_X REAL 47.520 ;
DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
DESIGN FE_CORE_BOX_UR_Y REAL 49.140 ;
END PROPERTYDEFINITIONS 

DIEAREA ( 0 0 ) ( 47520 49140 ) ;

ROW COREROW_0 CoreSite 0 0 FS DO 99 BY 1 STEP 480 0 ;
ROW COREROW_1 CoreSite 0 3780 N DO 99 BY 1 STEP 480 0 ;
ROW COREROW_2 CoreSite 0 7560 FS DO 99 BY 1 STEP 480 0 ;
ROW COREROW_3 CoreSite 0 11340 N DO 99 BY 1 STEP 480 0 ;
ROW COREROW_4 CoreSite 0 15120 FS DO 99 BY 1 STEP 480 0 ;
ROW COREROW_5 CoreSite 0 18900 N DO 99 BY 1 STEP 480 0 ;
ROW COREROW_6 CoreSite 0 22680 FS DO 99 BY 1 STEP 480 0 ;
ROW COREROW_7 CoreSite 0 26460 N DO 99 BY 1 STEP 480 0 ;
ROW COREROW_8 CoreSite 0 30240 FS DO 99 BY 1 STEP 480 0 ;
ROW COREROW_9 CoreSite 0 34020 N DO 99 BY 1 STEP 480 0 ;
ROW COREROW_10 CoreSite 0 37800 FS DO 99 BY 1 STEP 480 0 ;
ROW COREROW_11 CoreSite 0 41580 N DO 99 BY 1 STEP 480 0 ;
ROW COREROW_12 CoreSite 0 45360 FS DO 99 BY 1 STEP 480 0 ;

TRACKS X 0 DO 113 STEP 420 LAYER Metal4 ;
TRACKS Y 0 DO 117 STEP 420 LAYER Metal4 ;
TRACKS X 0 DO 99 STEP 480 LAYER Metal5 ;
TRACKS Y 0 DO 102 STEP 480 LAYER Metal5 ;
TRACKS X 0 DO 99 STEP 480 LAYER Metal1 ;
TRACKS Y 0 DO 102 STEP 480 LAYER Metal1 ;
TRACKS X 0 DO 113 STEP 420 LAYER Metal2 ;
TRACKS Y 0 DO 117 STEP 420 LAYER Metal2 ;
TRACKS X 0 DO 99 STEP 480 LAYER Metal3 ;
TRACKS Y 0 DO 102 STEP 480 LAYER Metal3 ;
TRACKS X 2000 DO 11 STEP 4000 LAYER TopMetal2 ;
TRACKS Y 2000 DO 12 STEP 4000 LAYER TopMetal2 ;
TRACKS X 1640 DO 20 STEP 2280 LAYER TopMetal1 ;
TRACKS Y 1640 DO 21 STEP 2280 LAYER TopMetal1 ;

COMPONENTS 99 ;
- \DFF_10/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 20640 11340 ) N ;
- \DFF_13/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 21120 22680 ) FS ;
- U64 sg13g2_o21ai_1 
  + PLACED ( 18240 11340 ) N ;
- U65 sg13g2_a22oi_1 
  + PLACED ( 12960 11340 ) N ;
- U66 sg13g2_nand3_1 
  + PLACED ( 15840 11340 ) N ;
- U82 sg13g2_inv_1 
  + PLACED ( 480 30240 ) FS ;
- U13 sg13g2_nor2_2 
  + PLACED ( 19680 3780 ) N ;
- U67 sg13g2_o21ai_1 
  + PLACED ( 6720 11340 ) N ;
- U83 sg13g2_inv_1 
  + PLACED ( 4800 30240 ) FS ;
- U12 sg13g2_a21oi_2 
  + PLACED ( 18720 15120 ) FS ;
- U60 sg13g2_a22oi_1 
  + PLACED ( 12960 15120 ) FS ;
- U80 sg13g2_nand3_1 
  + PLACED ( 8640 45360 ) FS ;
- U11 sg13g2_nor2_2 
  + PLACED ( 20640 37800 ) FS ;
- U61 sg13g2_a22oi_1 
  + PLACED ( 8160 18900 ) N ;
- U81 sg13g2_inv_1 
  + PLACED ( 4800 41580 ) N ;
- U10 sg13g2_a21oi_2 
  + PLACED ( 26880 41580 ) N ;
- U62 sg13g2_a22oi_1 
  + PLACED ( 19680 30240 ) FS ;
- U17 sg13g2_nand2_2 
  + PLACED ( 35040 41580 ) N ;
- U63 sg13g2_a22oi_1 
  + PLACED ( 35520 26460 ) N ;
- U16 sg13g2_nand2_2 
  + PLACED ( 18720 41580 ) N ;
- U84 sg13g2_tiehi 
  + PLACED ( 6240 34020 ) N ;
- U15 sg13g2_nand2_2 
  + PLACED ( 18240 22680 ) FS ;
- U85 sg13g2_inv_4 
  + PLACED ( 10560 37800 ) FS ;
- U14 sg13g2_nand2_2 
  + PLACED ( 16800 3780 ) N ;
- \DFF_9/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 16800 7560 ) FS ;
- \DFF_1/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 23040 26460 ) N ;
- U68 sg13g2_a22oi_1 
  + PLACED ( 12480 30240 ) FS ;
- U19 sg13g2_nand2_2 
  + PLACED ( 37920 41580 ) N ;
- U69 sg13g2_nand3_1 
  + PLACED ( 17280 30240 ) FS ;
- U18 sg13g2_nand2_2 
  + PLACED ( 29280 45360 ) FS ;
- \DFF_2/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 24480 18900 ) N ;
- \DFF_4/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 22560 30240 ) FS ;
- \DFF_7/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 35040 30240 ) FS ;
- \DFF_14/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 33120 11340 ) N ;
- U57 sg13g2_inv_2 
  + PLACED ( 11520 0 ) FS ;
- U56 sg13g2_inv_2 
  + PLACED ( 2880 22680 ) FS ;
- U55 sg13g2_inv_2 
  + PLACED ( 19680 45360 ) FS ;
- U54 sg13g2_inv_2 
  + PLACED ( 45600 11340 ) N ;
- U53 sg13g2_inv_2 
  + PLACED ( 29280 7560 ) FS ;
- U52 sg13g2_inv_2 
  + PLACED ( 15360 0 ) FS ;
- U31 sg13g2_nor3_2 
  + PLACED ( 30720 41580 ) N ;
- U51 sg13g2_inv_2 
  + PLACED ( 8160 34020 ) N ;
- U30 sg13g2_nand2_2 
  + PLACED ( 7680 37800 ) FS ;
- U50 sg13g2_inv_2 
  + PLACED ( 2880 26460 ) N ;
- U33 sg13g2_nand2_2 
  + PLACED ( 4800 37800 ) FS ;
- U32 sg13g2_a21oi_2 
  + PLACED ( 16800 37800 ) FS ;
- U35 sg13g2_nand2_2 
  + PLACED ( 11040 45360 ) FS ;
- U34 sg13g2_nor3_2 
  + PLACED ( 11040 26460 ) N ;
- U37 sg13g2_a21oi_2 
  + PLACED ( 11520 22680 ) FS ;
- U36 sg13g2_a21oi_2 
  + PLACED ( 8640 30240 ) FS ;
- U39 sg13g2_inv_2 
  + PLACED ( 42240 26460 ) N ;
- U59 sg13g2_inv_2 
  + PLACED ( 8160 15120 ) FS ;
- U38 sg13g2_inv_2 
  + PLACED ( 4800 22680 ) FS ;
- U58 sg13g2_inv_2 
  + PLACED ( 22560 3780 ) N ;
- \DFF_5/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 22560 15120 ) FS ;
- \DFF_11/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 33600 22680 ) FS ;
- \DFF_6/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 35040 15120 ) FS ;
- \DFF_12/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 35040 34020 ) N ;
- U46 sg13g2_inv_2 
  + PLACED ( 960 22680 ) FS ;
- U47 sg13g2_inv_2 
  + PLACED ( 10080 41580 ) N ;
- U44 sg13g2_inv_2 
  + PLACED ( 13920 45360 ) FS ;
- U75 sg13g2_nand3_1 
  + PLACED ( 41280 7560 ) FS ;
- U42 sg13g2_inv_2 
  + PLACED ( 24480 3780 ) N ;
- U74 sg13g2_o21ai_1 
  + PLACED ( 41280 18900 ) N ;
- U43 sg13g2_inv_2 
  + PLACED ( 15360 30240 ) FS ;
- U77 sg13g2_o21ai_1 
  + PLACED ( 1920 15120 ) FS ;
- U20 sg13g2_nor2_2 
  + PLACED ( 44160 26460 ) N ;
- U40 sg13g2_inv_2 
  + PLACED ( 28320 37800 ) FS ;
- U76 sg13g2_o21ai_1 
  + PLACED ( 0 34020 ) N ;
- U2 sg13g2_nand2_2 
  + PLACED ( 38400 7560 ) FS ;
- U21 sg13g2_a21oi_2 
  + PLACED ( 38400 26460 ) N ;
- U41 sg13g2_inv_2 
  + PLACED ( 11040 18900 ) N ;
- U71 sg13g2_a22oi_1 
  + PLACED ( 15840 41580 ) N ;
- U3 sg13g2_nand2_2 
  + PLACED ( 10080 15120 ) FS ;
- U22 sg13g2_nor3_2 
  + PLACED ( 36960 18900 ) N ;
- U70 sg13g2_o21ai_1 
  + PLACED ( 6240 30240 ) FS ;
- U23 sg13g2_a21oi_2 
  + PLACED ( 43680 18900 ) N ;
- U73 sg13g2_o21ai_1 
  + PLACED ( 13440 41580 ) N ;
- U1 sg13g2_nand2_2 
  + PLACED ( 15840 15120 ) FS ;
- U24 sg13g2_a21oi_2 
  + PLACED ( 6240 41580 ) N ;
- U72 sg13g2_nand3_1 
  + PLACED ( 21600 41580 ) N ;
- U6 sg13g2_nand2_2 
  + PLACED ( 1920 30240 ) FS ;
- U25 sg13g2_a21oi_2 
  + PLACED ( 960 37800 ) FS ;
- U7 sg13g2_a21oi_2 
  + PLACED ( 2400 34020 ) N ;
- U26 sg13g2_a21oi_2 
  + PLACED ( 4320 15120 ) FS ;
- U4 sg13g2_nand2_2 
  + PLACED ( 11040 3780 ) N ;
- U27 sg13g2_a21oi_2 
  + PLACED ( 480 11340 ) N ;
- U5 sg13g2_nand2_2 
  + PLACED ( 15360 26460 ) N ;
- U28 sg13g2_a21oi_2 
  + PLACED ( 9600 7560 ) FS ;
- U48 sg13g2_inv_2 
  + PLACED ( 15840 45360 ) FS ;
- \DFF_0/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 30240 37800 ) FS ;
- \DFF_8/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 10080 34020 ) N ;
- U29 sg13g2_a21oi_2 
  + PLACED ( 9120 11340 ) N ;
- U49 sg13g2_inv_2 
  + PLACED ( 17760 45360 ) FS ;
- U79 sg13g2_nand3b_1 
  + PLACED ( 13440 37800 ) FS ;
- U78 sg13g2_o21ai_1 
  + PLACED ( 4320 11340 ) N ;
- \DFF_3/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 22560 34020 ) N ;
- U8 sg13g2_a21oi_2 
  + PLACED ( 25440 45360 ) FS ;
- U9 sg13g2_nor2_2 
  + PLACED ( 24000 41580 ) N ;
END COMPONENTS

PINS 23 ;
- GND + NET GND + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 24480 ) E ;
- VDD + NET VDD + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 23520 49140 ) N ;
- CK + NET CK + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47520 24480 ) W ;
- A0 + NET A0 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 23520 0 ) S ;
- A1 + NET A1 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 24960 ) E ;
- A2 + NET A2 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 23940 49140 ) N ;
- A3 + NET A3 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47520 24960 ) W ;
- B0 + NET B0 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 23940 0 ) S ;
- B1 + NET B1 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 24000 ) E ;
- B2 + NET B2 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 23100 49140 ) N ;
- B3 + NET B3 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47520 24000 ) W ;
- START + NET START + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 23100 0 ) S ;
- CNTVCO2 + NET CNTVCO2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 25440 ) E ;
- CNTVCON2 + NET CNTVCON2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 24360 49140 ) N ;
- P0 + NET P0 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47520 25440 ) W ;
- P1 + NET P1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 24360 0 ) S ;
- P2 + NET P2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 23520 ) E ;
- P3 + NET P3 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 22680 49140 ) N ;
- P4 + NET P4 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47520 23520 ) W ;
- P5 + NET P5 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 22680 0 ) S ;
- P6 + NET P6 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 25920 ) E ;
- P7 + NET P7 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 24780 49140 ) N ;
- READY + NET READY + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 47520 25920 ) W ;
END PINS

END DESIGN
