
E:\my_projects\Balancer\src\Balancer\Debug\Balancer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007648  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08007830  08007830  00017830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007c14  08007c14  00017c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007c18  08007c18  00017c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001cc  20000000  08007c1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000035dc  200001cc  08007de8  000201cc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200037a8  08007de8  000237a8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
  9 .debug_line   00009422  00000000  00000000  000201f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0001855c  00000000  00000000  00029617  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004c9f  00000000  00000000  00041b73  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001200  00000000  00000000  00046818  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000014c8  00000000  00000000  00047a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000c2c0  00000000  00000000  00048ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005a64  00000000  00000000  000551a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0005ac04  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000038c4  00000000  00000000  0005ac84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001cc 	.word	0x200001cc
 8000204:	00000000 	.word	0x00000000
 8000208:	08007818 	.word	0x08007818

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d0 	.word	0x200001d0
 8000224:	08007818 	.word	0x08007818

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__aeabi_d2iz>:
 80009cc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009d4:	d215      	bcs.n	8000a02 <__aeabi_d2iz+0x36>
 80009d6:	d511      	bpl.n	80009fc <__aeabi_d2iz+0x30>
 80009d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009e0:	d912      	bls.n	8000a08 <__aeabi_d2iz+0x3c>
 80009e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009f2:	fa23 f002 	lsr.w	r0, r3, r2
 80009f6:	bf18      	it	ne
 80009f8:	4240      	negne	r0, r0
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a06:	d105      	bne.n	8000a14 <__aeabi_d2iz+0x48>
 8000a08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a0c:	bf08      	it	eq
 8000a0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a12:	4770      	bx	lr
 8000a14:	f04f 0000 	mov.w	r0, #0
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_frsub>:
 8000abc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ac0:	e002      	b.n	8000ac8 <__addsf3>
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_fsub>:
 8000ac4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ac8 <__addsf3>:
 8000ac8:	0042      	lsls	r2, r0, #1
 8000aca:	bf1f      	itttt	ne
 8000acc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ad0:	ea92 0f03 	teqne	r2, r3
 8000ad4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000adc:	d06a      	beq.n	8000bb4 <__addsf3+0xec>
 8000ade:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ae2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae6:	bfc1      	itttt	gt
 8000ae8:	18d2      	addgt	r2, r2, r3
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	4048      	eorgt	r0, r1
 8000aee:	4041      	eorgt	r1, r0
 8000af0:	bfb8      	it	lt
 8000af2:	425b      	neglt	r3, r3
 8000af4:	2b19      	cmp	r3, #25
 8000af6:	bf88      	it	hi
 8000af8:	4770      	bxhi	lr
 8000afa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000afe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b16:	bf18      	it	ne
 8000b18:	4249      	negne	r1, r1
 8000b1a:	ea92 0f03 	teq	r2, r3
 8000b1e:	d03f      	beq.n	8000ba0 <__addsf3+0xd8>
 8000b20:	f1a2 0201 	sub.w	r2, r2, #1
 8000b24:	fa41 fc03 	asr.w	ip, r1, r3
 8000b28:	eb10 000c 	adds.w	r0, r0, ip
 8000b2c:	f1c3 0320 	rsb	r3, r3, #32
 8000b30:	fa01 f103 	lsl.w	r1, r1, r3
 8000b34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__addsf3+0x78>
 8000b3a:	4249      	negs	r1, r1
 8000b3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b44:	d313      	bcc.n	8000b6e <__addsf3+0xa6>
 8000b46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b4a:	d306      	bcc.n	8000b5a <__addsf3+0x92>
 8000b4c:	0840      	lsrs	r0, r0, #1
 8000b4e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b52:	f102 0201 	add.w	r2, r2, #1
 8000b56:	2afe      	cmp	r2, #254	; 0xfe
 8000b58:	d251      	bcs.n	8000bfe <__addsf3+0x136>
 8000b5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b62:	bf08      	it	eq
 8000b64:	f020 0001 	biceq.w	r0, r0, #1
 8000b68:	ea40 0003 	orr.w	r0, r0, r3
 8000b6c:	4770      	bx	lr
 8000b6e:	0049      	lsls	r1, r1, #1
 8000b70:	eb40 0000 	adc.w	r0, r0, r0
 8000b74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	d1ed      	bne.n	8000b5a <__addsf3+0x92>
 8000b7e:	fab0 fc80 	clz	ip, r0
 8000b82:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b86:	ebb2 020c 	subs.w	r2, r2, ip
 8000b8a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8e:	bfaa      	itet	ge
 8000b90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b94:	4252      	neglt	r2, r2
 8000b96:	4318      	orrge	r0, r3
 8000b98:	bfbc      	itt	lt
 8000b9a:	40d0      	lsrlt	r0, r2
 8000b9c:	4318      	orrlt	r0, r3
 8000b9e:	4770      	bx	lr
 8000ba0:	f092 0f00 	teq	r2, #0
 8000ba4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ba8:	bf06      	itte	eq
 8000baa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bae:	3201      	addeq	r2, #1
 8000bb0:	3b01      	subne	r3, #1
 8000bb2:	e7b5      	b.n	8000b20 <__addsf3+0x58>
 8000bb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bbc:	bf18      	it	ne
 8000bbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc2:	d021      	beq.n	8000c08 <__addsf3+0x140>
 8000bc4:	ea92 0f03 	teq	r2, r3
 8000bc8:	d004      	beq.n	8000bd4 <__addsf3+0x10c>
 8000bca:	f092 0f00 	teq	r2, #0
 8000bce:	bf08      	it	eq
 8000bd0:	4608      	moveq	r0, r1
 8000bd2:	4770      	bx	lr
 8000bd4:	ea90 0f01 	teq	r0, r1
 8000bd8:	bf1c      	itt	ne
 8000bda:	2000      	movne	r0, #0
 8000bdc:	4770      	bxne	lr
 8000bde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000be2:	d104      	bne.n	8000bee <__addsf3+0x126>
 8000be4:	0040      	lsls	r0, r0, #1
 8000be6:	bf28      	it	cs
 8000be8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bec:	4770      	bx	lr
 8000bee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bf2:	bf3c      	itt	cc
 8000bf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bxcc	lr
 8000bfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c06:	4770      	bx	lr
 8000c08:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c0c:	bf16      	itet	ne
 8000c0e:	4608      	movne	r0, r1
 8000c10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c14:	4601      	movne	r1, r0
 8000c16:	0242      	lsls	r2, r0, #9
 8000c18:	bf06      	itte	eq
 8000c1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1e:	ea90 0f01 	teqeq	r0, r1
 8000c22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_ui2f>:
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	e004      	b.n	8000c38 <__aeabi_i2f+0x8>
 8000c2e:	bf00      	nop

08000c30 <__aeabi_i2f>:
 8000c30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c34:	bf48      	it	mi
 8000c36:	4240      	negmi	r0, r0
 8000c38:	ea5f 0c00 	movs.w	ip, r0
 8000c3c:	bf08      	it	eq
 8000c3e:	4770      	bxeq	lr
 8000c40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c44:	4601      	mov	r1, r0
 8000c46:	f04f 0000 	mov.w	r0, #0
 8000c4a:	e01c      	b.n	8000c86 <__aeabi_l2f+0x2a>

08000c4c <__aeabi_ul2f>:
 8000c4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c50:	bf08      	it	eq
 8000c52:	4770      	bxeq	lr
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	e00a      	b.n	8000c70 <__aeabi_l2f+0x14>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_l2f>:
 8000c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c60:	bf08      	it	eq
 8000c62:	4770      	bxeq	lr
 8000c64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c68:	d502      	bpl.n	8000c70 <__aeabi_l2f+0x14>
 8000c6a:	4240      	negs	r0, r0
 8000c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c70:	ea5f 0c01 	movs.w	ip, r1
 8000c74:	bf02      	ittt	eq
 8000c76:	4684      	moveq	ip, r0
 8000c78:	4601      	moveq	r1, r0
 8000c7a:	2000      	moveq	r0, #0
 8000c7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c80:	bf08      	it	eq
 8000c82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c8a:	fabc f28c 	clz	r2, ip
 8000c8e:	3a08      	subs	r2, #8
 8000c90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c94:	db10      	blt.n	8000cb8 <__aeabi_l2f+0x5c>
 8000c96:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ca8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f102 0220 	add.w	r2, r2, #32
 8000cbc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cc0:	f1c2 0220 	rsb	r2, r2, #32
 8000cc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc8:	fa21 f202 	lsr.w	r2, r1, r2
 8000ccc:	eb43 0002 	adc.w	r0, r3, r2
 8000cd0:	bf08      	it	eq
 8000cd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_fmul>:
 8000cd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cdc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ce0:	bf1e      	ittt	ne
 8000ce2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ce6:	ea92 0f0c 	teqne	r2, ip
 8000cea:	ea93 0f0c 	teqne	r3, ip
 8000cee:	d06f      	beq.n	8000dd0 <__aeabi_fmul+0xf8>
 8000cf0:	441a      	add	r2, r3
 8000cf2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf6:	0240      	lsls	r0, r0, #9
 8000cf8:	bf18      	it	ne
 8000cfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cfe:	d01e      	beq.n	8000d3e <__aeabi_fmul+0x66>
 8000d00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d18:	bf3e      	ittt	cc
 8000d1a:	0049      	lslcc	r1, r1, #1
 8000d1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d20:	005b      	lslcc	r3, r3, #1
 8000d22:	ea40 0001 	orr.w	r0, r0, r1
 8000d26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d2a:	2afd      	cmp	r2, #253	; 0xfd
 8000d2c:	d81d      	bhi.n	8000d6a <__aeabi_fmul+0x92>
 8000d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d36:	bf08      	it	eq
 8000d38:	f020 0001 	biceq.w	r0, r0, #1
 8000d3c:	4770      	bx	lr
 8000d3e:	f090 0f00 	teq	r0, #0
 8000d42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d46:	bf08      	it	eq
 8000d48:	0249      	lsleq	r1, r1, #9
 8000d4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d52:	3a7f      	subs	r2, #127	; 0x7f
 8000d54:	bfc2      	ittt	gt
 8000d56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5e:	4770      	bxgt	lr
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	dc5d      	bgt.n	8000e28 <__aeabi_fmul+0x150>
 8000d6c:	f112 0f19 	cmn.w	r2, #25
 8000d70:	bfdc      	itt	le
 8000d72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d76:	4770      	bxle	lr
 8000d78:	f1c2 0200 	rsb	r2, r2, #0
 8000d7c:	0041      	lsls	r1, r0, #1
 8000d7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d82:	f1c2 0220 	rsb	r2, r2, #32
 8000d86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d8e:	f140 0000 	adc.w	r0, r0, #0
 8000d92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d96:	bf08      	it	eq
 8000d98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d9c:	4770      	bx	lr
 8000d9e:	f092 0f00 	teq	r2, #0
 8000da2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000da6:	bf02      	ittt	eq
 8000da8:	0040      	lsleq	r0, r0, #1
 8000daa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dae:	3a01      	subeq	r2, #1
 8000db0:	d0f9      	beq.n	8000da6 <__aeabi_fmul+0xce>
 8000db2:	ea40 000c 	orr.w	r0, r0, ip
 8000db6:	f093 0f00 	teq	r3, #0
 8000dba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dbe:	bf02      	ittt	eq
 8000dc0:	0049      	lsleq	r1, r1, #1
 8000dc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dc6:	3b01      	subeq	r3, #1
 8000dc8:	d0f9      	beq.n	8000dbe <__aeabi_fmul+0xe6>
 8000dca:	ea41 010c 	orr.w	r1, r1, ip
 8000dce:	e78f      	b.n	8000cf0 <__aeabi_fmul+0x18>
 8000dd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd4:	ea92 0f0c 	teq	r2, ip
 8000dd8:	bf18      	it	ne
 8000dda:	ea93 0f0c 	teqne	r3, ip
 8000dde:	d00a      	beq.n	8000df6 <__aeabi_fmul+0x11e>
 8000de0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000de4:	bf18      	it	ne
 8000de6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	d1d8      	bne.n	8000d9e <__aeabi_fmul+0xc6>
 8000dec:	ea80 0001 	eor.w	r0, r0, r1
 8000df0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df4:	4770      	bx	lr
 8000df6:	f090 0f00 	teq	r0, #0
 8000dfa:	bf17      	itett	ne
 8000dfc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e00:	4608      	moveq	r0, r1
 8000e02:	f091 0f00 	teqne	r1, #0
 8000e06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e0a:	d014      	beq.n	8000e36 <__aeabi_fmul+0x15e>
 8000e0c:	ea92 0f0c 	teq	r2, ip
 8000e10:	d101      	bne.n	8000e16 <__aeabi_fmul+0x13e>
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	d10f      	bne.n	8000e36 <__aeabi_fmul+0x15e>
 8000e16:	ea93 0f0c 	teq	r3, ip
 8000e1a:	d103      	bne.n	8000e24 <__aeabi_fmul+0x14c>
 8000e1c:	024b      	lsls	r3, r1, #9
 8000e1e:	bf18      	it	ne
 8000e20:	4608      	movne	r0, r1
 8000e22:	d108      	bne.n	8000e36 <__aeabi_fmul+0x15e>
 8000e24:	ea80 0001 	eor.w	r0, r0, r1
 8000e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e34:	4770      	bx	lr
 8000e36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e3e:	4770      	bx	lr

08000e40 <__aeabi_fdiv>:
 8000e40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e48:	bf1e      	ittt	ne
 8000e4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e4e:	ea92 0f0c 	teqne	r2, ip
 8000e52:	ea93 0f0c 	teqne	r3, ip
 8000e56:	d069      	beq.n	8000f2c <__aeabi_fdiv+0xec>
 8000e58:	eba2 0203 	sub.w	r2, r2, r3
 8000e5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e60:	0249      	lsls	r1, r1, #9
 8000e62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e66:	d037      	beq.n	8000ed8 <__aeabi_fdiv+0x98>
 8000e68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	bf38      	it	cc
 8000e7c:	005b      	lslcc	r3, r3, #1
 8000e7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e86:	428b      	cmp	r3, r1
 8000e88:	bf24      	itt	cs
 8000e8a:	1a5b      	subcs	r3, r3, r1
 8000e8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e94:	bf24      	itt	cs
 8000e96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ea2:	bf24      	itt	cs
 8000ea4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eb0:	bf24      	itt	cs
 8000eb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eba:	011b      	lsls	r3, r3, #4
 8000ebc:	bf18      	it	ne
 8000ebe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ec2:	d1e0      	bne.n	8000e86 <__aeabi_fdiv+0x46>
 8000ec4:	2afd      	cmp	r2, #253	; 0xfd
 8000ec6:	f63f af50 	bhi.w	8000d6a <__aeabi_fmul+0x92>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ed0:	bf08      	it	eq
 8000ed2:	f020 0001 	biceq.w	r0, r0, #1
 8000ed6:	4770      	bx	lr
 8000ed8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000edc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ee0:	327f      	adds	r2, #127	; 0x7f
 8000ee2:	bfc2      	ittt	gt
 8000ee4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eec:	4770      	bxgt	lr
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	f04f 0300 	mov.w	r3, #0
 8000ef6:	3a01      	subs	r2, #1
 8000ef8:	e737      	b.n	8000d6a <__aeabi_fmul+0x92>
 8000efa:	f092 0f00 	teq	r2, #0
 8000efe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0040      	lsleq	r0, r0, #1
 8000f06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f0a:	3a01      	subeq	r2, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fdiv+0xc2>
 8000f0e:	ea40 000c 	orr.w	r0, r0, ip
 8000f12:	f093 0f00 	teq	r3, #0
 8000f16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f1a:	bf02      	ittt	eq
 8000f1c:	0049      	lsleq	r1, r1, #1
 8000f1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f22:	3b01      	subeq	r3, #1
 8000f24:	d0f9      	beq.n	8000f1a <__aeabi_fdiv+0xda>
 8000f26:	ea41 010c 	orr.w	r1, r1, ip
 8000f2a:	e795      	b.n	8000e58 <__aeabi_fdiv+0x18>
 8000f2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f30:	ea92 0f0c 	teq	r2, ip
 8000f34:	d108      	bne.n	8000f48 <__aeabi_fdiv+0x108>
 8000f36:	0242      	lsls	r2, r0, #9
 8000f38:	f47f af7d 	bne.w	8000e36 <__aeabi_fmul+0x15e>
 8000f3c:	ea93 0f0c 	teq	r3, ip
 8000f40:	f47f af70 	bne.w	8000e24 <__aeabi_fmul+0x14c>
 8000f44:	4608      	mov	r0, r1
 8000f46:	e776      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	d104      	bne.n	8000f58 <__aeabi_fdiv+0x118>
 8000f4e:	024b      	lsls	r3, r1, #9
 8000f50:	f43f af4c 	beq.w	8000dec <__aeabi_fmul+0x114>
 8000f54:	4608      	mov	r0, r1
 8000f56:	e76e      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f5c:	bf18      	it	ne
 8000f5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f62:	d1ca      	bne.n	8000efa <__aeabi_fdiv+0xba>
 8000f64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f68:	f47f af5c 	bne.w	8000e24 <__aeabi_fmul+0x14c>
 8000f6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f70:	f47f af3c 	bne.w	8000dec <__aeabi_fmul+0x114>
 8000f74:	e75f      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f76:	bf00      	nop

08000f78 <__gesf2>:
 8000f78:	f04f 3cff 	mov.w	ip, #4294967295
 8000f7c:	e006      	b.n	8000f8c <__cmpsf2+0x4>
 8000f7e:	bf00      	nop

08000f80 <__lesf2>:
 8000f80:	f04f 0c01 	mov.w	ip, #1
 8000f84:	e002      	b.n	8000f8c <__cmpsf2+0x4>
 8000f86:	bf00      	nop

08000f88 <__cmpsf2>:
 8000f88:	f04f 0c01 	mov.w	ip, #1
 8000f8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f9c:	bf18      	it	ne
 8000f9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fa2:	d011      	beq.n	8000fc8 <__cmpsf2+0x40>
 8000fa4:	b001      	add	sp, #4
 8000fa6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000faa:	bf18      	it	ne
 8000fac:	ea90 0f01 	teqne	r0, r1
 8000fb0:	bf58      	it	pl
 8000fb2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fb6:	bf88      	it	hi
 8000fb8:	17c8      	asrhi	r0, r1, #31
 8000fba:	bf38      	it	cc
 8000fbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fc0:	bf18      	it	ne
 8000fc2:	f040 0001 	orrne.w	r0, r0, #1
 8000fc6:	4770      	bx	lr
 8000fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fcc:	d102      	bne.n	8000fd4 <__cmpsf2+0x4c>
 8000fce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fd2:	d105      	bne.n	8000fe0 <__cmpsf2+0x58>
 8000fd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd8:	d1e4      	bne.n	8000fa4 <__cmpsf2+0x1c>
 8000fda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fde:	d0e1      	beq.n	8000fa4 <__cmpsf2+0x1c>
 8000fe0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_cfrcmple>:
 8000fe8:	4684      	mov	ip, r0
 8000fea:	4608      	mov	r0, r1
 8000fec:	4661      	mov	r1, ip
 8000fee:	e7ff      	b.n	8000ff0 <__aeabi_cfcmpeq>

08000ff0 <__aeabi_cfcmpeq>:
 8000ff0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ff2:	f7ff ffc9 	bl	8000f88 <__cmpsf2>
 8000ff6:	2800      	cmp	r0, #0
 8000ff8:	bf48      	it	mi
 8000ffa:	f110 0f00 	cmnmi.w	r0, #0
 8000ffe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001000 <__aeabi_fcmpeq>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff fff4 	bl	8000ff0 <__aeabi_cfcmpeq>
 8001008:	bf0c      	ite	eq
 800100a:	2001      	moveq	r0, #1
 800100c:	2000      	movne	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <__aeabi_fcmplt>:
 8001014:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001018:	f7ff ffea 	bl	8000ff0 <__aeabi_cfcmpeq>
 800101c:	bf34      	ite	cc
 800101e:	2001      	movcc	r0, #1
 8001020:	2000      	movcs	r0, #0
 8001022:	f85d fb08 	ldr.w	pc, [sp], #8
 8001026:	bf00      	nop

08001028 <__aeabi_fcmple>:
 8001028:	f84d ed08 	str.w	lr, [sp, #-8]!
 800102c:	f7ff ffe0 	bl	8000ff0 <__aeabi_cfcmpeq>
 8001030:	bf94      	ite	ls
 8001032:	2001      	movls	r0, #1
 8001034:	2000      	movhi	r0, #0
 8001036:	f85d fb08 	ldr.w	pc, [sp], #8
 800103a:	bf00      	nop

0800103c <__aeabi_fcmpge>:
 800103c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001040:	f7ff ffd2 	bl	8000fe8 <__aeabi_cfrcmple>
 8001044:	bf94      	ite	ls
 8001046:	2001      	movls	r0, #1
 8001048:	2000      	movhi	r0, #0
 800104a:	f85d fb08 	ldr.w	pc, [sp], #8
 800104e:	bf00      	nop

08001050 <__aeabi_fcmpgt>:
 8001050:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001054:	f7ff ffc8 	bl	8000fe8 <__aeabi_cfrcmple>
 8001058:	bf34      	ite	cc
 800105a:	2001      	movcc	r0, #1
 800105c:	2000      	movcs	r0, #0
 800105e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001062:	bf00      	nop

08001064 <__aeabi_f2iz>:
 8001064:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001068:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800106c:	d30f      	bcc.n	800108e <__aeabi_f2iz+0x2a>
 800106e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001072:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001076:	d90d      	bls.n	8001094 <__aeabi_f2iz+0x30>
 8001078:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800107c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001080:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001084:	fa23 f002 	lsr.w	r0, r3, r2
 8001088:	bf18      	it	ne
 800108a:	4240      	negne	r0, r0
 800108c:	4770      	bx	lr
 800108e:	f04f 0000 	mov.w	r0, #0
 8001092:	4770      	bx	lr
 8001094:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001098:	d101      	bne.n	800109e <__aeabi_f2iz+0x3a>
 800109a:	0242      	lsls	r2, r0, #9
 800109c:	d105      	bne.n	80010aa <__aeabi_f2iz+0x46>
 800109e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010a2:	bf08      	it	eq
 80010a4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010a8:	4770      	bx	lr
 80010aa:	f04f 0000 	mov.w	r0, #0
 80010ae:	4770      	bx	lr

080010b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80010b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80010b2:	e003      	b.n	80010bc <LoopCopyDataInit>

080010b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80010b4:	4b0b      	ldr	r3, [pc, #44]	; (80010e4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80010b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80010b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80010ba:	3104      	adds	r1, #4

080010bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010bc:	480a      	ldr	r0, [pc, #40]	; (80010e8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010be:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010c4:	d3f6      	bcc.n	80010b4 <CopyDataInit>
  ldr r2, =_sbss
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010c8:	e002      	b.n	80010d0 <LoopFillZerobss>

080010ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010cc:	f842 3b04 	str.w	r3, [r2], #4

080010d0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80010d0:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80010d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80010d4:	d3f9      	bcc.n	80010ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010d6:	f004 fd2b 	bl	8005b30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010da:	f005 fb0f 	bl	80066fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010de:	f004 fbd9 	bl	8005894 <main>
  bx lr
 80010e2:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80010e4:	08007c1c 	.word	0x08007c1c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80010e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80010ec:	200001cc 	.word	0x200001cc
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80010f0:	200001cc 	.word	0x200001cc
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80010f4:	200037a8 	.word	0x200037a8

080010f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010f8:	e7fe      	b.n	80010f8 <ADC1_2_IRQHandler>

080010fa <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010fa:	b510      	push	{r4, lr}
 80010fc:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80010fe:	f001 fe33 	bl	8002d68 <HAL_RCC_GetHCLKFreq>
 8001102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001106:	fbb0 f0f3 	udiv	r0, r0, r3
 800110a:	f000 fb77 	bl	80017fc <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800110e:	2200      	movs	r2, #0
 8001110:	4621      	mov	r1, r4
 8001112:	f04f 30ff 	mov.w	r0, #4294967295
 8001116:	f000 fb31 	bl	800177c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800111a:	2000      	movs	r0, #0
 800111c:	bd10      	pop	{r4, pc}
	...

08001120 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001120:	4a06      	ldr	r2, [pc, #24]	; (800113c <HAL_Init+0x1c>)
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001122:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001124:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001126:	2003      	movs	r0, #3
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001128:	f043 0310 	orr.w	r3, r3, #16
 800112c:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800112e:	f000 fb13 	bl	8001758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001132:	200f      	movs	r0, #15
 8001134:	f7ff ffe1 	bl	80010fa <HAL_InitTick>
  /* Init the low level hardware */
//  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 8001138:	2000      	movs	r0, #0
 800113a:	bd08      	pop	{r3, pc}
 800113c:	40022000 	.word	0x40022000

08001140 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001140:	4a02      	ldr	r2, [pc, #8]	; (800114c <HAL_IncTick+0xc>)
 8001142:	6813      	ldr	r3, [r2, #0]
 8001144:	3301      	adds	r3, #1
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	200001e8 	.word	0x200001e8

08001150 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001150:	4b01      	ldr	r3, [pc, #4]	; (8001158 <HAL_GetTick+0x8>)
 8001152:	6818      	ldr	r0, [r3, #0]
}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	200001e8 	.word	0x200001e8

0800115c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800115c:	b513      	push	{r0, r1, r4, lr}
 800115e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8001160:	f7ff fff6 	bl	8001150 <HAL_GetTick>
 8001164:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8001166:	f7ff fff3 	bl	8001150 <HAL_GetTick>
 800116a:	9b01      	ldr	r3, [sp, #4]
 800116c:	1b00      	subs	r0, r0, r4
 800116e:	4298      	cmp	r0, r3
 8001170:	d3f9      	bcc.n	8001166 <HAL_Delay+0xa>
  {
  }
}
 8001172:	b002      	add	sp, #8
 8001174:	bd10      	pop	{r4, pc}

08001176 <HAL_ADC_ConvCpltCallback>:
 8001176:	4770      	bx	lr

08001178 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001178:	6a43      	ldr	r3, [r0, #36]	; 0x24
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800117a:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800117c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800117e:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001182:	d11b      	bne.n	80011bc <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001184:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001186:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800118a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	6892      	ldr	r2, [r2, #8]
 8001190:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001194:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001198:	d10c      	bne.n	80011b4 <ADC_DMAConvCplt+0x3c>
 800119a:	68da      	ldr	r2, [r3, #12]
 800119c:	b952      	cbnz	r2, 80011b4 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800119e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80011a4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011a8:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011aa:	bf5e      	ittt	pl
 80011ac:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 80011ae:	f042 0201 	orrpl.w	r2, r2, #1
 80011b2:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ffde 	bl	8001176 <HAL_ADC_ConvCpltCallback>
 80011ba:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80011bc:	6a1b      	ldr	r3, [r3, #32]
  }
}
 80011be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_ADC_ConvCpltCallback(hadc); 
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80011c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c4:	4718      	bx	r3

080011c6 <HAL_ADC_ConvHalfCpltCallback>:
 80011c6:	4770      	bx	lr

080011c8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80011c8:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80011ca:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80011cc:	f7ff fffb 	bl	80011c6 <HAL_ADC_ConvHalfCpltCallback>
 80011d0:	bd08      	pop	{r3, pc}

080011d2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80011d2:	4770      	bx	lr

080011d4 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011d4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80011d6:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80011d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80011da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011de:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80011e0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80011e2:	f043 0304 	orr.w	r3, r3, #4
 80011e6:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80011e8:	f7ff fff3 	bl	80011d2 <HAL_ADC_ErrorCallback>
 80011ec:	bd08      	pop	{r3, pc}
	...

080011f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80011f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011f6:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	f000 80ae 	beq.w	800135c <HAL_ADC_ConfigChannel+0x16c>
 8001200:	2301      	movs	r3, #1
 8001202:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001206:	684b      	ldr	r3, [r1, #4]
 8001208:	6804      	ldr	r4, [r0, #0]
 800120a:	2b06      	cmp	r3, #6
 800120c:	680d      	ldr	r5, [r1, #0]
 800120e:	d818      	bhi.n	8001242 <HAL_ADC_ConfigChannel+0x52>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001210:	6b67      	ldr	r7, [r4, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001212:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8001216:	fa92 f6a2 	rbit	r6, r2
 800121a:	fab6 f686 	clz	r6, r6
 800121e:	3b01      	subs	r3, #1
 8001220:	fa92 f2a2 	rbit	r2, r2
 8001224:	fab2 f282 	clz	r2, r2
 8001228:	435e      	muls	r6, r3
 800122a:	4353      	muls	r3, r2
 800122c:	f04f 0e1f 	mov.w	lr, #31
 8001230:	fa0e f606 	lsl.w	r6, lr, r6
 8001234:	ea27 0606 	bic.w	r6, r7, r6
 8001238:	fa05 f303 	lsl.w	r3, r5, r3
 800123c:	4333      	orrs	r3, r6
 800123e:	6363      	str	r3, [r4, #52]	; 0x34
 8001240:	e030      	b.n	80012a4 <HAL_ADC_ConfigChannel+0xb4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001242:	2b0c      	cmp	r3, #12
 8001244:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8001248:	d816      	bhi.n	8001278 <HAL_ADC_ConfigChannel+0x88>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800124a:	6b27      	ldr	r7, [r4, #48]	; 0x30
 800124c:	fa92 f6a2 	rbit	r6, r2
 8001250:	fab6 f686 	clz	r6, r6
 8001254:	3b07      	subs	r3, #7
 8001256:	fa92 f2a2 	rbit	r2, r2
 800125a:	fab2 f282 	clz	r2, r2
 800125e:	435e      	muls	r6, r3
 8001260:	435a      	muls	r2, r3
 8001262:	f04f 0e1f 	mov.w	lr, #31
 8001266:	fa0e f606 	lsl.w	r6, lr, r6
 800126a:	ea27 0606 	bic.w	r6, r7, r6
 800126e:	fa05 f202 	lsl.w	r2, r5, r2
 8001272:	4332      	orrs	r2, r6
 8001274:	6322      	str	r2, [r4, #48]	; 0x30
 8001276:	e015      	b.n	80012a4 <HAL_ADC_ConfigChannel+0xb4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001278:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800127a:	fa92 f6a2 	rbit	r6, r2
 800127e:	fab6 f686 	clz	r6, r6
 8001282:	3b0d      	subs	r3, #13
 8001284:	fa92 f2a2 	rbit	r2, r2
 8001288:	fab2 f282 	clz	r2, r2
 800128c:	435e      	muls	r6, r3
 800128e:	4353      	muls	r3, r2
 8001290:	f04f 0e1f 	mov.w	lr, #31
 8001294:	fa0e f606 	lsl.w	r6, lr, r6
 8001298:	ea27 0606 	bic.w	r6, r7, r6
 800129c:	fa05 f303 	lsl.w	r3, r5, r3
 80012a0:	4333      	orrs	r3, r6
 80012a2:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80012a4:	2d09      	cmp	r5, #9
 80012a6:	f04f 0338 	mov.w	r3, #56	; 0x38
 80012aa:	688e      	ldr	r6, [r1, #8]
 80012ac:	d918      	bls.n	80012e0 <HAL_ADC_ConfigChannel+0xf0>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80012ae:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80012b2:	fa93 f7a3 	rbit	r7, r3
 80012b6:	fab7 f787 	clz	r7, r7
 80012ba:	f1a5 010a 	sub.w	r1, r5, #10
 80012be:	fa93 f3a3 	rbit	r3, r3
 80012c2:	fab3 f283 	clz	r2, r3
 80012c6:	fb01 f307 	mul.w	r3, r1, r7
 80012ca:	4351      	muls	r1, r2
 80012cc:	2707      	movs	r7, #7
 80012ce:	fa07 f303 	lsl.w	r3, r7, r3
 80012d2:	ea2e 0303 	bic.w	r3, lr, r3
 80012d6:	fa06 f201 	lsl.w	r2, r6, r1
 80012da:	431a      	orrs	r2, r3
 80012dc:	60e2      	str	r2, [r4, #12]
 80012de:	e013      	b.n	8001308 <HAL_ADC_ConfigChannel+0x118>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80012e0:	6927      	ldr	r7, [r4, #16]
 80012e2:	fa93 f1a3 	rbit	r1, r3
 80012e6:	fab1 f181 	clz	r1, r1
 80012ea:	fa93 f3a3 	rbit	r3, r3
 80012ee:	fab3 f383 	clz	r3, r3
 80012f2:	4369      	muls	r1, r5
 80012f4:	436b      	muls	r3, r5
 80012f6:	2207      	movs	r2, #7
 80012f8:	fa02 f101 	lsl.w	r1, r2, r1
 80012fc:	ea27 0101 	bic.w	r1, r7, r1
 8001300:	fa06 f203 	lsl.w	r2, r6, r3
 8001304:	430a      	orrs	r2, r1
 8001306:	6122      	str	r2, [r4, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001308:	f1a5 0310 	sub.w	r3, r5, #16
 800130c:	2b01      	cmp	r3, #1
 800130e:	d901      	bls.n	8001314 <HAL_ADC_ConfigChannel+0x124>
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001310:	2300      	movs	r3, #0
 8001312:	e01e      	b.n	8001352 <HAL_ADC_ConfigChannel+0x162>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001314:	4b13      	ldr	r3, [pc, #76]	; (8001364 <HAL_ADC_ConfigChannel+0x174>)
 8001316:	429c      	cmp	r4, r3
 8001318:	d116      	bne.n	8001348 <HAL_ADC_ConfigChannel+0x158>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800131a:	68a3      	ldr	r3, [r4, #8]
 800131c:	021b      	lsls	r3, r3, #8
 800131e:	d4f7      	bmi.n	8001310 <HAL_ADC_ConfigChannel+0x120>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001320:	68a3      	ldr	r3, [r4, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001322:	2d10      	cmp	r5, #16
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001324:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001328:	60a3      	str	r3, [r4, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800132a:	d1f1      	bne.n	8001310 <HAL_ADC_ConfigChannel+0x120>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800132c:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <HAL_ADC_ConfigChannel+0x178>)
 800132e:	4a0f      	ldr	r2, [pc, #60]	; (800136c <HAL_ADC_ConfigChannel+0x17c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	fbb3 f2f2 	udiv	r2, r3, r2
 8001336:	230a      	movs	r3, #10
 8001338:	4353      	muls	r3, r2
          while(wait_loop_index != 0)
          {
            wait_loop_index--;
 800133a:	9301      	str	r3, [sp, #4]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
          while(wait_loop_index != 0)
 800133c:	9b01      	ldr	r3, [sp, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d0e6      	beq.n	8001310 <HAL_ADC_ConfigChannel+0x120>
          {
            wait_loop_index--;
 8001342:	9b01      	ldr	r3, [sp, #4]
 8001344:	3b01      	subs	r3, #1
 8001346:	e7f8      	b.n	800133a <HAL_ADC_ConfigChannel+0x14a>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001348:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800134a:	f043 0320 	orr.w	r3, r3, #32
 800134e:	6283      	str	r3, [r0, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001350:	2301      	movs	r3, #1
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001352:	2200      	movs	r2, #0
 8001354:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001358:	4618      	mov	r0, r3
 800135a:	e000      	b.n	800135e <HAL_ADC_ConfigChannel+0x16e>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800135c:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 800135e:	b003      	add	sp, #12
 8001360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001362:	bf00      	nop
 8001364:	40012400 	.word	0x40012400
 8001368:	20000118 	.word	0x20000118
 800136c:	000f4240 	.word	0x000f4240

08001370 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001370:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t tickstart = 0;
  __IO uint32_t wait_loop_index = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001376:	6803      	ldr	r3, [r0, #0]
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001378:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800137a:	689a      	ldr	r2, [r3, #8]
 800137c:	07d2      	lsls	r2, r2, #31
 800137e:	d501      	bpl.n	8001384 <ADC_Enable+0x14>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001380:	2000      	movs	r0, #0
 8001382:	e026      	b.n	80013d2 <ADC_Enable+0x62>
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001384:	689a      	ldr	r2, [r3, #8]
 8001386:	f042 0201 	orr.w	r2, r2, #1
 800138a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <ADC_Enable+0x68>)
 800138e:	4a13      	ldr	r2, [pc, #76]	; (80013dc <ADC_Enable+0x6c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	fbb3 f3f2 	udiv	r3, r3, r2
    while(wait_loop_index != 0)
    {
      wait_loop_index--;
 8001396:	9301      	str	r3, [sp, #4]
    __HAL_ADC_ENABLE(hadc);
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
    while(wait_loop_index != 0)
 8001398:	9b01      	ldr	r3, [sp, #4]
 800139a:	b113      	cbz	r3, 80013a2 <ADC_Enable+0x32>
    {
      wait_loop_index--;
 800139c:	9b01      	ldr	r3, [sp, #4]
 800139e:	3b01      	subs	r3, #1
 80013a0:	e7f9      	b.n	8001396 <ADC_Enable+0x26>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80013a2:	f7ff fed5 	bl	8001150 <HAL_GetTick>
 80013a6:	4606      	mov	r6, r0

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80013a8:	6823      	ldr	r3, [r4, #0]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f013 0501 	ands.w	r5, r3, #1
 80013b0:	d1e6      	bne.n	8001380 <ADC_Enable+0x10>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013b2:	f7ff fecd 	bl	8001150 <HAL_GetTick>
 80013b6:	1b80      	subs	r0, r0, r6
 80013b8:	2802      	cmp	r0, #2
 80013ba:	d9f5      	bls.n	80013a8 <ADC_Enable+0x38>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80013be:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
    while(ADC_IS_ENABLE(hadc) == RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013c2:	f043 0310 	orr.w	r3, r3, #16
 80013c6:	62a3      	str	r3, [r4, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80013ca:	2001      	movs	r0, #1
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	62e3      	str	r3, [r4, #44]	; 0x2c
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
}
 80013d2:	b002      	add	sp, #8
 80013d4:	bd70      	pop	{r4, r5, r6, pc}
 80013d6:	bf00      	nop
 80013d8:	20000118 	.word	0x20000118
 80013dc:	000f4240 	.word	0x000f4240

080013e0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80013e0:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 80013e4:	4690      	mov	r8, r2
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013e6:	4b41      	ldr	r3, [pc, #260]	; (80014ec <HAL_ADC_Start_DMA+0x10c>)
 80013e8:	6802      	ldr	r2, [r0, #0]
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80013ea:	4604      	mov	r4, r0
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013ec:	429a      	cmp	r2, r3
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80013ee:	460f      	mov	r7, r1
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013f0:	d002      	beq.n	80013f8 <HAL_ADC_Start_DMA+0x18>
 80013f2:	493f      	ldr	r1, [pc, #252]	; (80014f0 <HAL_ADC_Start_DMA+0x110>)
 80013f4:	428a      	cmp	r2, r1
 80013f6:	d103      	bne.n	8001400 <HAL_ADC_Start_DMA+0x20>
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80013fe:	d16f      	bne.n	80014e0 <HAL_ADC_Start_DMA+0x100>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001400:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001404:	2b01      	cmp	r3, #1
 8001406:	d06e      	beq.n	80014e6 <HAL_ADC_Start_DMA+0x106>
 8001408:	2301      	movs	r3, #1
 800140a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800140e:	4620      	mov	r0, r4
 8001410:	f7ff ffae 	bl	8001370 <ADC_Enable>
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001414:	2800      	cmp	r0, #0
 8001416:	d15e      	bne.n	80014d6 <HAL_ADC_Start_DMA+0xf6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001418:	6aa0      	ldr	r0, [r4, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800141a:	6821      	ldr	r1, [r4, #0]
    if (tmp_hal_status == HAL_OK)
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800141c:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001420:	4b33      	ldr	r3, [pc, #204]	; (80014f0 <HAL_ADC_Start_DMA+0x110>)
    if (tmp_hal_status == HAL_OK)
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001422:	f020 0001 	bic.w	r0, r0, #1
 8001426:	f440 7080 	orr.w	r0, r0, #256	; 0x100
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800142a:	4299      	cmp	r1, r3
    if (tmp_hal_status == HAL_OK)
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800142c:	62a0      	str	r0, [r4, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800142e:	d104      	bne.n	800143a <HAL_ADC_Start_DMA+0x5a>
 8001430:	4a2e      	ldr	r2, [pc, #184]	; (80014ec <HAL_ADC_Start_DMA+0x10c>)
 8001432:	6853      	ldr	r3, [r2, #4]
 8001434:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001438:	d10d      	bne.n	8001456 <HAL_ADC_Start_DMA+0x76>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800143a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800143c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001440:	62a3      	str	r3, [r4, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001442:	684b      	ldr	r3, [r1, #4]
 8001444:	055a      	lsls	r2, r3, #21
 8001446:	d513      	bpl.n	8001470 <HAL_ADC_Start_DMA+0x90>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001448:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800144a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800144e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001452:	62a3      	str	r3, [r4, #40]	; 0x28
 8001454:	e00c      	b.n	8001470 <HAL_ADC_Start_DMA+0x90>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001456:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001458:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800145c:	62a3      	str	r3, [r4, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800145e:	6853      	ldr	r3, [r2, #4]
 8001460:	055b      	lsls	r3, r3, #21
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001462:	bf41      	itttt	mi
 8001464:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8001466:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800146a:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 800146e:	62a0      	strmi	r0, [r4, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001470:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001472:	6a20      	ldr	r0, [r4, #32]
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001474:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001478:	bf18      	it	ne
 800147a:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800147c:	f04f 0500 	mov.w	r5, #0
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001480:	bf18      	it	ne
 8001482:	f023 0306 	bicne.w	r3, r3, #6
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001486:	62e3      	str	r3, [r4, #44]	; 0x2c
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001488:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <HAL_ADC_Start_DMA+0x114>)
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800148a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800148e:	6283      	str	r3, [r0, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001490:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <HAL_ADC_Start_DMA+0x118>)
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001492:	463a      	mov	r2, r7
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001494:	62c3      	str	r3, [r0, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001496:	4b19      	ldr	r3, [pc, #100]	; (80014fc <HAL_ADC_Start_DMA+0x11c>)
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001498:	314c      	adds	r1, #76	; 0x4c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800149a:	6303      	str	r3, [r0, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800149c:	f06f 0302 	mvn.w	r3, #2
 80014a0:	f841 3c4c 	str.w	r3, [r1, #-76]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80014a4:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80014a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ac:	f841 3c44 	str.w	r3, [r1, #-68]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014b0:	4643      	mov	r3, r8
 80014b2:	f000 f9ea 	bl	800188a <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80014b6:	6823      	ldr	r3, [r4, #0]
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80014b8:	4628      	mov	r0, r5
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80014c0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	bf0c      	ite	eq
 80014c8:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80014cc:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80014d6:	2300      	movs	r3, #0
 80014d8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80014dc:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80014e0:	2001      	movs	r0, #1
 80014e2:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80014e6:	2002      	movs	r0, #2
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 80014e8:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 80014ec:	40012400 	.word	0x40012400
 80014f0:	40012800 	.word	0x40012800
 80014f4:	08001179 	.word	0x08001179
 80014f8:	080011c9 	.word	0x080011c9
 80014fc:	080011d5 	.word	0x080011d5

08001500 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001500:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001502:	6803      	ldr	r3, [r0, #0]
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001504:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001506:	689a      	ldr	r2, [r3, #8]
 8001508:	07d2      	lsls	r2, r2, #31
 800150a:	d401      	bmi.n	8001510 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800150c:	2000      	movs	r0, #0
 800150e:	bd38      	pop	{r3, r4, r5, pc}
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	f022 0201 	bic.w	r2, r2, #1
 8001516:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001518:	f7ff fe1a 	bl	8001150 <HAL_GetTick>
 800151c:	4605      	mov	r5, r0
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800151e:	6823      	ldr	r3, [r4, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	07db      	lsls	r3, r3, #31
 8001524:	d5f2      	bpl.n	800150c <ADC_ConversionStop_Disable+0xc>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001526:	f7ff fe13 	bl	8001150 <HAL_GetTick>
 800152a:	1b40      	subs	r0, r0, r5
 800152c:	2802      	cmp	r0, #2
 800152e:	d9f6      	bls.n	800151e <ADC_ConversionStop_Disable+0x1e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001530:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001532:	2001      	movs	r0, #1
    while(ADC_IS_ENABLE(hadc) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001534:	f043 0310 	orr.w	r3, r3, #16
 8001538:	62a3      	str	r3, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800153a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001542:	bd38      	pop	{r3, r4, r5, pc}

08001544 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001544:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  uint32_t tmp_sqr1 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001546:	4604      	mov	r4, r0
 8001548:	2800      	cmp	r0, #0
 800154a:	f000 8095 	beq.w	8001678 <HAL_ADC_Init+0x134>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800154e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001550:	b923      	cbnz	r3, 800155c <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001552:	62c3      	str	r3, [r0, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001554:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001558:	f004 fa56 	bl	8005a08 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800155c:	4620      	mov	r0, r4
 800155e:	f7ff ffcf 	bl	8001500 <ADC_ConversionStop_Disable>
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001562:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001564:	f013 0f10 	tst.w	r3, #16
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001568:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800156a:	f040 8082 	bne.w	8001672 <HAL_ADC_Init+0x12e>
 800156e:	2800      	cmp	r0, #0
 8001570:	d17f      	bne.n	8001672 <HAL_ADC_Init+0x12e>
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001572:	e894 0003 	ldmia.w	r4, {r0, r1}
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001576:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800157a:	f023 0302 	bic.w	r3, r3, #2
 800157e:	f043 0302 	orr.w	r3, r3, #2
 8001582:	62a3      	str	r3, [r4, #40]	; 0x28
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001584:	4b3d      	ldr	r3, [pc, #244]	; (800167c <HAL_ADC_Init+0x138>)
 8001586:	4298      	cmp	r0, r3
 8001588:	69e3      	ldr	r3, [r4, #28]
 800158a:	d106      	bne.n	800159a <HAL_ADC_Init+0x56>
 800158c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001590:	bf14      	ite	ne
 8001592:	461a      	movne	r2, r3
 8001594:	f44f 2200 	moveq.w	r2, #524288	; 0x80000
 8001598:	e000      	b.n	800159c <HAL_ADC_Init+0x58>
 800159a:	461a      	mov	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800159c:	68e5      	ldr	r5, [r4, #12]
 800159e:	2302      	movs	r3, #2
 80015a0:	fa93 f3a3 	rbit	r3, r3
 80015a4:	fab3 f383 	clz	r3, r3
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015a8:	430a      	orrs	r2, r1
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015aa:	68a1      	ldr	r1, [r4, #8]
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015ac:	fa05 f303 	lsl.w	r3, r5, r3
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015b0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015b4:	ea43 0302 	orr.w	r3, r3, r2
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015b8:	d005      	beq.n	80015c6 <HAL_ADC_Init+0x82>
 80015ba:	2901      	cmp	r1, #1
 80015bc:	bf14      	ite	ne
 80015be:	2200      	movne	r2, #0
 80015c0:	f44f 7280 	moveq.w	r2, #256	; 0x100
 80015c4:	e000      	b.n	80015c8 <HAL_ADC_Init+0x84>
 80015c6:	460a      	mov	r2, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015c8:	6966      	ldr	r6, [r4, #20]
 80015ca:	2e01      	cmp	r6, #1
 80015cc:	d115      	bne.n	80015fa <HAL_ADC_Init+0xb6>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015ce:	b965      	cbnz	r5, 80015ea <HAL_ADC_Init+0xa6>
 80015d0:	f44f 4560 	mov.w	r5, #57344	; 0xe000
 80015d4:	fa95 f5a5 	rbit	r5, r5
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80015d8:	fab5 f685 	clz	r6, r5
 80015dc:	69a5      	ldr	r5, [r4, #24]
 80015de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015e2:	3d01      	subs	r5, #1
 80015e4:	40b5      	lsls	r5, r6
 80015e6:	432a      	orrs	r2, r5
 80015e8:	e007      	b.n	80015fa <HAL_ADC_Init+0xb6>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015ea:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80015ec:	f045 0520 	orr.w	r5, r5, #32
 80015f0:	62a5      	str	r5, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015f2:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80015f4:	f045 0501 	orr.w	r5, r5, #1
 80015f8:	62e5      	str	r5, [r4, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80015fa:	6845      	ldr	r5, [r0, #4]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015fc:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001600:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001604:	ea42 0205 	orr.w	r2, r2, r5
 8001608:	6042      	str	r2, [r0, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800160a:	6885      	ldr	r5, [r0, #8]
 800160c:	4a1c      	ldr	r2, [pc, #112]	; (8001680 <HAL_ADC_Init+0x13c>)
 800160e:	ea02 0205 	and.w	r2, r2, r5
 8001612:	ea42 0203 	orr.w	r2, r2, r3
 8001616:	6082      	str	r2, [r0, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001618:	d001      	beq.n	800161e <HAL_ADC_Init+0xda>
 800161a:	2901      	cmp	r1, #1
 800161c:	d10a      	bne.n	8001634 <HAL_ADC_Init+0xf0>
 800161e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 8001622:	fa92 f2a2 	rbit	r2, r2
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001626:	fab2 f282 	clz	r2, r2
 800162a:	6921      	ldr	r1, [r4, #16]
 800162c:	3901      	subs	r1, #1
 800162e:	fa01 f202 	lsl.w	r2, r1, r2
 8001632:	e000      	b.n	8001636 <HAL_ADC_Init+0xf2>
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  uint32_t tmp_sqr1 = 0;
 8001634:	2200      	movs	r2, #0
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001636:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001638:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 800163c:	430a      	orrs	r2, r1
 800163e:	62c2      	str	r2, [r0, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001640:	6881      	ldr	r1, [r0, #8]
 8001642:	4a10      	ldr	r2, [pc, #64]	; (8001684 <HAL_ADC_Init+0x140>)
 8001644:	400a      	ands	r2, r1
 8001646:	4293      	cmp	r3, r2
 8001648:	d108      	bne.n	800165c <HAL_ADC_Init+0x118>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800164a:	2000      	movs	r0, #0
 800164c:	62e0      	str	r0, [r4, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800164e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001650:	f023 0303 	bic.w	r3, r3, #3
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	62a3      	str	r3, [r4, #40]	; 0x28
 800165a:	bd70      	pop	{r4, r5, r6, pc}
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800165c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800165e:	f023 0312 	bic.w	r3, r3, #18
 8001662:	f043 0310 	orr.w	r3, r3, #16
 8001666:	62a3      	str	r3, [r4, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001668:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001670:	e002      	b.n	8001678 <HAL_ADC_Init+0x134>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001672:	f043 0310 	orr.w	r3, r3, #16
 8001676:	62a3      	str	r3, [r4, #40]	; 0x28
  uint32_t tmp_sqr1 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 8001678:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800167a:	bd70      	pop	{r4, r5, r6, pc}
 800167c:	40013c00 	.word	0x40013c00
 8001680:	ffe1f7fd 	.word	0xffe1f7fd
 8001684:	ff1f0efe 	.word	0xff1f0efe

08001688 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001688:	b573      	push	{r0, r1, r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800168e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001692:	4604      	mov	r4, r0
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001694:	2b01      	cmp	r3, #1
 8001696:	d059      	beq.n	800174c <HAL_ADCEx_Calibration_Start+0xc4>
 8001698:	2301      	movs	r3, #1
 800169a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800169e:	f7ff ff2f 	bl	8001500 <ADC_ConversionStop_Disable>
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80016a2:	4605      	mov	r5, r0
 80016a4:	2800      	cmp	r0, #0
 80016a6:	d14c      	bne.n	8001742 <HAL_ADCEx_Calibration_Start+0xba>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80016aa:	2002      	movs	r0, #2
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016b0:	f023 0302 	bic.w	r3, r3, #2
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	62a3      	str	r3, [r4, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80016ba:	4b26      	ldr	r3, [pc, #152]	; (8001754 <HAL_ADCEx_Calibration_Start+0xcc>)
 80016bc:	681e      	ldr	r6, [r3, #0]
 80016be:	f001 fbfb 	bl	8002eb8 <HAL_RCCEx_GetPeriphCLKFreq>
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80016c2:	fbb6 f0f0 	udiv	r0, r6, r0
 80016c6:	0040      	lsls	r0, r0, #1
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
 80016c8:	9001      	str	r0, [sp, #4]
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );

    while(wait_loop_index != 0)
 80016ca:	9b01      	ldr	r3, [sp, #4]
 80016cc:	b11b      	cbz	r3, 80016d6 <HAL_ADCEx_Calibration_Start+0x4e>
    {
      wait_loop_index--;
 80016ce:	9b01      	ldr	r3, [sp, #4]
 80016d0:	3b01      	subs	r3, #1
 80016d2:	9301      	str	r3, [sp, #4]
 80016d4:	e7f9      	b.n	80016ca <HAL_ADCEx_Calibration_Start+0x42>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80016d6:	4620      	mov	r0, r4
 80016d8:	f7ff fe4a 	bl	8001370 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80016dc:	6822      	ldr	r2, [r4, #0]
 80016de:	6893      	ldr	r3, [r2, #8]
 80016e0:	f043 0308 	orr.w	r3, r3, #8
 80016e4:	6093      	str	r3, [r2, #8]
    
    tickstart = HAL_GetTick();  
 80016e6:	f7ff fd33 	bl	8001150 <HAL_GetTick>
 80016ea:	4606      	mov	r6, r0

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80016ec:	6823      	ldr	r3, [r4, #0]
 80016ee:	689a      	ldr	r2, [r3, #8]
 80016f0:	0712      	lsls	r2, r2, #28
 80016f2:	d505      	bpl.n	8001700 <HAL_ADCEx_Calibration_Start+0x78>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80016f4:	f7ff fd2c 	bl	8001150 <HAL_GetTick>
 80016f8:	1b80      	subs	r0, r0, r6
 80016fa:	280a      	cmp	r0, #10
 80016fc:	d9f6      	bls.n	80016ec <HAL_ADCEx_Calibration_Start+0x64>
 80016fe:	e00f      	b.n	8001720 <HAL_ADCEx_Calibration_Start+0x98>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001700:	689a      	ldr	r2, [r3, #8]
 8001702:	f042 0204 	orr.w	r2, r2, #4
 8001706:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001708:	f7ff fd22 	bl	8001150 <HAL_GetTick>
 800170c:	4606      	mov	r6, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	075b      	lsls	r3, r3, #29
 8001714:	d50f      	bpl.n	8001736 <HAL_ADCEx_Calibration_Start+0xae>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001716:	f7ff fd1b 	bl	8001150 <HAL_GetTick>
 800171a:	1b80      	subs	r0, r0, r6
 800171c:	280a      	cmp	r0, #10
 800171e:	d9f6      	bls.n	800170e <HAL_ADCEx_Calibration_Start+0x86>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001720:	6aa3      	ldr	r3, [r4, #40]	; 0x28
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
        
        return HAL_ERROR;
 8001722:	2001      	movs	r0, #1
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001724:	f023 0312 	bic.w	r3, r3, #18
 8001728:	f043 0310 	orr.w	r3, r3, #16
 800172c:	62a3      	str	r3, [r4, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800172e:	2300      	movs	r3, #0
 8001730:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        
        return HAL_ERROR;
 8001734:	e00b      	b.n	800174e <HAL_ADCEx_Calibration_Start+0xc6>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001736:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001738:	f023 0303 	bic.w	r3, r3, #3
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	62a3      	str	r3, [r4, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001742:	2300      	movs	r3, #0
 8001744:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001748:	4628      	mov	r0, r5
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
 800174a:	e000      	b.n	800174e <HAL_ADCEx_Calibration_Start+0xc6>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800174c:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 800174e:	b002      	add	sp, #8
 8001750:	bd70      	pop	{r4, r5, r6, pc}
 8001752:	bf00      	nop
 8001754:	20000118 	.word	0x20000118

08001758 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001758:	4a07      	ldr	r2, [pc, #28]	; (8001778 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800175a:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800175c:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800175e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001762:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001766:	041b      	lsls	r3, r3, #16
 8001768:	0c1b      	lsrs	r3, r3, #16
 800176a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800176e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001772:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001774:	60d3      	str	r3, [r2, #12]
 8001776:	4770      	bx	lr
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800177c:	4b17      	ldr	r3, [pc, #92]	; (80017dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800177e:	b530      	push	{r4, r5, lr}
 8001780:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001782:	f3c3 2302 	ubfx	r3, r3, #8, #3
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001786:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178a:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800178c:	2c04      	cmp	r4, #4
 800178e:	bf28      	it	cs
 8001790:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001792:	2d06      	cmp	r5, #6

  return (
 8001794:	f04f 0501 	mov.w	r5, #1
 8001798:	fa05 f404 	lsl.w	r4, r5, r4
 800179c:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017a0:	bf8c      	ite	hi
 80017a2:	3b03      	subhi	r3, #3
 80017a4:	2300      	movls	r3, #0

  return (
 80017a6:	400c      	ands	r4, r1
 80017a8:	409c      	lsls	r4, r3
 80017aa:	fa05 f303 	lsl.w	r3, r5, r3
 80017ae:	3b01      	subs	r3, #1
 80017b0:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80017b2:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80017b4:	ea42 0204 	orr.w	r2, r2, r4
 80017b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017bc:	bfaf      	iteee	ge
 80017be:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c2:	4b07      	ldrlt	r3, [pc, #28]	; (80017e0 <HAL_NVIC_SetPriority+0x64>)
 80017c4:	f000 000f 	andlt.w	r0, r0, #15
 80017c8:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ca:	bfa5      	ittet	ge
 80017cc:	b2d2      	uxtbge	r2, r2
 80017ce:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d2:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80017d8:	bd30      	pop	{r4, r5, pc}
 80017da:	bf00      	nop
 80017dc:	e000ed00 	.word	0xe000ed00
 80017e0:	e000ed14 	.word	0xe000ed14

080017e4 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80017e4:	0942      	lsrs	r2, r0, #5
 80017e6:	2301      	movs	r3, #1
 80017e8:	f000 001f 	and.w	r0, r0, #31
 80017ec:	fa03 f000 	lsl.w	r0, r3, r0
 80017f0:	4b01      	ldr	r3, [pc, #4]	; (80017f8 <HAL_NVIC_EnableIRQ+0x14>)
 80017f2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80017f6:	4770      	bx	lr
 80017f8:	e000e100 	.word	0xe000e100

080017fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017fc:	3801      	subs	r0, #1
 80017fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001802:	d20a      	bcs.n	800181a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001804:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001806:	4a07      	ldr	r2, [pc, #28]	; (8001824 <HAL_SYSTICK_Config+0x28>)
 8001808:	21f0      	movs	r1, #240	; 0xf0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800180a:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001810:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001812:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001814:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800181a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000e010 	.word	0xe000e010
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001828:	4b04      	ldr	r3, [pc, #16]	; (800183c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800182a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	bf0c      	ite	eq
 8001830:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001834:	f022 0204 	bicne.w	r2, r2, #4
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	4770      	bx	lr
 800183c:	e000e010 	.word	0xe000e010

08001840 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001840:	b510      	push	{r4, lr}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001842:	b300      	cbz	r0, 8001886 <HAL_DMA_Init+0x46>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 8001844:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001848:	b90b      	cbnz	r3, 800184e <HAL_DMA_Init+0xe>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 800184a:	f880 3020 	strb.w	r3, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800184e:	6882      	ldr	r2, [r0, #8]
 8001850:	6841      	ldr	r1, [r0, #4]
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001852:	6804      	ldr	r4, [r0, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001854:	4311      	orrs	r1, r2
 8001856:	68c2      	ldr	r2, [r0, #12]
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001858:	6823      	ldr	r3, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800185a:	4311      	orrs	r1, r2
 800185c:	6902      	ldr	r2, [r0, #16]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800185e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001862:	4311      	orrs	r1, r2
 8001864:	6942      	ldr	r2, [r0, #20]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001866:	f023 0330 	bic.w	r3, r3, #48	; 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800186a:	4311      	orrs	r1, r2
 800186c:	6982      	ldr	r2, [r0, #24]
 800186e:	4311      	orrs	r1, r2
 8001870:	69c2      	ldr	r2, [r0, #28]
 8001872:	430a      	orrs	r2, r1
 8001874:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001876:	6023      	str	r3, [r4, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001878:	2201      	movs	r2, #1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800187a:	2300      	movs	r3, #0
 800187c:	6343      	str	r3, [r0, #52]	; 0x34

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800187e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  
  return HAL_OK;
 8001882:	4618      	mov	r0, r3
 8001884:	bd10      	pop	{r4, pc}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8001886:	2001      	movs	r0, #1

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
  
  return HAL_OK;
}
 8001888:	bd10      	pop	{r4, pc}

0800188a <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800188a:	b530      	push	{r4, r5, lr}
  /* Process locked */
  __HAL_LOCK(hdma);
 800188c:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001890:	2c01      	cmp	r4, #1
 8001892:	f04f 0402 	mov.w	r4, #2
 8001896:	d023      	beq.n	80018e0 <HAL_DMA_Start_IT+0x56>

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001898:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800189c:	6804      	ldr	r4, [r0, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Process locked */
  __HAL_LOCK(hdma);
 800189e:	2501      	movs	r5, #1
 80018a0:	f880 5020 	strb.w	r5, [r0, #32]

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80018a4:	6825      	ldr	r5, [r4, #0]
 80018a6:	f025 0501 	bic.w	r5, r5, #1
 80018aa:	6025      	str	r5, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80018ac:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018ae:	6843      	ldr	r3, [r0, #4]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
  
  return HAL_OK;
 80018b0:	2000      	movs	r0, #0
{
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018b2:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80018b4:	bf0b      	itete	eq
 80018b6:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80018b8:	60a1      	strne	r1, [r4, #8]
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80018ba:	60e1      	streq	r1, [r4, #12]
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80018bc:	60e2      	strne	r2, [r4, #12]
  
  /* Configure the source, destination address and the data length */
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
  
  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 80018be:	6823      	ldr	r3, [r4, #0]
 80018c0:	f043 0302 	orr.w	r3, r3, #2
 80018c4:	6023      	str	r3, [r4, #0]

  /* Enable the Half transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 80018c6:	6823      	ldr	r3, [r4, #0]
 80018c8:	f043 0304 	orr.w	r3, r3, #4
 80018cc:	6023      	str	r3, [r4, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 80018ce:	6823      	ldr	r3, [r4, #0]
 80018d0:	f043 0308 	orr.w	r3, r3, #8
 80018d4:	6023      	str	r3, [r4, #0]
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
 80018d6:	6823      	ldr	r3, [r4, #0]
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6023      	str	r3, [r4, #0]
  
  return HAL_OK;
 80018de:	bd30      	pop	{r4, r5, pc}
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Process locked */
  __HAL_LOCK(hdma);
 80018e0:	4620      	mov	r0, r4
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
  
  return HAL_OK;
} 
 80018e2:	bd30      	pop	{r4, r5, pc}

080018e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018e4:	b570      	push	{r4, r5, r6, lr}
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 80018e6:	6803      	ldr	r3, [r0, #0]
 80018e8:	4dab      	ldr	r5, [pc, #684]	; (8001b98 <HAL_DMA_IRQHandler+0x2b4>)
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018ea:	4604      	mov	r4, r0
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 80018ec:	42ab      	cmp	r3, r5
 80018ee:	d91c      	bls.n	800192a <HAL_DMA_IRQHandler+0x46>
 80018f0:	4aaa      	ldr	r2, [pc, #680]	; (8001b9c <HAL_DMA_IRQHandler+0x2b8>)
 80018f2:	6811      	ldr	r1, [r2, #0]
 80018f4:	3208      	adds	r2, #8
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d00d      	beq.n	8001916 <HAL_DMA_IRQHandler+0x32>
 80018fa:	3214      	adds	r2, #20
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d00c      	beq.n	800191a <HAL_DMA_IRQHandler+0x36>
 8001900:	3214      	adds	r2, #20
 8001902:	4293      	cmp	r3, r2
 8001904:	d00b      	beq.n	800191e <HAL_DMA_IRQHandler+0x3a>
 8001906:	3214      	adds	r2, #20
 8001908:	4293      	cmp	r3, r2
 800190a:	bf14      	ite	ne
 800190c:	f44f 2200 	movne.w	r2, #524288	; 0x80000
 8001910:	f44f 4200 	moveq.w	r2, #32768	; 0x8000
 8001914:	e005      	b.n	8001922 <HAL_DMA_IRQHandler+0x3e>
 8001916:	2208      	movs	r2, #8
 8001918:	e003      	b.n	8001922 <HAL_DMA_IRQHandler+0x3e>
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	e001      	b.n	8001922 <HAL_DMA_IRQHandler+0x3e>
 800191e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001922:	420a      	tst	r2, r1
 8001924:	f000 808b 	beq.w	8001a3e <HAL_DMA_IRQHandler+0x15a>
 8001928:	e02b      	b.n	8001982 <HAL_DMA_IRQHandler+0x9e>
 800192a:	4a9d      	ldr	r2, [pc, #628]	; (8001ba0 <HAL_DMA_IRQHandler+0x2bc>)
 800192c:	6811      	ldr	r1, [r2, #0]
 800192e:	3208      	adds	r2, #8
 8001930:	4293      	cmp	r3, r2
 8001932:	d015      	beq.n	8001960 <HAL_DMA_IRQHandler+0x7c>
 8001934:	3214      	adds	r2, #20
 8001936:	4293      	cmp	r3, r2
 8001938:	d014      	beq.n	8001964 <HAL_DMA_IRQHandler+0x80>
 800193a:	3214      	adds	r2, #20
 800193c:	4293      	cmp	r3, r2
 800193e:	d013      	beq.n	8001968 <HAL_DMA_IRQHandler+0x84>
 8001940:	3214      	adds	r2, #20
 8001942:	4293      	cmp	r3, r2
 8001944:	d013      	beq.n	800196e <HAL_DMA_IRQHandler+0x8a>
 8001946:	3214      	adds	r2, #20
 8001948:	4293      	cmp	r3, r2
 800194a:	d013      	beq.n	8001974 <HAL_DMA_IRQHandler+0x90>
 800194c:	3214      	adds	r2, #20
 800194e:	4293      	cmp	r3, r2
 8001950:	d013      	beq.n	800197a <HAL_DMA_IRQHandler+0x96>
 8001952:	42ab      	cmp	r3, r5
 8001954:	bf14      	ite	ne
 8001956:	f44f 2200 	movne.w	r2, #524288	; 0x80000
 800195a:	f04f 6200 	moveq.w	r2, #134217728	; 0x8000000
 800195e:	e00e      	b.n	800197e <HAL_DMA_IRQHandler+0x9a>
 8001960:	2208      	movs	r2, #8
 8001962:	e00c      	b.n	800197e <HAL_DMA_IRQHandler+0x9a>
 8001964:	2280      	movs	r2, #128	; 0x80
 8001966:	e00a      	b.n	800197e <HAL_DMA_IRQHandler+0x9a>
 8001968:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800196c:	e007      	b.n	800197e <HAL_DMA_IRQHandler+0x9a>
 800196e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001972:	e004      	b.n	800197e <HAL_DMA_IRQHandler+0x9a>
 8001974:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001978:	e001      	b.n	800197e <HAL_DMA_IRQHandler+0x9a>
 800197a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800197e:	420a      	tst	r2, r1
 8001980:	d07a      	beq.n	8001a78 <HAL_DMA_IRQHandler+0x194>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	0712      	lsls	r2, r2, #28
 8001986:	d557      	bpl.n	8001a38 <HAL_DMA_IRQHandler+0x154>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8001988:	681a      	ldr	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800198a:	42ab      	cmp	r3, r5
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 800198c:	f022 0208 	bic.w	r2, r2, #8
 8001990:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001992:	d918      	bls.n	80019c6 <HAL_DMA_IRQHandler+0xe2>
 8001994:	4a83      	ldr	r2, [pc, #524]	; (8001ba4 <HAL_DMA_IRQHandler+0x2c0>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d00d      	beq.n	80019b6 <HAL_DMA_IRQHandler+0xd2>
 800199a:	3214      	adds	r2, #20
 800199c:	4293      	cmp	r3, r2
 800199e:	d00c      	beq.n	80019ba <HAL_DMA_IRQHandler+0xd6>
 80019a0:	3214      	adds	r2, #20
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d00b      	beq.n	80019be <HAL_DMA_IRQHandler+0xda>
 80019a6:	3214      	adds	r2, #20
 80019a8:	4293      	cmp	r3, r2
 80019aa:	bf0c      	ite	eq
 80019ac:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 80019b0:	f44f 2300 	movne.w	r3, #524288	; 0x80000
 80019b4:	e005      	b.n	80019c2 <HAL_DMA_IRQHandler+0xde>
 80019b6:	2308      	movs	r3, #8
 80019b8:	e003      	b.n	80019c2 <HAL_DMA_IRQHandler+0xde>
 80019ba:	2380      	movs	r3, #128	; 0x80
 80019bc:	e001      	b.n	80019c2 <HAL_DMA_IRQHandler+0xde>
 80019be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019c2:	4a76      	ldr	r2, [pc, #472]	; (8001b9c <HAL_DMA_IRQHandler+0x2b8>)
 80019c4:	e029      	b.n	8001a1a <HAL_DMA_IRQHandler+0x136>
 80019c6:	4a78      	ldr	r2, [pc, #480]	; (8001ba8 <HAL_DMA_IRQHandler+0x2c4>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d016      	beq.n	80019fa <HAL_DMA_IRQHandler+0x116>
 80019cc:	3214      	adds	r2, #20
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d015      	beq.n	80019fe <HAL_DMA_IRQHandler+0x11a>
 80019d2:	3214      	adds	r2, #20
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d014      	beq.n	8001a02 <HAL_DMA_IRQHandler+0x11e>
 80019d8:	3214      	adds	r2, #20
 80019da:	4293      	cmp	r3, r2
 80019dc:	d014      	beq.n	8001a08 <HAL_DMA_IRQHandler+0x124>
 80019de:	3214      	adds	r2, #20
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d014      	beq.n	8001a0e <HAL_DMA_IRQHandler+0x12a>
 80019e4:	3214      	adds	r2, #20
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d014      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x130>
 80019ea:	3214      	adds	r2, #20
 80019ec:	4293      	cmp	r3, r2
 80019ee:	bf0c      	ite	eq
 80019f0:	f04f 6300 	moveq.w	r3, #134217728	; 0x8000000
 80019f4:	f44f 2300 	movne.w	r3, #524288	; 0x80000
 80019f8:	e00e      	b.n	8001a18 <HAL_DMA_IRQHandler+0x134>
 80019fa:	2308      	movs	r3, #8
 80019fc:	e00c      	b.n	8001a18 <HAL_DMA_IRQHandler+0x134>
 80019fe:	2380      	movs	r3, #128	; 0x80
 8001a00:	e00a      	b.n	8001a18 <HAL_DMA_IRQHandler+0x134>
 8001a02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a06:	e007      	b.n	8001a18 <HAL_DMA_IRQHandler+0x134>
 8001a08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a0c:	e004      	b.n	8001a18 <HAL_DMA_IRQHandler+0x134>
 8001a0e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001a12:	e001      	b.n	8001a18 <HAL_DMA_IRQHandler+0x134>
 8001a14:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001a18:	4a61      	ldr	r2, [pc, #388]	; (8001ba0 <HAL_DMA_IRQHandler+0x2bc>)
 8001a1a:	6053      	str	r3, [r2, #4]
      
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8001a1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6363      	str	r3, [r4, #52]	; 0x34
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8001a24:	2304      	movs	r3, #4
 8001a26:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f884 3020 	strb.w	r3, [r4, #32]
      
      if (hdma->XferErrorCallback != NULL)
 8001a30:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a32:	b10b      	cbz	r3, 8001a38 <HAL_DMA_IRQHandler+0x154>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8001a34:	4620      	mov	r0, r4
 8001a36:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001a38:	6823      	ldr	r3, [r4, #0]
 8001a3a:	42ab      	cmp	r3, r5
 8001a3c:	d91c      	bls.n	8001a78 <HAL_DMA_IRQHandler+0x194>
 8001a3e:	4a57      	ldr	r2, [pc, #348]	; (8001b9c <HAL_DMA_IRQHandler+0x2b8>)
 8001a40:	6811      	ldr	r1, [r2, #0]
 8001a42:	3208      	adds	r2, #8
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d00d      	beq.n	8001a64 <HAL_DMA_IRQHandler+0x180>
 8001a48:	3214      	adds	r2, #20
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d00c      	beq.n	8001a68 <HAL_DMA_IRQHandler+0x184>
 8001a4e:	3214      	adds	r2, #20
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d00b      	beq.n	8001a6c <HAL_DMA_IRQHandler+0x188>
 8001a54:	3214      	adds	r2, #20
 8001a56:	4293      	cmp	r3, r2
 8001a58:	bf14      	ite	ne
 8001a5a:	f44f 2280 	movne.w	r2, #262144	; 0x40000
 8001a5e:	f44f 4280 	moveq.w	r2, #16384	; 0x4000
 8001a62:	e005      	b.n	8001a70 <HAL_DMA_IRQHandler+0x18c>
 8001a64:	2204      	movs	r2, #4
 8001a66:	e003      	b.n	8001a70 <HAL_DMA_IRQHandler+0x18c>
 8001a68:	2240      	movs	r2, #64	; 0x40
 8001a6a:	e001      	b.n	8001a70 <HAL_DMA_IRQHandler+0x18c>
 8001a6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a70:	420a      	tst	r2, r1
 8001a72:	f000 8136 	beq.w	8001ce2 <HAL_DMA_IRQHandler+0x3fe>
 8001a76:	e02b      	b.n	8001ad0 <HAL_DMA_IRQHandler+0x1ec>
 8001a78:	4a49      	ldr	r2, [pc, #292]	; (8001ba0 <HAL_DMA_IRQHandler+0x2bc>)
 8001a7a:	6811      	ldr	r1, [r2, #0]
 8001a7c:	3208      	adds	r2, #8
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d015      	beq.n	8001aae <HAL_DMA_IRQHandler+0x1ca>
 8001a82:	3214      	adds	r2, #20
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d014      	beq.n	8001ab2 <HAL_DMA_IRQHandler+0x1ce>
 8001a88:	3214      	adds	r2, #20
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d013      	beq.n	8001ab6 <HAL_DMA_IRQHandler+0x1d2>
 8001a8e:	3214      	adds	r2, #20
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d013      	beq.n	8001abc <HAL_DMA_IRQHandler+0x1d8>
 8001a94:	3214      	adds	r2, #20
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d013      	beq.n	8001ac2 <HAL_DMA_IRQHandler+0x1de>
 8001a9a:	3214      	adds	r2, #20
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d013      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x1e4>
 8001aa0:	42ab      	cmp	r3, r5
 8001aa2:	bf14      	ite	ne
 8001aa4:	f44f 2280 	movne.w	r2, #262144	; 0x40000
 8001aa8:	f04f 6280 	moveq.w	r2, #67108864	; 0x4000000
 8001aac:	e00e      	b.n	8001acc <HAL_DMA_IRQHandler+0x1e8>
 8001aae:	2204      	movs	r2, #4
 8001ab0:	e00c      	b.n	8001acc <HAL_DMA_IRQHandler+0x1e8>
 8001ab2:	2240      	movs	r2, #64	; 0x40
 8001ab4:	e00a      	b.n	8001acc <HAL_DMA_IRQHandler+0x1e8>
 8001ab6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001aba:	e007      	b.n	8001acc <HAL_DMA_IRQHandler+0x1e8>
 8001abc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ac0:	e004      	b.n	8001acc <HAL_DMA_IRQHandler+0x1e8>
 8001ac2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ac6:	e001      	b.n	8001acc <HAL_DMA_IRQHandler+0x1e8>
 8001ac8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001acc:	420a      	tst	r2, r1
 8001ace:	d03a      	beq.n	8001b46 <HAL_DMA_IRQHandler+0x262>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	0756      	lsls	r6, r2, #29
 8001ad4:	d521      	bpl.n	8001b1a <HAL_DMA_IRQHandler+0x236>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	0690      	lsls	r0, r2, #26
 8001ada:	d403      	bmi.n	8001ae4 <HAL_DMA_IRQHandler+0x200>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	f022 0204 	bic.w	r2, r2, #4
 8001ae2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ae4:	42ab      	cmp	r3, r5
 8001ae6:	d97d      	bls.n	8001be4 <HAL_DMA_IRQHandler+0x300>
 8001ae8:	4a2e      	ldr	r2, [pc, #184]	; (8001ba4 <HAL_DMA_IRQHandler+0x2c0>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d073      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0x2f2>
 8001aee:	3214      	adds	r2, #20
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d072      	beq.n	8001bda <HAL_DMA_IRQHandler+0x2f6>
 8001af4:	3214      	adds	r2, #20
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d071      	beq.n	8001bde <HAL_DMA_IRQHandler+0x2fa>
 8001afa:	3214      	adds	r2, #20
 8001afc:	4293      	cmp	r3, r2
 8001afe:	bf14      	ite	ne
 8001b00:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8001b04:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 8001b08:	4a24      	ldr	r2, [pc, #144]	; (8001b9c <HAL_DMA_IRQHandler+0x2b8>)
 8001b0a:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8001b0c:	2311      	movs	r3, #17
 8001b0e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 8001b12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b14:	b10b      	cbz	r3, 8001b1a <HAL_DMA_IRQHandler+0x236>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001b16:	4620      	mov	r0, r4
 8001b18:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001b1a:	6823      	ldr	r3, [r4, #0]
 8001b1c:	42ab      	cmp	r3, r5
 8001b1e:	d913      	bls.n	8001b48 <HAL_DMA_IRQHandler+0x264>
 8001b20:	4a1e      	ldr	r2, [pc, #120]	; (8001b9c <HAL_DMA_IRQHandler+0x2b8>)
 8001b22:	6811      	ldr	r1, [r2, #0]
 8001b24:	3208      	adds	r2, #8
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d029      	beq.n	8001b7e <HAL_DMA_IRQHandler+0x29a>
 8001b2a:	3214      	adds	r2, #20
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d028      	beq.n	8001b82 <HAL_DMA_IRQHandler+0x29e>
 8001b30:	3214      	adds	r2, #20
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d027      	beq.n	8001b86 <HAL_DMA_IRQHandler+0x2a2>
 8001b36:	3214      	adds	r2, #20
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	bf14      	ite	ne
 8001b3c:	f44f 3200 	movne.w	r2, #131072	; 0x20000
 8001b40:	f44f 5200 	moveq.w	r2, #8192	; 0x2000
 8001b44:	e034      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x2cc>
 8001b46:	6823      	ldr	r3, [r4, #0]
 8001b48:	4a15      	ldr	r2, [pc, #84]	; (8001ba0 <HAL_DMA_IRQHandler+0x2bc>)
 8001b4a:	6811      	ldr	r1, [r2, #0]
 8001b4c:	3208      	adds	r2, #8
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d015      	beq.n	8001b7e <HAL_DMA_IRQHandler+0x29a>
 8001b52:	3214      	adds	r2, #20
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d014      	beq.n	8001b82 <HAL_DMA_IRQHandler+0x29e>
 8001b58:	3214      	adds	r2, #20
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d013      	beq.n	8001b86 <HAL_DMA_IRQHandler+0x2a2>
 8001b5e:	3214      	adds	r2, #20
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d013      	beq.n	8001b8c <HAL_DMA_IRQHandler+0x2a8>
 8001b64:	3214      	adds	r2, #20
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d013      	beq.n	8001b92 <HAL_DMA_IRQHandler+0x2ae>
 8001b6a:	3214      	adds	r2, #20
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d01d      	beq.n	8001bac <HAL_DMA_IRQHandler+0x2c8>
 8001b70:	42ab      	cmp	r3, r5
 8001b72:	bf14      	ite	ne
 8001b74:	f44f 3200 	movne.w	r2, #131072	; 0x20000
 8001b78:	f04f 7200 	moveq.w	r2, #33554432	; 0x2000000
 8001b7c:	e018      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x2cc>
 8001b7e:	2202      	movs	r2, #2
 8001b80:	e016      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x2cc>
 8001b82:	2220      	movs	r2, #32
 8001b84:	e014      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x2cc>
 8001b86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b8a:	e011      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x2cc>
 8001b8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b90:	e00e      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x2cc>
 8001b92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b96:	e00b      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x2cc>
 8001b98:	40020080 	.word	0x40020080
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	40020000 	.word	0x40020000
 8001ba4:	40020408 	.word	0x40020408
 8001ba8:	40020008 	.word	0x40020008
 8001bac:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001bb0:	420a      	tst	r2, r1
 8001bb2:	bf14      	ite	ne
 8001bb4:	2201      	movne	r2, #1
 8001bb6:	2200      	moveq	r2, #0
 8001bb8:	2a00      	cmp	r2, #0
 8001bba:	f000 8094 	beq.w	8001ce6 <HAL_DMA_IRQHandler+0x402>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	0791      	lsls	r1, r2, #30
 8001bc2:	f140 8090 	bpl.w	8001ce6 <HAL_DMA_IRQHandler+0x402>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	0692      	lsls	r2, r2, #26
 8001bca:	d436      	bmi.n	8001c3a <HAL_DMA_IRQHandler+0x356>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	f022 0202 	bic.w	r2, r2, #2
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	e031      	b.n	8001c3a <HAL_DMA_IRQHandler+0x356>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	e796      	b.n	8001b08 <HAL_DMA_IRQHandler+0x224>
 8001bda:	2340      	movs	r3, #64	; 0x40
 8001bdc:	e794      	b.n	8001b08 <HAL_DMA_IRQHandler+0x224>
 8001bde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001be2:	e791      	b.n	8001b08 <HAL_DMA_IRQHandler+0x224>
 8001be4:	4a40      	ldr	r2, [pc, #256]	; (8001ce8 <HAL_DMA_IRQHandler+0x404>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d016      	beq.n	8001c18 <HAL_DMA_IRQHandler+0x334>
 8001bea:	3214      	adds	r2, #20
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d015      	beq.n	8001c1c <HAL_DMA_IRQHandler+0x338>
 8001bf0:	3214      	adds	r2, #20
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d014      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x33c>
 8001bf6:	3214      	adds	r2, #20
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d014      	beq.n	8001c26 <HAL_DMA_IRQHandler+0x342>
 8001bfc:	3214      	adds	r2, #20
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d014      	beq.n	8001c2c <HAL_DMA_IRQHandler+0x348>
 8001c02:	3214      	adds	r2, #20
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d014      	beq.n	8001c32 <HAL_DMA_IRQHandler+0x34e>
 8001c08:	3214      	adds	r2, #20
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	bf14      	ite	ne
 8001c0e:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8001c12:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8001c16:	e00e      	b.n	8001c36 <HAL_DMA_IRQHandler+0x352>
 8001c18:	2304      	movs	r3, #4
 8001c1a:	e00c      	b.n	8001c36 <HAL_DMA_IRQHandler+0x352>
 8001c1c:	2340      	movs	r3, #64	; 0x40
 8001c1e:	e00a      	b.n	8001c36 <HAL_DMA_IRQHandler+0x352>
 8001c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c24:	e007      	b.n	8001c36 <HAL_DMA_IRQHandler+0x352>
 8001c26:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c2a:	e004      	b.n	8001c36 <HAL_DMA_IRQHandler+0x352>
 8001c2c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001c30:	e001      	b.n	8001c36 <HAL_DMA_IRQHandler+0x352>
 8001c32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c36:	4a2d      	ldr	r2, [pc, #180]	; (8001cec <HAL_DMA_IRQHandler+0x408>)
 8001c38:	e767      	b.n	8001b0a <HAL_DMA_IRQHandler+0x226>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c3a:	42ab      	cmp	r3, r5
 8001c3c:	d918      	bls.n	8001c70 <HAL_DMA_IRQHandler+0x38c>
 8001c3e:	4a2c      	ldr	r2, [pc, #176]	; (8001cf0 <HAL_DMA_IRQHandler+0x40c>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d00d      	beq.n	8001c60 <HAL_DMA_IRQHandler+0x37c>
 8001c44:	3214      	adds	r2, #20
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d00c      	beq.n	8001c64 <HAL_DMA_IRQHandler+0x380>
 8001c4a:	3214      	adds	r2, #20
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d00b      	beq.n	8001c68 <HAL_DMA_IRQHandler+0x384>
 8001c50:	3214      	adds	r2, #20
 8001c52:	4293      	cmp	r3, r2
 8001c54:	bf14      	ite	ne
 8001c56:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8001c5a:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 8001c5e:	e005      	b.n	8001c6c <HAL_DMA_IRQHandler+0x388>
 8001c60:	2302      	movs	r3, #2
 8001c62:	e003      	b.n	8001c6c <HAL_DMA_IRQHandler+0x388>
 8001c64:	2320      	movs	r3, #32
 8001c66:	e001      	b.n	8001c6c <HAL_DMA_IRQHandler+0x388>
 8001c68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c6c:	4a21      	ldr	r2, [pc, #132]	; (8001cf4 <HAL_DMA_IRQHandler+0x410>)
 8001c6e:	e029      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x3e0>
 8001c70:	4a1d      	ldr	r2, [pc, #116]	; (8001ce8 <HAL_DMA_IRQHandler+0x404>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d016      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x3c0>
 8001c76:	3214      	adds	r2, #20
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d015      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x3c4>
 8001c7c:	3214      	adds	r2, #20
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d014      	beq.n	8001cac <HAL_DMA_IRQHandler+0x3c8>
 8001c82:	3214      	adds	r2, #20
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d014      	beq.n	8001cb2 <HAL_DMA_IRQHandler+0x3ce>
 8001c88:	3214      	adds	r2, #20
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d014      	beq.n	8001cb8 <HAL_DMA_IRQHandler+0x3d4>
 8001c8e:	3214      	adds	r2, #20
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d014      	beq.n	8001cbe <HAL_DMA_IRQHandler+0x3da>
 8001c94:	3214      	adds	r2, #20
 8001c96:	4293      	cmp	r3, r2
 8001c98:	bf14      	ite	ne
 8001c9a:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8001c9e:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001ca2:	e00e      	b.n	8001cc2 <HAL_DMA_IRQHandler+0x3de>
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	e00c      	b.n	8001cc2 <HAL_DMA_IRQHandler+0x3de>
 8001ca8:	2320      	movs	r3, #32
 8001caa:	e00a      	b.n	8001cc2 <HAL_DMA_IRQHandler+0x3de>
 8001cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cb0:	e007      	b.n	8001cc2 <HAL_DMA_IRQHandler+0x3de>
 8001cb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cb6:	e004      	b.n	8001cc2 <HAL_DMA_IRQHandler+0x3de>
 8001cb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cbc:	e001      	b.n	8001cc2 <HAL_DMA_IRQHandler+0x3de>
 8001cbe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	; (8001cec <HAL_DMA_IRQHandler+0x408>)
 8001cc4:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 8001cc6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001cc8:	6363      	str	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f884 3020 	strb.w	r3, [r4, #32]
    
      if(hdma->XferCpltCallback != NULL)
 8001cd6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001cd8:	b12b      	cbz	r3, 8001ce6 <HAL_DMA_IRQHandler+0x402>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001cda:	4620      	mov	r0, r4
      }
    }
  }
}
 8001cdc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_UNLOCK(hdma);
    
      if(hdma->XferCpltCallback != NULL)
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001ce0:	4718      	bx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001ce2:	6823      	ldr	r3, [r4, #0]
 8001ce4:	e71c      	b.n	8001b20 <HAL_DMA_IRQHandler+0x23c>
 8001ce6:	bd70      	pop	{r4, r5, r6, pc}
 8001ce8:	40020008 	.word	0x40020008
 8001cec:	40020000 	.word	0x40020000
 8001cf0:	40020408 	.word	0x40020408
 8001cf4:	40020400 	.word	0x40020400

08001cf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 8001cfc:	2400      	movs	r4, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001cfe:	4626      	mov	r6, r4
 8001d00:	4b6a      	ldr	r3, [pc, #424]	; (8001eac <HAL_GPIO_Init+0x1b4>)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001d02:	f8df e1b0 	ldr.w	lr, [pc, #432]	; 8001eb4 <HAL_GPIO_Init+0x1bc>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d06:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8001eb8 <HAL_GPIO_Init+0x1c0>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d0a:	2201      	movs	r2, #1
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8001d0c:	680d      	ldr	r5, [r1, #0]

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d0e:	40b2      	lsls	r2, r6
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8001d10:	ea32 0505 	bics.w	r5, r2, r5
 8001d14:	f040 80c2 	bne.w	8001e9c <HAL_GPIO_Init+0x1a4>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d18:	684d      	ldr	r5, [r1, #4]
 8001d1a:	2d12      	cmp	r5, #18
 8001d1c:	d02b      	beq.n	8001d76 <HAL_GPIO_Init+0x7e>
 8001d1e:	d80e      	bhi.n	8001d3e <HAL_GPIO_Init+0x46>
 8001d20:	2d02      	cmp	r5, #2
 8001d22:	d025      	beq.n	8001d70 <HAL_GPIO_Init+0x78>
 8001d24:	d804      	bhi.n	8001d30 <HAL_GPIO_Init+0x38>
 8001d26:	b34d      	cbz	r5, 8001d7c <HAL_GPIO_Init+0x84>
 8001d28:	2d01      	cmp	r5, #1
 8001d2a:	d130      	bne.n	8001d8e <HAL_GPIO_Init+0x96>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d2c:	68cc      	ldr	r4, [r1, #12]
          break;
 8001d2e:	e02e      	b.n	8001d8e <HAL_GPIO_Init+0x96>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d30:	2d03      	cmp	r5, #3
 8001d32:	d01b      	beq.n	8001d6c <HAL_GPIO_Init+0x74>
 8001d34:	2d11      	cmp	r5, #17
 8001d36:	d12a      	bne.n	8001d8e <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in OUTPUT open-drain mode */
        case GPIO_MODE_OUTPUT_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d38:	68cc      	ldr	r4, [r1, #12]
 8001d3a:	3404      	adds	r4, #4
          break;
 8001d3c:	e027      	b.n	8001d8e <HAL_GPIO_Init+0x96>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d3e:	4565      	cmp	r5, ip
 8001d40:	d01c      	beq.n	8001d7c <HAL_GPIO_Init+0x84>
 8001d42:	d806      	bhi.n	8001d52 <HAL_GPIO_Init+0x5a>
 8001d44:	f8df 8174 	ldr.w	r8, [pc, #372]	; 8001ebc <HAL_GPIO_Init+0x1c4>
 8001d48:	4545      	cmp	r5, r8
 8001d4a:	d017      	beq.n	8001d7c <HAL_GPIO_Init+0x84>
 8001d4c:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8001d50:	e009      	b.n	8001d66 <HAL_GPIO_Init+0x6e>
 8001d52:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8001ec0 <HAL_GPIO_Init+0x1c8>
 8001d56:	4545      	cmp	r5, r8
 8001d58:	d010      	beq.n	8001d7c <HAL_GPIO_Init+0x84>
 8001d5a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8001d5e:	4545      	cmp	r5, r8
 8001d60:	d00c      	beq.n	8001d7c <HAL_GPIO_Init+0x84>
 8001d62:	f5a8 1880 	sub.w	r8, r8, #1048576	; 0x100000
 8001d66:	4545      	cmp	r5, r8
 8001d68:	d111      	bne.n	8001d8e <HAL_GPIO_Init+0x96>
 8001d6a:	e007      	b.n	8001d7c <HAL_GPIO_Init+0x84>
          }
          break; 
          
        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d6c:	2400      	movs	r4, #0
 8001d6e:	e00e      	b.n	8001d8e <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
        case GPIO_MODE_AF_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d70:	68cc      	ldr	r4, [r1, #12]
 8001d72:	3408      	adds	r4, #8
          break;
 8001d74:	e00b      	b.n	8001d8e <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
        case GPIO_MODE_AF_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d76:	68cc      	ldr	r4, [r1, #12]
 8001d78:	340c      	adds	r4, #12
          break;
 8001d7a:	e008      	b.n	8001d8e <HAL_GPIO_Init+0x96>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8001d7c:	688c      	ldr	r4, [r1, #8]
 8001d7e:	b12c      	cbz	r4, 8001d8c <HAL_GPIO_Init+0x94>
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001d80:	2c01      	cmp	r4, #1
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
 8001d82:	bf0c      	ite	eq
 8001d84:	6102      	streq	r2, [r0, #16]
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8001d86:	6142      	strne	r2, [r0, #20]
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
          }
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d88:	2408      	movs	r4, #8
 8001d8a:	e000      	b.n	8001d8e <HAL_GPIO_Init+0x96>
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d8c:	2404      	movs	r4, #4
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d8e:	2aff      	cmp	r2, #255	; 0xff
 8001d90:	bf97      	itett	ls
 8001d92:	4683      	movls	fp, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001d94:	f1a6 0508 	subhi.w	r5, r6, #8
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d98:	f8d0 9000 	ldrls.w	r9, [r0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001d9c:	00b5      	lslls	r5, r6, #2
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d9e:	bf84      	itt	hi
 8001da0:	f8d0 9004 	ldrhi.w	r9, [r0, #4]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001da4:	00ad      	lslhi	r5, r5, #2
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001da6:	f04f 080f 	mov.w	r8, #15
 8001daa:	fa08 fa05 	lsl.w	sl, r8, r5
 8001dae:	ea29 090a 	bic.w	r9, r9, sl
 8001db2:	fa04 f505 	lsl.w	r5, r4, r5
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001db6:	bf88      	it	hi
 8001db8:	f100 0b04 	addhi.w	fp, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001dbc:	ea49 0505 	orr.w	r5, r9, r5
 8001dc0:	f8cb 5000 	str.w	r5, [fp]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001dc4:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8001dc8:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 8001dcc:	d066      	beq.n	8001e9c <HAL_GPIO_Init+0x1a4>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001dce:	4d38      	ldr	r5, [pc, #224]	; (8001eb0 <HAL_GPIO_Init+0x1b8>)
 8001dd0:	4f37      	ldr	r7, [pc, #220]	; (8001eb0 <HAL_GPIO_Init+0x1b8>)
 8001dd2:	69ad      	ldr	r5, [r5, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001dd4:	f006 0a03 	and.w	sl, r6, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001dd8:	f045 0501 	orr.w	r5, r5, #1
 8001ddc:	61bd      	str	r5, [r7, #24]
 8001dde:	69bd      	ldr	r5, [r7, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001de0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001de4:	f005 0501 	and.w	r5, r5, #1
 8001de8:	9501      	str	r5, [sp, #4]
 8001dea:	9d01      	ldr	r5, [sp, #4]
 8001dec:	f026 0503 	bic.w	r5, r6, #3
 8001df0:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001df4:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
 8001df8:	f8d5 b008 	ldr.w	fp, [r5, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001dfc:	f5a7 3784 	sub.w	r7, r7, #67584	; 0x10800
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001e00:	fa08 f80a 	lsl.w	r8, r8, sl
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e04:	42b8      	cmp	r0, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001e06:	ea2b 0808 	bic.w	r8, fp, r8
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e0a:	d016      	beq.n	8001e3a <HAL_GPIO_Init+0x142>
 8001e0c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001e10:	42b8      	cmp	r0, r7
 8001e12:	d015      	beq.n	8001e40 <HAL_GPIO_Init+0x148>
 8001e14:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001e18:	42b8      	cmp	r0, r7
 8001e1a:	d014      	beq.n	8001e46 <HAL_GPIO_Init+0x14e>
 8001e1c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001e20:	42b8      	cmp	r0, r7
 8001e22:	d013      	beq.n	8001e4c <HAL_GPIO_Init+0x154>
 8001e24:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001e28:	42b8      	cmp	r0, r7
 8001e2a:	d012      	beq.n	8001e52 <HAL_GPIO_Init+0x15a>
 8001e2c:	4570      	cmp	r0, lr
 8001e2e:	bf0c      	ite	eq
 8001e30:	f04f 0b05 	moveq.w	fp, #5
 8001e34:	f04f 0b06 	movne.w	fp, #6
 8001e38:	e00d      	b.n	8001e56 <HAL_GPIO_Init+0x15e>
 8001e3a:	f04f 0b00 	mov.w	fp, #0
 8001e3e:	e00a      	b.n	8001e56 <HAL_GPIO_Init+0x15e>
 8001e40:	f04f 0b01 	mov.w	fp, #1
 8001e44:	e007      	b.n	8001e56 <HAL_GPIO_Init+0x15e>
 8001e46:	f04f 0b02 	mov.w	fp, #2
 8001e4a:	e004      	b.n	8001e56 <HAL_GPIO_Init+0x15e>
 8001e4c:	f04f 0b03 	mov.w	fp, #3
 8001e50:	e001      	b.n	8001e56 <HAL_GPIO_Init+0x15e>
 8001e52:	f04f 0b04 	mov.w	fp, #4
 8001e56:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001e5a:	ea4a 0a08 	orr.w	sl, sl, r8
        AFIO->EXTICR[position >> 2] = temp;
 8001e5e:	f8c5 a008 	str.w	sl, [r5, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001e62:	681d      	ldr	r5, [r3, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        AFIO->EXTICR[position >> 2] = temp;
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e64:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001e68:	bf14      	ite	ne
 8001e6a:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001e6c:	4395      	biceq	r5, r2
 8001e6e:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001e70:	685d      	ldr	r5, [r3, #4]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e72:	f419 3f00 	tst.w	r9, #131072	; 0x20000
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001e76:	bf14      	ite	ne
 8001e78:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001e7a:	4395      	biceq	r5, r2
 8001e7c:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001e7e:	689d      	ldr	r5, [r3, #8]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e80:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001e84:	bf14      	ite	ne
 8001e86:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001e88:	4395      	biceq	r5, r2
 8001e8a:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001e8c:	68dd      	ldr	r5, [r3, #12]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e8e:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001e92:	bf14      	ite	ne
 8001e94:	432a      	orrne	r2, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001e96:	ea25 0202 	biceq.w	r2, r5, r2
 8001e9a:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e9c:	3601      	adds	r6, #1
 8001e9e:	2e10      	cmp	r6, #16
 8001ea0:	f47f af33 	bne.w	8001d0a <HAL_GPIO_Init+0x12>
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
        }
      }
    }
  }
}
 8001ea4:	b003      	add	sp, #12
 8001ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001eaa:	bf00      	nop
 8001eac:	40010400 	.word	0x40010400
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	40011c00 	.word	0x40011c00
 8001eb8:	10210000 	.word	0x10210000
 8001ebc:	10110000 	.word	0x10110000
 8001ec0:	10310000 	.word	0x10310000

08001ec4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ec4:	b902      	cbnz	r2, 8001ec8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001ec6:	0409      	lsls	r1, r1, #16
 8001ec8:	6101      	str	r1, [r0, #16]
 8001eca:	4770      	bx	lr

08001ecc <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001ecc:	68c3      	ldr	r3, [r0, #12]
 8001ece:	4059      	eors	r1, r3
 8001ed0:	60c1      	str	r1, [r0, #12]
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001ed8:	4604      	mov	r4, r0
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001eda:	b086      	sub	sp, #24
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001edc:	2800      	cmp	r0, #0
 8001ede:	d05f      	beq.n	8001fa0 <HAL_PCD_Init+0xcc>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8001ee0:	f890 33e9 	ldrb.w	r3, [r0, #1001]	; 0x3e9
 8001ee4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ee8:	b91b      	cbnz	r3, 8001ef2 <HAL_PCD_Init+0x1e>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001eea:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001eee:	f003 feb5 	bl	8005c5c <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ef2:	4625      	mov	r5, r4
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001ef4:	466e      	mov	r6, sp

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ef6:	2303      	movs	r3, #3
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ef8:	f855 0b10 	ldr.w	r0, [r5], #16

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001efc:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f00:	f001 f87e 	bl	8003000 <USB_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001f04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f06:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001f08:	682b      	ldr	r3, [r5, #0]
 8001f0a:	1d27      	adds	r7, r4, #4
 8001f0c:	6033      	str	r3, [r6, #0]
 8001f0e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001f12:	6820      	ldr	r0, [r4, #0]
 8001f14:	f001 f864 	bl	8002fe0 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001f18:	2100      	movs	r1, #0
 8001f1a:	6820      	ldr	r0, [r4, #0]
 8001f1c:	f001 f87a 	bl	8003014 <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8001f20:	2100      	movs	r1, #0
 8001f22:	4623      	mov	r3, r4
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001f24:	4622      	mov	r2, r4
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001f26:	4608      	mov	r0, r1
 8001f28:	f104 0510 	add.w	r5, r4, #16
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8001f2c:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
 8001f2e:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
    hpcd->IN_ep[index].tx_fifo_num = index;
 8001f32:	8691      	strh	r1, [r2, #52]	; 0x34
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8001f34:	3101      	adds	r1, #1
 8001f36:	290f      	cmp	r1, #15
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8001f38:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001f3c:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
    hpcd->IN_ep[index].maxpacket =  0;
 8001f40:	6390      	str	r0, [r2, #56]	; 0x38
    hpcd->IN_ep[index].xfer_buff = 0;
 8001f42:	63d0      	str	r0, [r2, #60]	; 0x3c
    hpcd->IN_ep[index].xfer_len = 0;
 8001f44:	6410      	str	r0, [r2, #64]	; 0x40
 8001f46:	f102 0220 	add.w	r2, r2, #32
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8001f4a:	d1f0      	bne.n	8001f2e <HAL_PCD_Init+0x5a>
 8001f4c:	2200      	movs	r2, #0
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 8001f4e:	4611      	mov	r1, r2
    hpcd->OUT_ep[index].num = index;
 8001f50:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    hpcd->IN_ep[index].tx_fifo_num = index;
 8001f54:	869a      	strh	r2, [r3, #52]	; 0x34
    hpcd->IN_ep[index].maxpacket =  0;
    hpcd->IN_ep[index].xfer_buff = 0;
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
 8001f56:	3201      	adds	r2, #1
 8001f58:	2a0f      	cmp	r2, #15
  {
    hpcd->OUT_ep[index].is_in = 0;
 8001f5a:	f883 1209 	strb.w	r1, [r3, #521]	; 0x209
    hpcd->OUT_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8001f5e:	f883 120b 	strb.w	r1, [r3, #523]	; 0x20b
    hpcd->OUT_ep[index].maxpacket = 0;
 8001f62:	f8c3 1218 	str.w	r1, [r3, #536]	; 0x218
    hpcd->OUT_ep[index].xfer_buff = 0;
 8001f66:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
    hpcd->OUT_ep[index].xfer_len = 0;
 8001f6a:	f8c3 1220 	str.w	r1, [r3, #544]	; 0x220
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 8001f6e:	f04f 0800 	mov.w	r8, #0
 8001f72:	f103 0320 	add.w	r3, r3, #32
    hpcd->IN_ep[index].maxpacket =  0;
    hpcd->IN_ep[index].xfer_buff = 0;
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
 8001f76:	d1eb      	bne.n	8001f50 <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[index].xfer_buff = 0;
    hpcd->OUT_ep[index].xfer_len = 0;
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8001f78:	466e      	mov	r6, sp
 8001f7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f7c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001f7e:	682b      	ldr	r3, [r5, #0]
 8001f80:	6033      	str	r3, [r6, #0]
 8001f82:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001f86:	6820      	ldr	r0, [r4, #0]
 8001f88:	f001 f846 	bl	8003018 <USB_DevInit>
  
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
 8001f8c:	2301      	movs	r3, #1
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
  
  hpcd->USB_Address = 0;
 8001f8e:	f884 8024 	strb.w	r8, [r4, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
  
  USB_DevDisconnect (hpcd->Instance);  
 8001f92:	6820      	ldr	r0, [r4, #0]
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
  
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
 8001f94:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  
  USB_DevDisconnect (hpcd->Instance);  
 8001f98:	f001 faf7 	bl	800358a <USB_DevDisconnect>
  return HAL_OK;
 8001f9c:	4640      	mov	r0, r8
 8001f9e:	e000      	b.n	8001fa2 <HAL_PCD_Init+0xce>
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 8001fa0:	2001      	movs	r0, #1
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
  
  USB_DevDisconnect (hpcd->Instance);  
  return HAL_OK;
}
 8001fa2:	b006      	add	sp, #24
 8001fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001fa8 <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8001fa8:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001fac:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8001fae:	2b01      	cmp	r3, #1
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001fb0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001fb2:	d00e      	beq.n	8001fd2 <HAL_PCD_Start+0x2a>
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	f880 13e8 	strb.w	r1, [r0, #1000]	; 0x3e8
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8001fba:	f003 ff76 	bl	8005eaa <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 8001fbe:	6820      	ldr	r0, [r4, #0]
 8001fc0:	f001 fae1 	bl	8003586 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8001fc4:	6820      	ldr	r0, [r4, #0]
 8001fc6:	f001 f812 	bl	8002fee <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 8001fd0:	bd10      	pop	{r4, pc}
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8001fd2:	2002      	movs	r0, #2
  HAL_PCDEx_SetConnectionState (hpcd, 1);
  USB_DevConnect (hpcd->Instance);
  __HAL_PCD_ENABLE(hpcd);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 8001fd4:	bd10      	pop	{r4, pc}

08001fd6 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001fd6:	f890 23e8 	ldrb.w	r2, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001fda:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8001fdc:	2a01      	cmp	r2, #1
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001fde:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001fe0:	d00b      	beq.n	8001ffa <HAL_PCD_SetAddress+0x24>
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  hpcd->USB_Address = address;
 8001fe8:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 8001fec:	6800      	ldr	r0, [r0, #0]
 8001fee:	f001 fac4 	bl	800357a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001ff2:	2000      	movs	r0, #0
 8001ff4:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
 8001ff8:	bd10      	pop	{r4, pc}
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001ffa:	2002      	movs	r0, #2
  hpcd->USB_Address = address;
  USB_SetDevAddress(hpcd->Instance, address);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 8001ffc:	bd10      	pop	{r4, pc}

08001ffe <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001ffe:	b538      	push	{r3, r4, r5, lr}
 8002000:	4604      	mov	r4, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8002002:	b248      	sxtb	r0, r1
 8002004:	2800      	cmp	r0, #0
 8002006:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800200a:	bfb5      	itete	lt
 800200c:	eb04 1145 	addlt.w	r1, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002010:	eb04 1141 	addge.w	r1, r4, r1, lsl #5
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002014:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002016:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800201a:	0fc0      	lsrs	r0, r0, #31
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 800201c:	700d      	strb	r5, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800201e:	7048      	strb	r0, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8002020:	70cb      	strb	r3, [r1, #3]
    
  __HAL_LOCK(hpcd);
 8002022:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 8002026:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
    
  __HAL_LOCK(hpcd);
 8002028:	2b01      	cmp	r3, #1
 800202a:	d009      	beq.n	8002040 <HAL_PCD_EP_Open+0x42>
 800202c:	2301      	movs	r3, #1
 800202e:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8002032:	6820      	ldr	r0, [r4, #0]
 8002034:	f001 f804 	bl	8003040 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002038:	2000      	movs	r0, #0
 800203a:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return ret;
 800203e:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
    
  __HAL_LOCK(hpcd);
 8002040:	2002      	movs	r0, #2
  USB_ActivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);
  return ret;
}
 8002042:	bd38      	pop	{r3, r4, r5, pc}

08002044 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8002044:	b24b      	sxtb	r3, r1
 8002046:	2b00      	cmp	r3, #0
 8002048:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800204c:	bfb5      	itete	lt
 800204e:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002052:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002056:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002058:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800205c:	0fdb      	lsrs	r3, r3, #31
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 800205e:	b510      	push	{r4, lr}
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8002060:	700a      	strb	r2, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002062:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8002064:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8002068:	4604      	mov	r4, r0
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd);
 800206a:	2b01      	cmp	r3, #1
 800206c:	d009      	beq.n	8002082 <HAL_PCD_EP_Close+0x3e>
 800206e:	2301      	movs	r3, #1
 8002070:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8002074:	6800      	ldr	r0, [r0, #0]
 8002076:	f001 f955 	bl	8003324 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800207a:	2000      	movs	r0, #0
 800207c:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 8002080:	bd10      	pop	{r4, pc}
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd);
 8002082:	2002      	movs	r0, #2
  USB_DeactivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 8002084:	bd10      	pop	{r4, pc}

08002086 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002086:	b570      	push	{r4, r5, r6, lr}
 8002088:	4604      	mov	r4, r0
 800208a:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800208e:	0170      	lsls	r0, r6, #5
 8002090:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 8002092:	f8c5 3220 	str.w	r3, [r5, #544]	; 0x220
  ep->xfer_count = 0;
 8002096:	2300      	movs	r3, #0
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8002098:	f8c5 221c 	str.w	r2, [r5, #540]	; 0x21c
  ep->xfer_len = len;
  ep->xfer_count = 0;
 800209c:	f8c5 3224 	str.w	r3, [r5, #548]	; 0x224
  ep->is_in = 0;
 80020a0:	f885 3209 	strb.w	r3, [r5, #521]	; 0x209
  ep->num = ep_addr & 0x7F;
 80020a4:	f885 6208 	strb.w	r6, [r5, #520]	; 0x208
  
  __HAL_LOCK(hpcd);
 80020a8:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d00c      	beq.n	80020ca <HAL_PCD_EP_Receive+0x44>
 80020b0:	2301      	movs	r3, #1
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80020b2:	f500 7002 	add.w	r0, r0, #520	; 0x208
 80020b6:	1821      	adds	r1, r4, r0
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 80020b8:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 80020bc:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 80020be:	f001 fa7d 	bl	80035bc <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 80020c2:	2000      	movs	r0, #0
 80020c4:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 80020c8:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 80020ca:	2002      	movs	r0, #2
    USB_EPStartXfer(hpcd->Instance , ep);
  }
  __HAL_UNLOCK(hpcd);
  
  return HAL_OK;
}
 80020cc:	bd70      	pop	{r4, r5, r6, pc}

080020ce <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 80020ce:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80020d2:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 80020d6:	f8b0 0224 	ldrh.w	r0, [r0, #548]	; 0x224
 80020da:	4770      	bx	lr

080020dc <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020dc:	b570      	push	{r4, r5, r6, lr}
 80020de:	4604      	mov	r4, r0
 80020e0:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80020e4:	0170      	lsls	r0, r6, #5
 80020e6:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 80020e8:	642b      	str	r3, [r5, #64]	; 0x40
  ep->xfer_count = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	646b      	str	r3, [r5, #68]	; 0x44
  ep->is_in = 1;
 80020ee:	2301      	movs	r3, #1
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80020f0:	63ea      	str	r2, [r5, #60]	; 0x3c
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
 80020f2:	f885 3029 	strb.w	r3, [r5, #41]	; 0x29
  ep->num = ep_addr & 0x7F;
 80020f6:	f885 6028 	strb.w	r6, [r5, #40]	; 0x28
  
  __HAL_LOCK(hpcd);
 80020fa:	f894 23e8 	ldrb.w	r2, [r4, #1000]	; 0x3e8
 80020fe:	429a      	cmp	r2, r3
 8002100:	d00a      	beq.n	8002118 <HAL_PCD_EP_Transmit+0x3c>
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002102:	3028      	adds	r0, #40	; 0x28
 8002104:	1821      	adds	r1, r4, r0
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 8002106:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 800210a:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 800210c:	f001 fa56 	bl	80035bc <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 8002110:	2000      	movs	r0, #0
 8002112:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 8002116:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 8002118:	2002      	movs	r0, #2
  }
  
  __HAL_UNLOCK(hpcd);
  
  return HAL_OK;
}
 800211a:	bd70      	pop	{r4, r5, r6, pc}

0800211c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800211c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002120:	4604      	mov	r4, r0
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8002122:	6800      	ldr	r0, [r0, #0]
 8002124:	f001 fa33 	bl	800358e <USB_ReadInterrupts>
 8002128:	0400      	lsls	r0, r0, #16
 800212a:	d416      	bmi.n	800215a <HAL_PCD_IRQHandler+0x3e>
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 800212c:	6820      	ldr	r0, [r4, #0]
 800212e:	f001 fa2e 	bl	800358e <USB_ReadInterrupts>
 8002132:	0541      	lsls	r1, r0, #21
 8002134:	f140 81db 	bpl.w	80024ee <HAL_PCD_IRQHandler+0x3d2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002138:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 800213a:	4620      	mov	r0, r4
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800213c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002140:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002144:	041b      	lsls	r3, r3, #16
 8002146:	0c1b      	lsrs	r3, r3, #16
 8002148:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 800214c:	f003 fdbd 	bl	8005cca <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8002150:	2100      	movs	r1, #0
 8002152:	4620      	mov	r0, r4
 8002154:	f7ff ff3f 	bl	8001fd6 <HAL_PCD_SetAddress>
 8002158:	e1c9      	b.n	80024ee <HAL_PCD_IRQHandler+0x3d2>
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
 800215a:	2300      	movs	r3, #0
 800215c:	f8ad 3004 	strh.w	r3, [sp, #4]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8002160:	f504 777b 	add.w	r7, r4, #1004	; 0x3ec
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
  __IO uint16_t wEPVal = 0;
 8002164:	f8ad 3006 	strh.w	r3, [sp, #6]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8002168:	6820      	ldr	r0, [r4, #0]
 800216a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800216e:	b29b      	uxth	r3, r3
 8002170:	f8ad 3004 	strh.w	r3, [sp, #4]
 8002174:	041b      	lsls	r3, r3, #16
 8002176:	d5d9      	bpl.n	800212c <HAL_PCD_IRQHandler+0x10>
  {
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002178:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    
    if (epindex == 0)
 800217c:	f015 050f 	ands.w	r5, r5, #15
 8002180:	f040 80b5 	bne.w	80022ee <HAL_PCD_IRQHandler+0x1d2>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8002184:	f8bd 1004 	ldrh.w	r1, [sp, #4]
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002188:	8803      	ldrh	r3, [r0, #0]
    if (epindex == 0)
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 800218a:	f001 0110 	and.w	r1, r1, #16
 800218e:	b289      	uxth	r1, r1
 8002190:	bb59      	cbnz	r1, 80021ea <HAL_PCD_IRQHandler+0xce>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002192:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800219a:	041b      	lsls	r3, r3, #16
 800219c:	0c1b      	lsrs	r3, r3, #16
 800219e:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80021a0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80021a4:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80021ae:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80021b2:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 80021b6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80021b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021bc:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80021be:	4413      	add	r3, r2
 80021c0:	63e3      	str	r3, [r4, #60]	; 0x3c
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 80021c2:	4620      	mov	r0, r4
 80021c4:	f003 fd76 	bl	8005cb4 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 80021c8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0cb      	beq.n	8002168 <HAL_PCD_IRQHandler+0x4c>
 80021d0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80021d2:	2a00      	cmp	r2, #0
 80021d4:	d1c8      	bne.n	8002168 <HAL_PCD_IRQHandler+0x4c>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 80021d6:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80021da:	6821      	ldr	r1, [r4, #0]
 80021dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021e0:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0;
 80021e4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 80021e8:	e7be      	b.n	8002168 <HAL_PCD_IRQHandler+0x4c>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 80021f0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80021f4:	051a      	lsls	r2, r3, #20
 80021f6:	d51e      	bpl.n	8002236 <HAL_PCD_IRQHandler+0x11a>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80021f8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80021fc:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8002200:	b29b      	uxth	r3, r3
 8002202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002206:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800220a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800220e:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002212:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002216:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800221a:	4639      	mov	r1, r7
 800221c:	f001 fa9e 	bl	800375c <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8002220:	6822      	ldr	r2, [r4, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8002222:	4620      	mov	r0, r4
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8002224:	8813      	ldrh	r3, [r2, #0]
 8002226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800222a:	051b      	lsls	r3, r3, #20
 800222c:	0d1b      	lsrs	r3, r3, #20
 800222e:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8002230:	f003 fd32 	bl	8005c98 <HAL_PCD_SetupStageCallback>
 8002234:	e798      	b.n	8002168 <HAL_PCD_IRQHandler+0x4c>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 8002236:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800223a:	041b      	lsls	r3, r3, #16
 800223c:	d594      	bpl.n	8002168 <HAL_PCD_IRQHandler+0x4c>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800223e:	8803      	ldrh	r3, [r0, #0]
 8002240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002244:	051b      	lsls	r3, r3, #20
 8002246:	0d1b      	lsrs	r3, r3, #20
 8002248:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800224a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800224e:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8002252:	b29b      	uxth	r3, r3
 8002254:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002258:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800225c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002260:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002264:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          
          if (ep->xfer_count != 0)
 8002268:	b163      	cbz	r3, 8002284 <HAL_PCD_IRQHandler+0x168>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 800226a:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
 800226e:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 8002272:	f001 fa73 	bl	800375c <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8002276:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
 800227a:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 800227e:	4413      	add	r3, r2
 8002280:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 8002284:	2100      	movs	r1, #0
 8002286:	4620      	mov	r0, r4
 8002288:	f003 fd0c 	bl	8005ca4 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800228c:	6822      	ldr	r2, [r4, #0]
 800228e:	f8d4 5218 	ldr.w	r5, [r4, #536]	; 0x218
 8002292:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8002296:	2d3e      	cmp	r5, #62	; 0x3e
 8002298:	b289      	uxth	r1, r1
 800229a:	f101 0106 	add.w	r1, r1, #6
 800229e:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 80022a2:	d90b      	bls.n	80022bc <HAL_PCD_IRQHandler+0x1a0>
 80022a4:	f3c5 134f 	ubfx	r3, r5, #5, #16
 80022a8:	06ee      	lsls	r6, r5, #27
 80022aa:	bf04      	itt	eq
 80022ac:	f103 33ff 	addeq.w	r3, r3, #4294967295
 80022b0:	b29b      	uxtheq	r3, r3
 80022b2:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 80022b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022ba:	e006      	b.n	80022ca <HAL_PCD_IRQHandler+0x1ae>
 80022bc:	f3c5 034f 	ubfx	r3, r5, #1, #16
 80022c0:	07ed      	lsls	r5, r5, #31
 80022c2:	bf44      	itt	mi
 80022c4:	3301      	addmi	r3, #1
 80022c6:	b29b      	uxthmi	r3, r3
 80022c8:	029b      	lsls	r3, r3, #10
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80022d0:	8813      	ldrh	r3, [r2, #0]
 80022d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022da:	041b      	lsls	r3, r3, #16
 80022dc:	0c1b      	lsrs	r3, r3, #16
 80022de:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80022e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022ea:	8013      	strh	r3, [r2, #0]
 80022ec:	e73c      	b.n	8002168 <HAL_PCD_IRQHandler+0x4c>
    else
    {
      /* Decode and service non control endpoints interrupt  */
	  
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80022ee:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 80022f8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80022fc:	0419      	lsls	r1, r3, #16
 80022fe:	d577      	bpl.n	80023f0 <HAL_PCD_IRQHandler+0x2d4>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002300:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8002304:	ea4f 1845 	mov.w	r8, r5, lsl #5
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800230c:	051b      	lsls	r3, r3, #20
 800230e:	0d1b      	lsrs	r3, r3, #20
 8002310:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8002314:	eb04 0108 	add.w	r1, r4, r8
 8002318:	f891 3212 	ldrb.w	r3, [r1, #530]	; 0x212
 800231c:	b9ab      	cbnz	r3, 800234a <HAL_PCD_IRQHandler+0x22e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800231e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002322:	f891 2208 	ldrb.w	r2, [r1, #520]	; 0x208
 8002326:	b29b      	uxth	r3, r3
 8002328:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800232c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002330:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002334:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0)
 8002338:	b3de      	cbz	r6, 80023b2 <HAL_PCD_IRQHandler+0x296>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800233a:	f8b1 220c 	ldrh.w	r2, [r1, #524]	; 0x20c
 800233e:	4633      	mov	r3, r6
 8002340:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 8002344:	f001 fa0a 	bl	800375c <USB_ReadPMA>
 8002348:	e033      	b.n	80023b2 <HAL_PCD_IRQHandler+0x296>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 800234a:	f891 3208 	ldrb.w	r3, [r1, #520]	; 0x208
 800234e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	f412 4f80 	tst.w	r2, #16384	; 0x4000
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002358:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800235c:	b292      	uxth	r2, r2
 800235e:	4413      	add	r3, r2
 8002360:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002364:	d008      	beq.n	8002378 <HAL_PCD_IRQHandler+0x25c>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002366:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 800236a:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 800236e:	b17e      	cbz	r6, 8002390 <HAL_PCD_IRQHandler+0x274>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002370:	4633      	mov	r3, r6
 8002372:	f8b1 220e 	ldrh.w	r2, [r1, #526]	; 0x20e
 8002376:	e007      	b.n	8002388 <HAL_PCD_IRQHandler+0x26c>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002378:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 800237c:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8002380:	b136      	cbz	r6, 8002390 <HAL_PCD_IRQHandler+0x274>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002382:	4633      	mov	r3, r6
 8002384:	f8b1 2210 	ldrh.w	r2, [r1, #528]	; 0x210
 8002388:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 800238c:	f001 f9e6 	bl	800375c <USB_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8002390:	eb04 0308 	add.w	r3, r4, r8
 8002394:	f893 1208 	ldrb.w	r1, [r3, #520]	; 0x208
 8002398:	6822      	ldr	r2, [r4, #0]
 800239a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800239e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023a2:	051b      	lsls	r3, r3, #20
 80023a4:	0d1b      	lsrs	r3, r3, #20
 80023a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023aa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80023ae:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80023b2:	eb04 0108 	add.w	r1, r4, r8
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 80023b6:	f8d1 3224 	ldr.w	r3, [r1, #548]	; 0x224
        ep->xfer_buff+=count;
 80023ba:	f8d1 221c 	ldr.w	r2, [r1, #540]	; 0x21c
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 80023be:	4433      	add	r3, r6
 80023c0:	f8c1 3224 	str.w	r3, [r1, #548]	; 0x224
        ep->xfer_buff+=count;
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 80023c4:	f8d1 3220 	ldr.w	r3, [r1, #544]	; 0x220
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
        ep->xfer_buff+=count;
 80023c8:	4432      	add	r2, r6
 80023ca:	f8c1 221c 	str.w	r2, [r1, #540]	; 0x21c
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 80023ce:	b11b      	cbz	r3, 80023d8 <HAL_PCD_IRQHandler+0x2bc>
 80023d0:	f8d1 0218 	ldr.w	r0, [r1, #536]	; 0x218
 80023d4:	4286      	cmp	r6, r0
 80023d6:	d206      	bcs.n	80023e6 <HAL_PCD_IRQHandler+0x2ca>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80023d8:	44a0      	add	r8, r4
 80023da:	f898 1208 	ldrb.w	r1, [r8, #520]	; 0x208
 80023de:	4620      	mov	r0, r4
 80023e0:	f003 fc60 	bl	8005ca4 <HAL_PCD_DataOutStageCallback>
 80023e4:	e004      	b.n	80023f0 <HAL_PCD_IRQHandler+0x2d4>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80023e6:	f891 1208 	ldrb.w	r1, [r1, #520]	; 0x208
 80023ea:	4620      	mov	r0, r4
 80023ec:	f7ff fe4b 	bl	8002086 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 80023f0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80023f4:	061a      	lsls	r2, r3, #24
 80023f6:	f57f aeb7 	bpl.w	8002168 <HAL_PCD_IRQHandler+0x4c>
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80023fa:	6820      	ldr	r0, [r4, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 80023fc:	016e      	lsls	r6, r5, #5
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80023fe:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8002402:	19a1      	adds	r1, r4, r6
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002404:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800240c:	041b      	lsls	r3, r3, #16
 800240e:	0c1b      	lsrs	r3, r3, #16
 8002410:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8002414:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 8002418:	3502      	adds	r5, #2
 800241a:	b9b3      	cbnz	r3, 800244a <HAL_PCD_IRQHandler+0x32e>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800241c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002420:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8002424:	b29b      	uxth	r3, r3
 8002426:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800242a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800242e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002432:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002436:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800243a:	606b      	str	r3, [r5, #4]
          if (ep->xfer_count != 0)
 800243c:	2b00      	cmp	r3, #0
 800243e:	d038      	beq.n	80024b2 <HAL_PCD_IRQHandler+0x396>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002440:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8002442:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8002444:	f001 f8a9 	bl	800359a <USB_WritePMA>
 8002448:	e033      	b.n	80024b2 <HAL_PCD_IRQHandler+0x396>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 800244a:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 800244e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	f012 0f40 	tst.w	r2, #64	; 0x40
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002458:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800245c:	b292      	uxth	r2, r2
 800245e:	4413      	add	r3, r2
 8002460:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002464:	d009      	beq.n	800247a <HAL_PCD_IRQHandler+0x35e>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002466:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800246a:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 800246e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002472:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 8002474:	b16b      	cbz	r3, 8002492 <HAL_PCD_IRQHandler+0x376>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8002476:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
 8002478:	e008      	b.n	800248c <HAL_PCD_IRQHandler+0x370>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800247a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800247e:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002482:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002486:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 8002488:	b11b      	cbz	r3, 8002492 <HAL_PCD_IRQHandler+0x376>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 800248a:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 800248c:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 800248e:	f001 f884 	bl	800359a <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8002492:	19a3      	adds	r3, r4, r6
 8002494:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8002498:	6822      	ldr	r2, [r4, #0]
 800249a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800249e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024a2:	051b      	lsls	r3, r3, #20
 80024a4:	0d1b      	lsrs	r3, r3, #20
 80024a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024ae:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80024b2:	6820      	ldr	r0, [r4, #0]
 80024b4:	19a1      	adds	r1, r4, r6
 80024b6:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80024ba:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 80024be:	b292      	uxth	r2, r2
 80024c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80024c4:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80024c8:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 80024cc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80024ce:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80024d2:	644a      	str	r2, [r1, #68]	; 0x44
        ep->xfer_buff+=ep->xfer_count;
 80024d4:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 80024d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
 80024d8:	63ca      	str	r2, [r1, #60]	; 0x3c
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80024da:	4620      	mov	r0, r4
 80024dc:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 80024e0:	b913      	cbnz	r3, 80024e8 <HAL_PCD_IRQHandler+0x3cc>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80024e2:	f003 fbe7 	bl	8005cb4 <HAL_PCD_DataInStageCallback>
 80024e6:	e63f      	b.n	8002168 <HAL_PCD_IRQHandler+0x4c>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80024e8:	f7ff fdf8 	bl	80020dc <HAL_PCD_EP_Transmit>
 80024ec:	e63c      	b.n	8002168 <HAL_PCD_IRQHandler+0x4c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
    HAL_PCD_ResetCallback(hpcd);
    HAL_PCD_SetAddress(hpcd, 0);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 80024ee:	6820      	ldr	r0, [r4, #0]
 80024f0:	f001 f84d 	bl	800358e <USB_ReadInterrupts>
 80024f4:	0447      	lsls	r7, r0, #17
 80024f6:	d508      	bpl.n	800250a <HAL_PCD_IRQHandler+0x3ee>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 80024f8:	6822      	ldr	r2, [r4, #0]
 80024fa:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80024fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002502:	041b      	lsls	r3, r3, #16
 8002504:	0c1b      	lsrs	r3, r3, #16
 8002506:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 800250a:	6820      	ldr	r0, [r4, #0]
 800250c:	f001 f83f 	bl	800358e <USB_ReadInterrupts>
 8002510:	0486      	lsls	r6, r0, #18
 8002512:	d508      	bpl.n	8002526 <HAL_PCD_IRQHandler+0x40a>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8002514:	6822      	ldr	r2, [r4, #0]
 8002516:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800251a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800251e:	041b      	lsls	r3, r3, #16
 8002520:	0c1b      	lsrs	r3, r3, #16
 8002522:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8002526:	6820      	ldr	r0, [r4, #0]
 8002528:	f001 f831 	bl	800358e <USB_ReadInterrupts>
 800252c:	04c5      	lsls	r5, r0, #19
 800252e:	d518      	bpl.n	8002562 <HAL_PCD_IRQHandler+0x446>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8002530:	6822      	ldr	r2, [r4, #0]
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
    
    HAL_PCD_ResumeCallback(hpcd);
 8002532:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8002534:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8002538:	f023 0304 	bic.w	r3, r3, #4
 800253c:	041b      	lsls	r3, r3, #16
 800253e:	0c1b      	lsrs	r3, r3, #16
 8002540:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8002544:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8002548:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 800254c:	f003 fbda 	bl	8005d04 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8002550:	6822      	ldr	r2, [r4, #0]
 8002552:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002556:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800255a:	041b      	lsls	r3, r3, #16
 800255c:	0c1b      	lsrs	r3, r3, #16
 800255e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8002562:	6820      	ldr	r0, [r4, #0]
 8002564:	f001 f813 	bl	800358e <USB_ReadInterrupts>
 8002568:	0500      	lsls	r0, r0, #20
 800256a:	d51d      	bpl.n	80025a8 <HAL_PCD_IRQHandler+0x48c>
  {
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 800256c:	6820      	ldr	r0, [r4, #0]
 800256e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8002572:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002576:	041b      	lsls	r3, r3, #16
 8002578:	0c1b      	lsrs	r3, r3, #16
 800257a:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 800257e:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8002582:	b29b      	uxth	r3, r3
 8002584:	f043 0308 	orr.w	r3, r3, #8
 8002588:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 800258c:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8002590:	b29b      	uxth	r3, r3
 8002592:	f043 0304 	orr.w	r3, r3, #4
 8002596:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 800259a:	f000 fff8 	bl	800358e <USB_ReadInterrupts>
 800259e:	04c1      	lsls	r1, r0, #19
 80025a0:	d402      	bmi.n	80025a8 <HAL_PCD_IRQHandler+0x48c>
    {
      HAL_PCD_SuspendCallback(hpcd);
 80025a2:	4620      	mov	r0, r4
 80025a4:	f003 fb9e 	bl	8005ce4 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 80025a8:	6820      	ldr	r0, [r4, #0]
 80025aa:	f000 fff0 	bl	800358e <USB_ReadInterrupts>
 80025ae:	0582      	lsls	r2, r0, #22
 80025b0:	d50b      	bpl.n	80025ca <HAL_PCD_IRQHandler+0x4ae>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 80025b2:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 80025b4:	4620      	mov	r0, r4
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 80025b6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80025ba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80025be:	041b      	lsls	r3, r3, #16
 80025c0:	0c1b      	lsrs	r3, r3, #16
 80025c2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 80025c6:	f003 fb7c 	bl	8005cc2 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 80025ca:	6820      	ldr	r0, [r4, #0]
 80025cc:	f000 ffdf 	bl	800358e <USB_ReadInterrupts>
 80025d0:	05c3      	lsls	r3, r0, #23
 80025d2:	d508      	bpl.n	80025e6 <HAL_PCD_IRQHandler+0x4ca>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 80025d4:	6822      	ldr	r2, [r4, #0]
 80025d6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80025da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025de:	041b      	lsls	r3, r3, #16
 80025e0:	0c1b      	lsrs	r3, r3, #16
 80025e2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }
}
 80025e6:	b002      	add	sp, #8
 80025e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080025ec <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025ec:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
 80025ee:	b24b      	sxtb	r3, r1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80025f6:	bfb5      	itete	lt
 80025f8:	eb00 1145 	addlt.w	r1, r0, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80025fc:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002600:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002602:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  
  ep->is_stall = 1;
 8002606:	2201      	movs	r2, #1
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002608:	0fdb      	lsrs	r3, r3, #31
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
 800260a:	b2ed      	uxtb	r5, r5
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
 800260c:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 800260e:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002610:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8002612:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002616:	4604      	mov	r4, r0
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd);
 8002618:	4293      	cmp	r3, r2
 800261a:	d00e      	beq.n	800263a <HAL_PCD_EP_SetStall+0x4e>
 800261c:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  USB_EPSetStall(hpcd->Instance , ep);
 8002620:	6800      	ldr	r0, [r0, #0]
 8002622:	f000 ff37 	bl	8003494 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8002626:	b925      	cbnz	r5, 8002632 <HAL_PCD_EP_SetStall+0x46>
  {
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002628:	f504 717b 	add.w	r1, r4, #1004	; 0x3ec
 800262c:	6820      	ldr	r0, [r4, #0]
 800262e:	f000 ffb2 	bl	8003596 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 8002632:	2000      	movs	r0, #0
 8002634:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 8002638:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd);
 800263a:	2002      	movs	r0, #2
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 800263c:	bd38      	pop	{r3, r4, r5, pc}

0800263e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800263e:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
 8002640:	b24b      	sxtb	r3, r1
 8002642:	2b00      	cmp	r3, #0
 8002644:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002648:	bfb5      	itete	lt
 800264a:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800264e:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002652:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002654:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002658:	0fdb      	lsrs	r3, r3, #31
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0;
 800265a:	2400      	movs	r4, #0
 800265c:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 800265e:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002660:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8002662:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002666:	4605      	mov	r5, r0
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8002668:	2b01      	cmp	r3, #1
 800266a:	d009      	beq.n	8002680 <HAL_PCD_EP_ClrStall+0x42>
 800266c:	2301      	movs	r3, #1
 800266e:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_EPClearStall(hpcd->Instance , ep);
 8002672:	6800      	ldr	r0, [r0, #0]
 8002674:	f000 ff3f 	bl	80034f6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8002678:	f885 43e8 	strb.w	r4, [r5, #1000]	; 0x3e8
  
  return HAL_OK;
 800267c:	4620      	mov	r0, r4
 800267e:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8002680:	2002      	movs	r0, #2
  USB_EPClearStall(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8002682:	bd38      	pop	{r3, r4, r5, pc}

08002684 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8002684:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002688:	bf1b      	ittet	ne
 800268a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 800268e:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002692:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002696:	3028      	addne	r0, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002698:	bf08      	it	eq
 800269a:	f500 7002 	addeq.w	r0, r0, #520	; 0x208
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800269e:	b912      	cbnz	r2, 80026a6 <HAL_PCDEx_PMAConfig+0x22>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 80026a0:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 80026a2:	8083      	strh	r3, [r0, #4]
 80026a4:	e004      	b.n	80026b0 <HAL_PCDEx_PMAConfig+0x2c>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 80026a6:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 80026a8:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 80026aa:	0c1b      	lsrs	r3, r3, #16
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 80026ac:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 80026ae:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK; 
}
 80026b0:	2000      	movs	r0, #0
 80026b2:	4770      	bx	lr

080026b4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026b4:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026b6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026ba:	07dc      	lsls	r4, r3, #31
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026bc:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026be:	d403      	bmi.n	80026c8 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c0:	682b      	ldr	r3, [r5, #0]
 80026c2:	0798      	lsls	r0, r3, #30
 80026c4:	d473      	bmi.n	80027ae <HAL_RCC_OscConfig+0xfa>
 80026c6:	e0f2      	b.n	80028ae <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80026c8:	4cb9      	ldr	r4, [pc, #740]	; (80029b0 <HAL_RCC_OscConfig+0x2fc>)
 80026ca:	6863      	ldr	r3, [r4, #4]
 80026cc:	f003 030c 	and.w	r3, r3, #12
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d007      	beq.n	80026e4 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026d4:	6863      	ldr	r3, [r4, #4]
 80026d6:	f003 030c 	and.w	r3, r3, #12
 80026da:	2b08      	cmp	r3, #8
 80026dc:	d116      	bne.n	800270c <HAL_RCC_OscConfig+0x58>
 80026de:	6863      	ldr	r3, [r4, #4]
 80026e0:	03d9      	lsls	r1, r3, #15
 80026e2:	d513      	bpl.n	800270c <HAL_RCC_OscConfig+0x58>
 80026e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026e8:	fa93 f2a3 	rbit	r2, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ec:	6822      	ldr	r2, [r4, #0]
 80026ee:	fa93 f3a3 	rbit	r3, r3
 80026f2:	fab3 f383 	clz	r3, r3
 80026f6:	f003 031f 	and.w	r3, r3, #31
 80026fa:	fa22 f303 	lsr.w	r3, r2, r3
 80026fe:	07da      	lsls	r2, r3, #31
 8002700:	d5de      	bpl.n	80026c0 <HAL_RCC_OscConfig+0xc>
 8002702:	686b      	ldr	r3, [r5, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1db      	bne.n	80026c0 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8002708:	2001      	movs	r0, #1
 800270a:	e22d      	b.n	8002b68 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800270c:	686b      	ldr	r3, [r5, #4]
 800270e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002712:	d015      	beq.n	8002740 <HAL_RCC_OscConfig+0x8c>
 8002714:	b96b      	cbnz	r3, 8002732 <HAL_RCC_OscConfig+0x7e>
 8002716:	6823      	ldr	r3, [r4, #0]
 8002718:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 800271c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002720:	6023      	str	r3, [r4, #0]
 8002722:	6823      	ldr	r3, [r4, #0]
 8002724:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002728:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272a:	f7fe fd11 	bl	8001150 <HAL_GetTick>
 800272e:	4607      	mov	r7, r0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002730:	e02f      	b.n	8002792 <HAL_RCC_OscConfig+0xde>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002732:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002736:	6823      	ldr	r3, [r4, #0]
 8002738:	d106      	bne.n	8002748 <HAL_RCC_OscConfig+0x94>
 800273a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800273e:	6023      	str	r3, [r4, #0]
 8002740:	6823      	ldr	r3, [r4, #0]
 8002742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002746:	e005      	b.n	8002754 <HAL_RCC_OscConfig+0xa0>
 8002748:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800274c:	6023      	str	r3, [r4, #0]
 800274e:	6823      	ldr	r3, [r4, #0]
 8002750:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002754:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002756:	f7fe fcfb 	bl	8001150 <HAL_GetTick>
 800275a:	4607      	mov	r7, r0
 800275c:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002760:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002764:	6822      	ldr	r2, [r4, #0]
 8002766:	fa96 f3a6 	rbit	r3, r6
 800276a:	fab3 f383 	clz	r3, r3
 800276e:	f003 031f 	and.w	r3, r3, #31
 8002772:	fa22 f303 	lsr.w	r3, r2, r3
 8002776:	07db      	lsls	r3, r3, #31
 8002778:	d4a2      	bmi.n	80026c0 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800277a:	f7fe fce9 	bl	8001150 <HAL_GetTick>
 800277e:	1bc0      	subs	r0, r0, r7
 8002780:	2864      	cmp	r0, #100	; 0x64
 8002782:	d9ed      	bls.n	8002760 <HAL_RCC_OscConfig+0xac>
          {
            return HAL_TIMEOUT;
 8002784:	2003      	movs	r0, #3
 8002786:	e1ef      	b.n	8002b68 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002788:	f7fe fce2 	bl	8001150 <HAL_GetTick>
 800278c:	1bc0      	subs	r0, r0, r7
 800278e:	2864      	cmp	r0, #100	; 0x64
 8002790:	d8f8      	bhi.n	8002784 <HAL_RCC_OscConfig+0xd0>
 8002792:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002796:	6822      	ldr	r2, [r4, #0]
 8002798:	fa96 f3a6 	rbit	r3, r6
 800279c:	fab3 f383 	clz	r3, r3
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	fa22 f303 	lsr.w	r3, r2, r3
 80027a8:	07d8      	lsls	r0, r3, #31
 80027aa:	d4ed      	bmi.n	8002788 <HAL_RCC_OscConfig+0xd4>
 80027ac:	e788      	b.n	80026c0 <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027ae:	4c80      	ldr	r4, [pc, #512]	; (80029b0 <HAL_RCC_OscConfig+0x2fc>)
 80027b0:	6863      	ldr	r3, [r4, #4]
 80027b2:	f013 0f0c 	tst.w	r3, #12
 80027b6:	d007      	beq.n	80027c8 <HAL_RCC_OscConfig+0x114>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027b8:	6863      	ldr	r3, [r4, #4]
 80027ba:	f003 030c 	and.w	r3, r3, #12
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d121      	bne.n	8002806 <HAL_RCC_OscConfig+0x152>
 80027c2:	6863      	ldr	r3, [r4, #4]
 80027c4:	03d9      	lsls	r1, r3, #15
 80027c6:	d41e      	bmi.n	8002806 <HAL_RCC_OscConfig+0x152>
 80027c8:	2302      	movs	r3, #2
 80027ca:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ce:	6822      	ldr	r2, [r4, #0]
 80027d0:	fa93 f3a3 	rbit	r3, r3
 80027d4:	fab3 f383 	clz	r3, r3
 80027d8:	f003 031f 	and.w	r3, r3, #31
 80027dc:	fa22 f303 	lsr.w	r3, r2, r3
 80027e0:	07da      	lsls	r2, r3, #31
 80027e2:	d502      	bpl.n	80027ea <HAL_RCC_OscConfig+0x136>
 80027e4:	692b      	ldr	r3, [r5, #16]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d18e      	bne.n	8002708 <HAL_RCC_OscConfig+0x54>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ea:	6823      	ldr	r3, [r4, #0]
 80027ec:	22f8      	movs	r2, #248	; 0xf8
 80027ee:	fa92 f2a2 	rbit	r2, r2
 80027f2:	fab2 f282 	clz	r2, r2
 80027f6:	6969      	ldr	r1, [r5, #20]
 80027f8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80027fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002800:	4313      	orrs	r3, r2
 8002802:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002804:	e053      	b.n	80028ae <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002806:	692a      	ldr	r2, [r5, #16]
 8002808:	2301      	movs	r3, #1
 800280a:	b37a      	cbz	r2, 800286c <HAL_RCC_OscConfig+0x1b8>
 800280c:	fa93 f2a3 	rbit	r2, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002810:	fab2 f282 	clz	r2, r2
 8002814:	0092      	lsls	r2, r2, #2
 8002816:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 800281a:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 800281e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002820:	f7fe fc96 	bl	8001150 <HAL_GetTick>
 8002824:	4607      	mov	r7, r0
 8002826:	2602      	movs	r6, #2
 8002828:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282c:	4860      	ldr	r0, [pc, #384]	; (80029b0 <HAL_RCC_OscConfig+0x2fc>)
 800282e:	6822      	ldr	r2, [r4, #0]
 8002830:	fa96 f3a6 	rbit	r3, r6
 8002834:	fab3 f383 	clz	r3, r3
 8002838:	f003 031f 	and.w	r3, r3, #31
 800283c:	fa22 f303 	lsr.w	r3, r2, r3
 8002840:	07db      	lsls	r3, r3, #31
 8002842:	d405      	bmi.n	8002850 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002844:	f7fe fc84 	bl	8001150 <HAL_GetTick>
 8002848:	1bc0      	subs	r0, r0, r7
 800284a:	2802      	cmp	r0, #2
 800284c:	d9ec      	bls.n	8002828 <HAL_RCC_OscConfig+0x174>
 800284e:	e799      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002850:	6803      	ldr	r3, [r0, #0]
 8002852:	22f8      	movs	r2, #248	; 0xf8
 8002854:	fa92 f2a2 	rbit	r2, r2
 8002858:	fab2 f282 	clz	r2, r2
 800285c:	6969      	ldr	r1, [r5, #20]
 800285e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002862:	fa01 f202 	lsl.w	r2, r1, r2
 8002866:	4313      	orrs	r3, r2
 8002868:	6003      	str	r3, [r0, #0]
 800286a:	e020      	b.n	80028ae <HAL_RCC_OscConfig+0x1fa>
 800286c:	fa93 f3a3 	rbit	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002870:	fab3 f383 	clz	r3, r3
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800287a:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800287e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002880:	f7fe fc66 	bl	8001150 <HAL_GetTick>
 8002884:	4607      	mov	r7, r0
 8002886:	2602      	movs	r6, #2
 8002888:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288c:	6822      	ldr	r2, [r4, #0]
 800288e:	fa96 f3a6 	rbit	r3, r6
 8002892:	fab3 f383 	clz	r3, r3
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	fa22 f303 	lsr.w	r3, r2, r3
 800289e:	07d9      	lsls	r1, r3, #31
 80028a0:	d505      	bpl.n	80028ae <HAL_RCC_OscConfig+0x1fa>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028a2:	f7fe fc55 	bl	8001150 <HAL_GetTick>
 80028a6:	1bc0      	subs	r0, r0, r7
 80028a8:	2802      	cmp	r0, #2
 80028aa:	d9ed      	bls.n	8002888 <HAL_RCC_OscConfig+0x1d4>
 80028ac:	e76a      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ae:	682b      	ldr	r3, [r5, #0]
 80028b0:	071a      	lsls	r2, r3, #28
 80028b2:	d546      	bpl.n	8002942 <HAL_RCC_OscConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028b4:	69aa      	ldr	r2, [r5, #24]
 80028b6:	4c3e      	ldr	r4, [pc, #248]	; (80029b0 <HAL_RCC_OscConfig+0x2fc>)
 80028b8:	2301      	movs	r3, #1
 80028ba:	493e      	ldr	r1, [pc, #248]	; (80029b4 <HAL_RCC_OscConfig+0x300>)
 80028bc:	b312      	cbz	r2, 8002904 <HAL_RCC_OscConfig+0x250>
 80028be:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028c2:	fab2 f282 	clz	r2, r2
 80028c6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ca:	f7fe fc41 	bl	8001150 <HAL_GetTick>
 80028ce:	4607      	mov	r7, r0
 80028d0:	2602      	movs	r6, #2
 80028d2:	fa96 f3a6 	rbit	r3, r6
 80028d6:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028da:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80028dc:	fa96 f3a6 	rbit	r3, r6
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	f003 031f 	and.w	r3, r3, #31
 80028e8:	fa22 f303 	lsr.w	r3, r2, r3
 80028ec:	07db      	lsls	r3, r3, #31
 80028ee:	d405      	bmi.n	80028fc <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028f0:	f7fe fc2e 	bl	8001150 <HAL_GetTick>
 80028f4:	1bc0      	subs	r0, r0, r7
 80028f6:	2802      	cmp	r0, #2
 80028f8:	d9eb      	bls.n	80028d2 <HAL_RCC_OscConfig+0x21e>
 80028fa:	e743      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 80028fc:	2001      	movs	r0, #1
 80028fe:	f7fe fc2d 	bl	800115c <HAL_Delay>
 8002902:	e01e      	b.n	8002942 <HAL_RCC_OscConfig+0x28e>
 8002904:	fa93 f3a3 	rbit	r3, r3
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002908:	fab3 f383 	clz	r3, r3
 800290c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002910:	f7fe fc1e 	bl	8001150 <HAL_GetTick>
 8002914:	4607      	mov	r7, r0
 8002916:	2602      	movs	r6, #2
 8002918:	fa96 f3a6 	rbit	r3, r6
 800291c:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002920:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002922:	fa96 f3a6 	rbit	r3, r6
 8002926:	fab3 f383 	clz	r3, r3
 800292a:	f003 031f 	and.w	r3, r3, #31
 800292e:	fa22 f303 	lsr.w	r3, r2, r3
 8002932:	07d8      	lsls	r0, r3, #31
 8002934:	d505      	bpl.n	8002942 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002936:	f7fe fc0b 	bl	8001150 <HAL_GetTick>
 800293a:	1bc0      	subs	r0, r0, r7
 800293c:	2802      	cmp	r0, #2
 800293e:	d9eb      	bls.n	8002918 <HAL_RCC_OscConfig+0x264>
 8002940:	e720      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002942:	682b      	ldr	r3, [r5, #0]
 8002944:	0759      	lsls	r1, r3, #29
 8002946:	d404      	bmi.n	8002952 <HAL_RCC_OscConfig+0x29e>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002948:	69ea      	ldr	r2, [r5, #28]
 800294a:	2a00      	cmp	r2, #0
 800294c:	f040 8081 	bne.w	8002a52 <HAL_RCC_OscConfig+0x39e>
 8002950:	e0d8      	b.n	8002b04 <HAL_RCC_OscConfig+0x450>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	4c17      	ldr	r4, [pc, #92]	; (80029b0 <HAL_RCC_OscConfig+0x2fc>)
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002954:	4e18      	ldr	r6, [pc, #96]	; (80029b8 <HAL_RCC_OscConfig+0x304>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002956:	69e3      	ldr	r3, [r4, #28]
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800295c:	61e3      	str	r3, [r4, #28]
 800295e:	69e3      	ldr	r3, [r4, #28]
 8002960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002964:	9301      	str	r3, [sp, #4]
 8002966:	9b01      	ldr	r3, [sp, #4]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002968:	6833      	ldr	r3, [r6, #0]
 800296a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800296e:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002970:	f7fe fbee 	bl	8001150 <HAL_GetTick>
 8002974:	4607      	mov	r7, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002976:	6833      	ldr	r3, [r6, #0]
 8002978:	05da      	lsls	r2, r3, #23
 800297a:	d405      	bmi.n	8002988 <HAL_RCC_OscConfig+0x2d4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800297c:	f7fe fbe8 	bl	8001150 <HAL_GetTick>
 8002980:	1bc0      	subs	r0, r0, r7
 8002982:	2864      	cmp	r0, #100	; 0x64
 8002984:	d9f7      	bls.n	8002976 <HAL_RCC_OscConfig+0x2c2>
 8002986:	e6fd      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002988:	68eb      	ldr	r3, [r5, #12]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d01c      	beq.n	80029c8 <HAL_RCC_OscConfig+0x314>
 800298e:	b9ab      	cbnz	r3, 80029bc <HAL_RCC_OscConfig+0x308>
 8002990:	6a23      	ldr	r3, [r4, #32]
 8002992:	2602      	movs	r6, #2
 8002994:	f023 0301 	bic.w	r3, r3, #1
 8002998:	6223      	str	r3, [r4, #32]
 800299a:	6a23      	ldr	r3, [r4, #32]
 800299c:	4637      	mov	r7, r6
 800299e:	f023 0304 	bic.w	r3, r3, #4
 80029a2:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a4:	f7fe fbd4 	bl	8001150 <HAL_GetTick>
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029a8:	f241 3988 	movw	r9, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ac:	4680      	mov	r8, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ae:	e048      	b.n	8002a42 <HAL_RCC_OscConfig+0x38e>
 80029b0:	40021000 	.word	0x40021000
 80029b4:	42420480 	.word	0x42420480
 80029b8:	40007000 	.word	0x40007000
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029bc:	2b05      	cmp	r3, #5
 80029be:	6a23      	ldr	r3, [r4, #32]
 80029c0:	d106      	bne.n	80029d0 <HAL_RCC_OscConfig+0x31c>
 80029c2:	f043 0304 	orr.w	r3, r3, #4
 80029c6:	6223      	str	r3, [r4, #32]
 80029c8:	6a23      	ldr	r3, [r4, #32]
 80029ca:	f043 0301 	orr.w	r3, r3, #1
 80029ce:	e005      	b.n	80029dc <HAL_RCC_OscConfig+0x328>
 80029d0:	f023 0301 	bic.w	r3, r3, #1
 80029d4:	6223      	str	r3, [r4, #32]
 80029d6:	6a23      	ldr	r3, [r4, #32]
 80029d8:	f023 0304 	bic.w	r3, r3, #4
 80029dc:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe fbb7 	bl	8001150 <HAL_GetTick>
 80029e2:	2602      	movs	r6, #2
 80029e4:	4681      	mov	r9, r0
 80029e6:	46b0      	mov	r8, r6
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029e8:	f241 3788 	movw	r7, #5000	; 0x1388
 80029ec:	fa96 f3a6 	rbit	r3, r6
 80029f0:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f4:	b10b      	cbz	r3, 80029fa <HAL_RCC_OscConfig+0x346>
 80029f6:	6a22      	ldr	r2, [r4, #32]
 80029f8:	e000      	b.n	80029fc <HAL_RCC_OscConfig+0x348>
 80029fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80029fc:	fa98 f3a8 	rbit	r3, r8
 8002a00:	fab3 f383 	clz	r3, r3
 8002a04:	f003 031f 	and.w	r3, r3, #31
 8002a08:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0c:	07db      	lsls	r3, r3, #31
 8002a0e:	d49b      	bmi.n	8002948 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a10:	f7fe fb9e 	bl	8001150 <HAL_GetTick>
 8002a14:	ebc9 0000 	rsb	r0, r9, r0
 8002a18:	42b8      	cmp	r0, r7
 8002a1a:	d9e7      	bls.n	80029ec <HAL_RCC_OscConfig+0x338>
 8002a1c:	e6b2      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a1e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002a20:	fa97 f3a7 	rbit	r3, r7
 8002a24:	fab3 f383 	clz	r3, r3
 8002a28:	f003 031f 	and.w	r3, r3, #31
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a30:	07d8      	lsls	r0, r3, #31
 8002a32:	d589      	bpl.n	8002948 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a34:	f7fe fb8c 	bl	8001150 <HAL_GetTick>
 8002a38:	ebc8 0000 	rsb	r0, r8, r0
 8002a3c:	4548      	cmp	r0, r9
 8002a3e:	f63f aea1 	bhi.w	8002784 <HAL_RCC_OscConfig+0xd0>
 8002a42:	fa96 f3a6 	rbit	r3, r6
 8002a46:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0e7      	beq.n	8002a1e <HAL_RCC_OscConfig+0x36a>
 8002a4e:	6a22      	ldr	r2, [r4, #32]
 8002a50:	e7e6      	b.n	8002a20 <HAL_RCC_OscConfig+0x36c>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a52:	4c47      	ldr	r4, [pc, #284]	; (8002b70 <HAL_RCC_OscConfig+0x4bc>)
 8002a54:	6863      	ldr	r3, [r4, #4]
 8002a56:	f003 030c 	and.w	r3, r3, #12
 8002a5a:	2b08      	cmp	r3, #8
 8002a5c:	f43f ae54 	beq.w	8002708 <HAL_RCC_OscConfig+0x54>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a60:	2a02      	cmp	r2, #2
 8002a62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a66:	d15c      	bne.n	8002b22 <HAL_RCC_OscConfig+0x46e>
 8002a68:	fa93 f3a3 	rbit	r3, r3
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6c:	fab3 f383 	clz	r3, r3
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002a76:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7e:	f7fe fb67 	bl	8001150 <HAL_GetTick>
 8002a82:	4680      	mov	r8, r0
 8002a84:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8002a88:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a8c:	4f38      	ldr	r7, [pc, #224]	; (8002b70 <HAL_RCC_OscConfig+0x4bc>)
 8002a8e:	6822      	ldr	r2, [r4, #0]
 8002a90:	fa96 f3a6 	rbit	r3, r6
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa0:	07d9      	lsls	r1, r3, #31
 8002aa2:	d431      	bmi.n	8002b08 <HAL_RCC_OscConfig+0x454>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002aa4:	6a2e      	ldr	r6, [r5, #32]
 8002aa6:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 8002aaa:	d105      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x404>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	f421 3000 	bic.w	r0, r1, #131072	; 0x20000
 8002ab2:	68a9      	ldr	r1, [r5, #8]
 8002ab4:	4301      	orrs	r1, r0
 8002ab6:	6079      	str	r1, [r7, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ab8:	6863      	ldr	r3, [r4, #4]
 8002aba:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002abc:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8002ac0:	4332      	orrs	r2, r6
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	6063      	str	r3, [r4, #4]
 8002ac6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002aca:	fa93 f3a3 	rbit	r3, r3
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ace:	fab3 f383 	clz	r3, r3
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002ad8:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002adc:	2201      	movs	r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae0:	f7fe fb36 	bl	8001150 <HAL_GetTick>
 8002ae4:	4606      	mov	r6, r0
 8002ae6:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002aea:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aee:	6822      	ldr	r2, [r4, #0]
 8002af0:	fa95 f3a5 	rbit	r3, r5
 8002af4:	fab3 f383 	clz	r3, r3
 8002af8:	f003 031f 	and.w	r3, r3, #31
 8002afc:	fa22 f303 	lsr.w	r3, r2, r3
 8002b00:	07da      	lsls	r2, r3, #31
 8002b02:	d508      	bpl.n	8002b16 <HAL_RCC_OscConfig+0x462>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002b04:	2000      	movs	r0, #0
 8002b06:	e02f      	b.n	8002b68 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b08:	f7fe fb22 	bl	8001150 <HAL_GetTick>
 8002b0c:	ebc8 0000 	rsb	r0, r8, r0
 8002b10:	2802      	cmp	r0, #2
 8002b12:	d9b9      	bls.n	8002a88 <HAL_RCC_OscConfig+0x3d4>
 8002b14:	e636      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b16:	f7fe fb1b 	bl	8001150 <HAL_GetTick>
 8002b1a:	1b80      	subs	r0, r0, r6
 8002b1c:	2802      	cmp	r0, #2
 8002b1e:	d9e4      	bls.n	8002aea <HAL_RCC_OscConfig+0x436>
 8002b20:	e630      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
 8002b22:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b26:	fab3 f383 	clz	r3, r3
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002b30:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b38:	f7fe fb0a 	bl	8001150 <HAL_GetTick>
 8002b3c:	4606      	mov	r6, r0
 8002b3e:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002b42:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b46:	6822      	ldr	r2, [r4, #0]
 8002b48:	fa95 f3a5 	rbit	r3, r5
 8002b4c:	fab3 f383 	clz	r3, r3
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	fa22 f303 	lsr.w	r3, r2, r3
 8002b58:	07db      	lsls	r3, r3, #31
 8002b5a:	d5d3      	bpl.n	8002b04 <HAL_RCC_OscConfig+0x450>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b5c:	f7fe faf8 	bl	8001150 <HAL_GetTick>
 8002b60:	1b80      	subs	r0, r0, r6
 8002b62:	2802      	cmp	r0, #2
 8002b64:	d9ed      	bls.n	8002b42 <HAL_RCC_OscConfig+0x48e>
 8002b66:	e60d      	b.n	8002784 <HAL_RCC_OscConfig+0xd0>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8002b68:	b003      	add	sp, #12
 8002b6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b6e:	bf00      	nop
 8002b70:	40021000 	.word	0x40021000

08002b74 <HAL_RCC_GetSysClockFreq>:
{
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b74:	4b1f      	ldr	r3, [pc, #124]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x80>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b76:	b570      	push	{r4, r5, r6, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b78:	f103 0510 	add.w	r5, r3, #16
 8002b7c:	462e      	mov	r6, r5
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b7e:	b086      	sub	sp, #24
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b80:	ac02      	add	r4, sp, #8
 8002b82:	4622      	mov	r2, r4
 8002b84:	6818      	ldr	r0, [r3, #0]
 8002b86:	6859      	ldr	r1, [r3, #4]
 8002b88:	3308      	adds	r3, #8
 8002b8a:	c203      	stmia	r2!, {r0, r1}
 8002b8c:	42ab      	cmp	r3, r5
 8002b8e:	4614      	mov	r4, r2
 8002b90:	d1f7      	bne.n	8002b82 <HAL_RCC_GetSysClockFreq+0xe>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002b92:	8833      	ldrh	r3, [r6, #0]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8002b94:	4c18      	ldr	r4, [pc, #96]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x84>)
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002b96:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8002b9a:	6860      	ldr	r0, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b9c:	f000 030c 	and.w	r3, r0, #12
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d124      	bne.n	8002bee <HAL_RCC_GetSysClockFreq+0x7a>
 8002ba4:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002ba8:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8002bac:	fab3 f383 	clz	r3, r3
 8002bb0:	f400 1270 	and.w	r2, r0, #3932160	; 0x3c0000
 8002bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb8:	aa06      	add	r2, sp, #24
 8002bba:	4413      	add	r3, r2
 8002bbc:	f813 1c10 	ldrb.w	r1, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bc0:	03c3      	lsls	r3, r0, #15
 8002bc2:	d511      	bpl.n	8002be8 <HAL_RCC_GetSysClockFreq+0x74>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8002bc4:	6862      	ldr	r2, [r4, #4]
 8002bc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bca:	fa93 f3a3 	rbit	r3, r3
 8002bce:	fab3 f083 	clz	r0, r3
 8002bd2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8002bd6:	40c3      	lsrs	r3, r0
 8002bd8:	aa06      	add	r2, sp, #24
 8002bda:	4413      	add	r3, r2
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8002bdc:	f813 0c14 	ldrb.w	r0, [r3, #-20]
 8002be0:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x88>)
 8002be2:	fbb3 f0f0 	udiv	r0, r3, r0
 8002be6:	e000      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0x76>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002be8:	4805      	ldr	r0, [pc, #20]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x8c>)
 8002bea:	4348      	muls	r0, r1
 8002bec:	e000      	b.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x7c>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bee:	4803      	ldr	r0, [pc, #12]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x88>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002bf0:	b006      	add	sp, #24
 8002bf2:	bd70      	pop	{r4, r5, r6, pc}
 8002bf4:	08007830 	.word	0x08007830
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	007a1200 	.word	0x007a1200
 8002c00:	003d0900 	.word	0x003d0900

08002c04 <HAL_RCC_ClockConfig>:
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002c04:	4a54      	ldr	r2, [pc, #336]	; (8002d58 <HAL_RCC_ClockConfig+0x154>)
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002c0a:	6813      	ldr	r3, [r2, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c0c:	4606      	mov	r6, r0
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002c0e:	f003 0307 	and.w	r3, r3, #7
 8002c12:	428b      	cmp	r3, r1
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c14:	460d      	mov	r5, r1
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002c16:	d30a      	bcc.n	8002c2e <HAL_RCC_ClockConfig+0x2a>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c18:	6831      	ldr	r1, [r6, #0]
 8002c1a:	078c      	lsls	r4, r1, #30
 8002c1c:	d514      	bpl.n	8002c48 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c1e:	484f      	ldr	r0, [pc, #316]	; (8002d5c <HAL_RCC_ClockConfig+0x158>)
 8002c20:	6843      	ldr	r3, [r0, #4]
 8002c22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c26:	68b3      	ldr	r3, [r6, #8]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	6043      	str	r3, [r0, #4]
 8002c2c:	e00c      	b.n	8002c48 <HAL_RCC_ClockConfig+0x44>
#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2e:	6813      	ldr	r3, [r2, #0]
 8002c30:	f023 0307 	bic.w	r3, r3, #7
 8002c34:	430b      	orrs	r3, r1
 8002c36:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c38:	6813      	ldr	r3, [r2, #0]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	4299      	cmp	r1, r3
 8002c40:	d0ea      	beq.n	8002c18 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8002c42:	2001      	movs	r0, #1
 8002c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c48:	07c8      	lsls	r0, r1, #31
 8002c4a:	d406      	bmi.n	8002c5a <HAL_RCC_ClockConfig+0x56>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002c4c:	4a42      	ldr	r2, [pc, #264]	; (8002d58 <HAL_RCC_ClockConfig+0x154>)
 8002c4e:	6813      	ldr	r3, [r2, #0]
 8002c50:	f003 0307 	and.w	r3, r3, #7
 8002c54:	429d      	cmp	r5, r3
 8002c56:	d34a      	bcc.n	8002cee <HAL_RCC_ClockConfig+0xea>
 8002c58:	e053      	b.n	8002d02 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c5a:	6872      	ldr	r2, [r6, #4]
 8002c5c:	4c3f      	ldr	r4, [pc, #252]	; (8002d5c <HAL_RCC_ClockConfig+0x158>)
 8002c5e:	2a01      	cmp	r2, #1
 8002c60:	d102      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x64>
 8002c62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c66:	e004      	b.n	8002c72 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c68:	2a02      	cmp	r2, #2
 8002c6a:	bf0c      	ite	eq
 8002c6c:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8002c70:	2302      	movne	r3, #2
 8002c72:	fa93 f1a3 	rbit	r1, r3
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c76:	6821      	ldr	r1, [r4, #0]
 8002c78:	fa93 f3a3 	rbit	r3, r3
 8002c7c:	fab3 f383 	clz	r3, r3
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	fa21 f303 	lsr.w	r3, r1, r3
 8002c88:	07d9      	lsls	r1, r3, #31
 8002c8a:	d5da      	bpl.n	8002c42 <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c8c:	6863      	ldr	r3, [r4, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c8e:	f241 3888 	movw	r8, #5000	; 0x1388
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c92:	f023 0303 	bic.w	r3, r3, #3
 8002c96:	431a      	orrs	r2, r3
 8002c98:	6062      	str	r2, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c9a:	f7fe fa59 	bl	8001150 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c9e:	6873      	ldr	r3, [r6, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ca0:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d10c      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0xbc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ca6:	6863      	ldr	r3, [r4, #4]
 8002ca8:	f003 030c 	and.w	r3, r3, #12
 8002cac:	2b04      	cmp	r3, #4
 8002cae:	d0cd      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cb0:	f7fe fa4e 	bl	8001150 <HAL_GetTick>
 8002cb4:	1bc0      	subs	r0, r0, r7
 8002cb6:	4540      	cmp	r0, r8
 8002cb8:	d9f5      	bls.n	8002ca6 <HAL_RCC_ClockConfig+0xa2>
        {
          return HAL_TIMEOUT;
 8002cba:	2003      	movs	r0, #3
 8002cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d10f      	bne.n	8002ce4 <HAL_RCC_ClockConfig+0xe0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cc4:	6863      	ldr	r3, [r4, #4]
 8002cc6:	f003 030c 	and.w	r3, r3, #12
 8002cca:	2b08      	cmp	r3, #8
 8002ccc:	d0be      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cce:	f7fe fa3f 	bl	8001150 <HAL_GetTick>
 8002cd2:	1bc0      	subs	r0, r0, r7
 8002cd4:	4540      	cmp	r0, r8
 8002cd6:	d9f5      	bls.n	8002cc4 <HAL_RCC_ClockConfig+0xc0>
 8002cd8:	e7ef      	b.n	8002cba <HAL_RCC_ClockConfig+0xb6>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cda:	f7fe fa39 	bl	8001150 <HAL_GetTick>
 8002cde:	1bc0      	subs	r0, r0, r7
 8002ce0:	4540      	cmp	r0, r8
 8002ce2:	d8ea      	bhi.n	8002cba <HAL_RCC_ClockConfig+0xb6>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ce4:	6863      	ldr	r3, [r4, #4]
 8002ce6:	f013 0f0c 	tst.w	r3, #12
 8002cea:	d1f6      	bne.n	8002cda <HAL_RCC_ClockConfig+0xd6>
 8002cec:	e7ae      	b.n	8002c4c <HAL_RCC_ClockConfig+0x48>
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cee:	6813      	ldr	r3, [r2, #0]
 8002cf0:	f023 0307 	bic.w	r3, r3, #7
 8002cf4:	432b      	orrs	r3, r5
 8002cf6:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cf8:	6813      	ldr	r3, [r2, #0]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	429d      	cmp	r5, r3
 8002d00:	d19f      	bne.n	8002c42 <HAL_RCC_ClockConfig+0x3e>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d02:	6831      	ldr	r1, [r6, #0]
 8002d04:	4c15      	ldr	r4, [pc, #84]	; (8002d5c <HAL_RCC_ClockConfig+0x158>)
 8002d06:	f011 0f04 	tst.w	r1, #4
 8002d0a:	d005      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d0c:	6863      	ldr	r3, [r4, #4]
 8002d0e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d12:	68f3      	ldr	r3, [r6, #12]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	6063      	str	r3, [r4, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d18:	070b      	lsls	r3, r1, #28
 8002d1a:	d506      	bpl.n	8002d2a <HAL_RCC_ClockConfig+0x126>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d1c:	6863      	ldr	r3, [r4, #4]
 8002d1e:	6932      	ldr	r2, [r6, #16]
 8002d20:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002d24:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002d28:	6063      	str	r3, [r4, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d2a:	f7ff ff23 	bl	8002b74 <HAL_RCC_GetSysClockFreq>
 8002d2e:	6863      	ldr	r3, [r4, #4]
 8002d30:	22f0      	movs	r2, #240	; 0xf0
 8002d32:	fa92 f2a2 	rbit	r2, r2
 8002d36:	fab2 f282 	clz	r2, r2
 8002d3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d3e:	40d3      	lsrs	r3, r2
 8002d40:	4a07      	ldr	r2, [pc, #28]	; (8002d60 <HAL_RCC_ClockConfig+0x15c>)
 8002d42:	5cd3      	ldrb	r3, [r2, r3]
 8002d44:	40d8      	lsrs	r0, r3
 8002d46:	4b07      	ldr	r3, [pc, #28]	; (8002d64 <HAL_RCC_ClockConfig+0x160>)
 8002d48:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d4a:	200f      	movs	r0, #15
 8002d4c:	f7fe f9d5 	bl	80010fa <HAL_InitTick>
  
  return HAL_OK;
 8002d50:	2000      	movs	r0, #0
}
 8002d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d56:	bf00      	nop
 8002d58:	40022000 	.word	0x40022000
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	080079ad 	.word	0x080079ad
 8002d64:	20000118 	.word	0x20000118

08002d68 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002d68:	4b01      	ldr	r3, [pc, #4]	; (8002d70 <HAL_RCC_GetHCLKFreq+0x8>)
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	20000118 	.word	0x20000118

08002d74 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002d74:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d76:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	fa92 f2a2 	rbit	r2, r2
 8002d80:	fab2 f282 	clz	r2, r2
 8002d84:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002d88:	40d3      	lsrs	r3, r2
 8002d8a:	4a04      	ldr	r2, [pc, #16]	; (8002d9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d8c:	5cd3      	ldrb	r3, [r2, r3]
 8002d8e:	4a04      	ldr	r2, [pc, #16]	; (8002da0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002d90:	6810      	ldr	r0, [r2, #0]
} 
 8002d92:	40d8      	lsrs	r0, r3
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	080079bd 	.word	0x080079bd
 8002da0:	20000118 	.word	0x20000118

08002da4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002da4:	6803      	ldr	r3, [r0, #0]
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002da6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002daa:	07dc      	lsls	r4, r3, #31
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dac:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002dae:	d564      	bpl.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002db0:	4c3e      	ldr	r4, [pc, #248]	; (8002eac <HAL_RCCEx_PeriphCLKConfig+0x108>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002db2:	4e3f      	ldr	r6, [pc, #252]	; (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002db4:	69e3      	ldr	r3, [r4, #28]
 8002db6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dba:	61e3      	str	r3, [r4, #28]
 8002dbc:	69e3      	ldr	r3, [r4, #28]
 8002dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc2:	9301      	str	r3, [sp, #4]
 8002dc4:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dc6:	6833      	ldr	r3, [r6, #0]
 8002dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dcc:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002dce:	f7fe f9bf 	bl	8001150 <HAL_GetTick>
 8002dd2:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002dd4:	6833      	ldr	r3, [r6, #0]
 8002dd6:	05d8      	lsls	r0, r3, #23
 8002dd8:	d406      	bmi.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dda:	f7fe f9b9 	bl	8001150 <HAL_GetTick>
 8002dde:	1bc0      	subs	r0, r0, r7
 8002de0:	2864      	cmp	r0, #100	; 0x64
 8002de2:	d9f7      	bls.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x30>
      {
        return HAL_TIMEOUT;
 8002de4:	2003      	movs	r0, #3
 8002de6:	e05d      	b.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x100>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002de8:	6a23      	ldr	r3, [r4, #32]
 8002dea:	4830      	ldr	r0, [pc, #192]	; (8002eac <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002dec:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002df0:	d106      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x5c>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002df2:	6a23      	ldr	r3, [r4, #32]
 8002df4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002df8:	686b      	ldr	r3, [r5, #4]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	6223      	str	r3, [r4, #32]
 8002dfe:	e03c      	b.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e00:	686a      	ldr	r2, [r5, #4]
 8002e02:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d0f3      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e0a:	6a01      	ldr	r1, [r0, #32]
 8002e0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e10:	f421 7740 	bic.w	r7, r1, #768	; 0x300
 8002e14:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e18:	fab2 f282 	clz	r2, r2
 8002e1c:	4e25      	ldr	r6, [pc, #148]	; (8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002e1e:	f04f 0e01 	mov.w	lr, #1
 8002e22:	f846 e022 	str.w	lr, [r6, r2, lsl #2]
 8002e26:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e2a:	fab3 f383 	clz	r3, r3
 8002e2e:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e30:	07c9      	lsls	r1, r1, #31
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e32:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e36:	6207      	str	r7, [r0, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e38:	d5db      	bpl.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e3a:	f7fe f989 	bl	8001150 <HAL_GetTick>
 8002e3e:	2602      	movs	r6, #2
 8002e40:	4680      	mov	r8, r0
 8002e42:	4637      	mov	r7, r6
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e44:	f241 3988 	movw	r9, #5000	; 0x1388
 8002e48:	fa96 f3a6 	rbit	r3, r6
 8002e4c:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e50:	b10b      	cbz	r3, 8002e56 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8002e52:	6a22      	ldr	r2, [r4, #32]
 8002e54:	e000      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002e56:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e58:	fa97 f3a7 	rbit	r3, r7
 8002e5c:	fab3 f383 	clz	r3, r3
 8002e60:	f003 031f 	and.w	r3, r3, #31
 8002e64:	fa22 f303 	lsr.w	r3, r2, r3
 8002e68:	07da      	lsls	r2, r3, #31
 8002e6a:	d4c2      	bmi.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6c:	f7fe f970 	bl	8001150 <HAL_GetTick>
 8002e70:	ebc8 0000 	rsb	r0, r8, r0
 8002e74:	4548      	cmp	r0, r9
 8002e76:	d9e7      	bls.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002e78:	e7b4      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e7a:	6828      	ldr	r0, [r5, #0]
 8002e7c:	0783      	lsls	r3, r0, #30
 8002e7e:	d506      	bpl.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e80:	490a      	ldr	r1, [pc, #40]	; (8002eac <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002e82:	684b      	ldr	r3, [r1, #4]
 8002e84:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002e88:	68ab      	ldr	r3, [r5, #8]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e8e:	f010 0010 	ands.w	r0, r0, #16
 8002e92:	d007      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e94:	4905      	ldr	r1, [pc, #20]	; (8002eac <HAL_RCCEx_PeriphCLKConfig+0x108>)
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002e96:	2000      	movs	r0, #0
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e98:	684b      	ldr	r3, [r1, #4]
 8002e9a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e9e:	696b      	ldr	r3, [r5, #20]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
}
 8002ea4:	b003      	add	sp, #12
 8002ea6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002eaa:	bf00      	nop
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	40007000 	.word	0x40007000
 8002eb4:	42420400 	.word	0x42420400

08002eb8 <HAL_RCCEx_GetPeriphCLKFreq>:
 || defined(STM32F105xC) || defined(STM32F107xC)
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002eb8:	4b45      	ldr	r3, [pc, #276]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x118>)
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002eba:	b5f0      	push	{r4, r5, r6, r7, lr}
 || defined(STM32F105xC) || defined(STM32F107xC)
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ebc:	f103 0610 	add.w	r6, r3, #16
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	4637      	mov	r7, r6
 8002ec4:	b087      	sub	sp, #28
 || defined(STM32F105xC) || defined(STM32F107xC)
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ec6:	ad02      	add	r5, sp, #8
 8002ec8:	462c      	mov	r4, r5
 8002eca:	6818      	ldr	r0, [r3, #0]
 8002ecc:	6859      	ldr	r1, [r3, #4]
 8002ece:	3308      	adds	r3, #8
 8002ed0:	c403      	stmia	r4!, {r0, r1}
 8002ed2:	42b3      	cmp	r3, r6
 8002ed4:	4625      	mov	r5, r4
 8002ed6:	d1f7      	bne.n	8002ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x10>
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002ed8:	883b      	ldrh	r3, [r7, #0]
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8002eda:	1e50      	subs	r0, r2, #1
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002edc:	f8ad 3004 	strh.w	r3, [sp, #4]
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8002ee0:	280f      	cmp	r0, #15
 8002ee2:	d871      	bhi.n	8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8002ee4:	e8df f000 	tbb	[pc, r0]
 8002ee8:	38705b3d 	.word	0x38705b3d
 8002eec:	38707070 	.word	0x38707070
 8002ef0:	70707070 	.word	0x70707070
 8002ef4:	08707070 	.word	0x08707070
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8002ef8:	4c36      	ldr	r4, [pc, #216]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
 8002efa:	6861      	ldr	r1, [r4, #4]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8002efc:	6820      	ldr	r0, [r4, #0]
 8002efe:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8002f02:	d062      	beq.n	8002fca <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8002f04:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002f08:	fa93 f3a3 	rbit	r3, r3
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8002f0c:	fab3 f383 	clz	r3, r3
 8002f10:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8002f14:	fa22 f303 	lsr.w	r3, r2, r3
 8002f18:	aa06      	add	r2, sp, #24
 8002f1a:	4413      	add	r3, r2
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f1c:	03ca      	lsls	r2, r1, #15
      temp_reg = RCC->CFGR;
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8002f1e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f22:	d511      	bpl.n	8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8002f24:	6861      	ldr	r1, [r4, #4]
 8002f26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002f2a:	fa92 f2a2 	rbit	r2, r2
 8002f2e:	fab2 f082 	clz	r0, r2
 8002f32:	f401 3200 	and.w	r2, r1, #131072	; 0x20000
 8002f36:	40c2      	lsrs	r2, r0
 8002f38:	a906      	add	r1, sp, #24
 8002f3a:	440a      	add	r2, r1
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002f3c:	f812 0c14 	ldrb.w	r0, [r2, #-20]
 8002f40:	4a25      	ldr	r2, [pc, #148]	; (8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>)
 8002f42:	fbb2 f0f0 	udiv	r0, r2, r0
 8002f46:	e000      	b.n	8002f4a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f48:	4824      	ldr	r0, [pc, #144]	; (8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x124>)
 8002f4a:	4358      	muls	r0, r3
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002f4c:	6863      	ldr	r3, [r4, #4]
 8002f4e:	025b      	lsls	r3, r3, #9
 8002f50:	d43b      	bmi.n	8002fca <HAL_RCCEx_GetPeriphCLKFreq+0x112>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
 8002f52:	0040      	lsls	r0, r0, #1
 8002f54:	2303      	movs	r3, #3
 8002f56:	e031      	b.n	8002fbc <HAL_RCCEx_GetPeriphCLKFreq+0x104>
    {
      break;
    }
  }
  return(frequency);
}
 8002f58:	b007      	add	sp, #28
 8002f5a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002f5e:	f7ff be09 	b.w	8002b74 <HAL_RCC_GetSysClockFreq>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002f62:	f240 3102 	movw	r1, #770	; 0x302
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8002f66:	4a1b      	ldr	r2, [pc, #108]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
 8002f68:	6a13      	ldr	r3, [r2, #32]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002f6a:	4019      	ands	r1, r3
 8002f6c:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8002f70:	d027      	beq.n	8002fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002f72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f7a:	d105      	bne.n	8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8002f7c:	6a53      	ldr	r3, [r2, #36]	; 0x24
      {
        frequency = LSI_VALUE;
 8002f7e:	f649 4040 	movw	r0, #40000	; 0x9c40
 8002f82:	f013 0f02 	tst.w	r3, #2
 8002f86:	e007      	b.n	8002f98 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002f88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f8c:	d11c      	bne.n	8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      {
        frequency = HSE_VALUE / 128;
 8002f8e:	f24f 4024 	movw	r0, #62500	; 0xf424
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
      {
        frequency = LSI_VALUE;
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002f92:	6813      	ldr	r3, [r2, #0]
      {
        frequency = HSE_VALUE / 128;
 8002f94:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002f98:	bf08      	it	eq
 8002f9a:	2000      	moveq	r0, #0
 8002f9c:	e015      	b.n	8002fca <HAL_RCCEx_GetPeriphCLKFreq+0x112>
      }
      break;
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> POSITION_VAL(RCC_CFGR_ADCPRE_DIV4)) + 1) * 2);
 8002f9e:	f7ff fee9 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 8002fa2:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002faa:	fa93 f3a3 	rbit	r3, r3
 8002fae:	fab3 f183 	clz	r1, r3
 8002fb2:	f402 4340 	and.w	r3, r2, #49152	; 0xc000
 8002fb6:	40cb      	lsrs	r3, r1
 8002fb8:	3301      	adds	r3, #1
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002fc0:	e003      	b.n	8002fca <HAL_RCCEx_GetPeriphCLKFreq+0x112>
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
      {
        frequency = LSE_VALUE;
 8002fc2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002fc6:	e000      	b.n	8002fca <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = HSE_VALUE / 128;
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0;
 8002fc8:	2000      	movs	r0, #0
    {
      break;
    }
  }
  return(frequency);
}
 8002fca:	b007      	add	sp, #28
 8002fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	08007842 	.word	0x08007842
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	007a1200 	.word	0x007a1200
 8002fdc:	003d0900 	.word	0x003d0900

08002fe0 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002fe0:	b084      	sub	sp, #16
 8002fe2:	a801      	add	r0, sp, #4
 8002fe4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002fe8:	b004      	add	sp, #16
 8002fea:	2000      	movs	r0, #0
 8002fec:	4770      	bx	lr

08002fee <USB_EnableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8002fee:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	f443 433d 	orr.w	r3, r3, #48384	; 0xbd00
 8002ff8:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	4770      	bx	lr

08003000 <USB_DisableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003000:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8003004:	f423 5374 	bic.w	r3, r3, #15616	; 0x3d00
 8003008:	045b      	lsls	r3, r3, #17
 800300a:	0c5b      	lsrs	r3, r3, #17
 800300c:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8003010:	2000      	movs	r0, #0
 8003012:	4770      	bx	lr

08003014 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8003014:	2000      	movs	r0, #0
 8003016:	4770      	bx	lr

08003018 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
 8003018:	b084      	sub	sp, #16
 800301a:	b510      	push	{r4, lr}
 800301c:	ac03      	add	r4, sp, #12
 800301e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
    
  return HAL_OK;
}
 8003022:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003026:	2301      	movs	r3, #1
 8003028:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 800302c:	2300      	movs	r3, #0
 800302e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
    
  return HAL_OK;
}
 8003032:	b004      	add	sp, #16
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003034:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003038:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    
  return HAL_OK;
}
 800303c:	4618      	mov	r0, r3
 800303e:	4770      	bx	lr

08003040 <USB_ActivateEndpoint>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  /* initialize Endpoint */
  switch (ep->type)
 8003040:	78cb      	ldrb	r3, [r1, #3]
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003042:	b530      	push	{r4, r5, lr}
 8003044:	780a      	ldrb	r2, [r1, #0]
  /* initialize Endpoint */
  switch (ep->type)
 8003046:	2b03      	cmp	r3, #3
 8003048:	d82b      	bhi.n	80030a2 <USB_ActivateEndpoint+0x62>
 800304a:	e8df f003 	tbb	[pc, r3]
 800304e:	1f02      	.short	0x1f02
 8003050:	150c      	.short	0x150c
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8003052:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003056:	b29b      	uxth	r3, r3
 8003058:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800305c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003060:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003064:	e01b      	b.n	800309e <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8003066:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800306a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800306e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003072:	041b      	lsls	r3, r3, #16
 8003074:	0c1b      	lsrs	r3, r3, #16
 8003076:	e012      	b.n	800309e <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8003078:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800307c:	b29b      	uxth	r3, r3
 800307e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003086:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800308a:	e008      	b.n	800309e <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 800308c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003090:	b29b      	uxth	r3, r3
 8003092:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800309a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800309e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
  default:
      break;
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80030a2:	780c      	ldrb	r4, [r1, #0]
 80030a4:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80030a8:	f444 4200 	orr.w	r2, r4, #32768	; 0x8000
 80030ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030b0:	051b      	lsls	r3, r3, #20
 80030b2:	0d1b      	lsrs	r3, r3, #20
 80030b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030b8:	4313      	orrs	r3, r2
 80030ba:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 80030be:	7a8b      	ldrb	r3, [r1, #10]
 80030c0:	780d      	ldrb	r5, [r1, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d174      	bne.n	80031b0 <USB_ActivateEndpoint+0x170>
  {
    if (ep->is_in)
 80030c6:	784a      	ldrb	r2, [r1, #1]
 80030c8:	888b      	ldrh	r3, [r1, #4]
 80030ca:	b33a      	cbz	r2, 800311c <USB_ActivateEndpoint+0xdc>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80030cc:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80030d0:	085b      	lsrs	r3, r3, #1
 80030d2:	b292      	uxth	r2, r2
 80030d4:	eb02 04c5 	add.w	r4, r2, r5, lsl #3
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 80030de:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80030e2:	780a      	ldrb	r2, [r1, #0]
 80030e4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80030e8:	065b      	lsls	r3, r3, #25
 80030ea:	d50b      	bpl.n	8003104 <USB_ActivateEndpoint+0xc4>
 80030ec:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80030f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030f4:	051b      	lsls	r3, r3, #20
 80030f6:	0d1b      	lsrs	r3, r3, #20
 80030f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030fc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003100:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8003104:	780a      	ldrb	r2, [r1, #0]
 8003106:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800310a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800310e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003112:	041b      	lsls	r3, r3, #16
 8003114:	0c1b      	lsrs	r3, r3, #16
 8003116:	f083 0320 	eor.w	r3, r3, #32
 800311a:	e0fb      	b.n	8003314 <USB_ActivateEndpoint+0x2d4>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800311c:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 8003120:	085b      	lsrs	r3, r3, #1
 8003122:	b2a4      	uxth	r4, r4
 8003124:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8003128:	3404      	adds	r4, #4
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8003130:	f842 3014 	str.w	r3, [r2, r4, lsl #1]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003134:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 8003138:	780b      	ldrb	r3, [r1, #0]
 800313a:	690d      	ldr	r5, [r1, #16]
 800313c:	b2a4      	uxth	r4, r4
 800313e:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8003142:	2d3e      	cmp	r5, #62	; 0x3e
 8003144:	f104 0406 	add.w	r4, r4, #6
 8003148:	d90b      	bls.n	8003162 <USB_ActivateEndpoint+0x122>
 800314a:	f3c5 134f 	ubfx	r3, r5, #5, #16
 800314e:	06ed      	lsls	r5, r5, #27
 8003150:	bf04      	itt	eq
 8003152:	f103 33ff 	addeq.w	r3, r3, #4294967295
 8003156:	b29b      	uxtheq	r3, r3
 8003158:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 800315c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003160:	e006      	b.n	8003170 <USB_ActivateEndpoint+0x130>
 8003162:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8003166:	07ed      	lsls	r5, r5, #31
 8003168:	bf44      	itt	mi
 800316a:	3301      	addmi	r3, #1
 800316c:	b29b      	uxthmi	r3, r3
 800316e:	029b      	lsls	r3, r3, #10
 8003170:	b29b      	uxth	r3, r3
 8003172:	f842 3014 	str.w	r3, [r2, r4, lsl #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003176:	780a      	ldrb	r2, [r1, #0]
 8003178:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800317c:	045c      	lsls	r4, r3, #17
 800317e:	d50b      	bpl.n	8003198 <USB_ActivateEndpoint+0x158>
 8003180:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003184:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003188:	051b      	lsls	r3, r3, #20
 800318a:	0d1b      	lsrs	r3, r3, #20
 800318c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003194:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003198:	780a      	ldrb	r2, [r1, #0]
 800319a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800319e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031a6:	041b      	lsls	r3, r3, #16
 80031a8:	0c1b      	lsrs	r3, r3, #16
 80031aa:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80031ae:	e0b1      	b.n	8003314 <USB_ActivateEndpoint+0x2d4>
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(USBx, ep->num);
 80031b0:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 80031b4:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 80031b8:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80031bc:	051b      	lsls	r3, r3, #20
 80031be:	0d1b      	lsrs	r3, r3, #20
 80031c0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80031c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031c8:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 80031cc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80031d0:	780a      	ldrb	r2, [r1, #0]
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80031d8:	88ca      	ldrh	r2, [r1, #6]
 80031da:	0852      	lsrs	r2, r2, #1
 80031dc:	0052      	lsls	r2, r2, #1
 80031de:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
 80031e2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80031e6:	780a      	ldrb	r2, [r1, #0]
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80031ee:	890a      	ldrh	r2, [r1, #8]
 80031f0:	3304      	adds	r3, #4
 80031f2:	0852      	lsrs	r2, r2, #1
 80031f4:	0052      	lsls	r2, r2, #1
 80031f6:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
    
    if (ep->is_in==0)
 80031fa:	784b      	ldrb	r3, [r1, #1]
 80031fc:	780a      	ldrb	r2, [r1, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d146      	bne.n	8003290 <USB_ActivateEndpoint+0x250>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003202:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003206:	045b      	lsls	r3, r3, #17
 8003208:	d50b      	bpl.n	8003222 <USB_ActivateEndpoint+0x1e2>
 800320a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800320e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003212:	051b      	lsls	r3, r3, #20
 8003214:	0d1b      	lsrs	r3, r3, #20
 8003216:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800321a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800321e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003222:	780a      	ldrb	r2, [r1, #0]
 8003224:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003228:	065d      	lsls	r5, r3, #25
 800322a:	d50b      	bpl.n	8003244 <USB_ActivateEndpoint+0x204>
 800322c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003230:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003234:	051b      	lsls	r3, r3, #20
 8003236:	0d1b      	lsrs	r3, r3, #20
 8003238:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800323c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003240:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8003244:	780a      	ldrb	r2, [r1, #0]
 8003246:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800324a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800324e:	051b      	lsls	r3, r3, #20
 8003250:	0d1b      	lsrs	r3, r3, #20
 8003252:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003256:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800325a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800325e:	780a      	ldrb	r2, [r1, #0]
 8003260:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003264:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800326c:	041b      	lsls	r3, r3, #16
 800326e:	0c1b      	lsrs	r3, r3, #16
 8003270:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003274:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800327c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003280:	780a      	ldrb	r2, [r1, #0]
 8003282:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003286:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800328a:	051b      	lsls	r3, r3, #20
 800328c:	0d1b      	lsrs	r3, r3, #20
 800328e:	e041      	b.n	8003314 <USB_ActivateEndpoint+0x2d4>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003290:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003294:	045c      	lsls	r4, r3, #17
 8003296:	d50b      	bpl.n	80032b0 <USB_ActivateEndpoint+0x270>
 8003298:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800329c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032a0:	051b      	lsls	r3, r3, #20
 80032a2:	0d1b      	lsrs	r3, r3, #20
 80032a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80032a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032ac:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80032b0:	780a      	ldrb	r2, [r1, #0]
 80032b2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80032b6:	065b      	lsls	r3, r3, #25
 80032b8:	d50b      	bpl.n	80032d2 <USB_ActivateEndpoint+0x292>
 80032ba:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80032be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032c2:	051b      	lsls	r3, r3, #20
 80032c4:	0d1b      	lsrs	r3, r3, #20
 80032c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80032ce:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 80032d2:	780a      	ldrb	r2, [r1, #0]
 80032d4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80032d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032dc:	051b      	lsls	r3, r3, #20
 80032de:	0d1b      	lsrs	r3, r3, #20
 80032e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80032e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032e8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80032ec:	780a      	ldrb	r2, [r1, #0]
 80032ee:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80032f2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80032f6:	051b      	lsls	r3, r3, #20
 80032f8:	0d1b      	lsrs	r3, r3, #20
 80032fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003302:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003306:	780a      	ldrb	r2, [r1, #0]
 8003308:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800330c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003310:	049b      	lsls	r3, r3, #18
 8003312:	0c9b      	lsrs	r3, r3, #18
 8003314:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003318:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800331c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  
  return HAL_OK;
}
 8003320:	2000      	movs	r0, #0
 8003322:	bd30      	pop	{r4, r5, pc}

08003324 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003324:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0) 
 8003326:	7a8c      	ldrb	r4, [r1, #10]
 8003328:	784a      	ldrb	r2, [r1, #1]
 800332a:	780b      	ldrb	r3, [r1, #0]
 800332c:	bb1c      	cbnz	r4, 8003376 <USB_DeactivateEndpoint+0x52>
  {
    if (ep->is_in)
 800332e:	b182      	cbz	r2, 8003352 <USB_DeactivateEndpoint+0x2e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003330:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003334:	0652      	lsls	r2, r2, #25
 8003336:	d55b      	bpl.n	80033f0 <USB_DeactivateEndpoint+0xcc>
 8003338:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800333c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003340:	0512      	lsls	r2, r2, #20
 8003342:	0d12      	lsrs	r2, r2, #20
 8003344:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003348:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800334c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 8003350:	e04e      	b.n	80033f0 <USB_DeactivateEndpoint+0xcc>
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003352:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003356:	0454      	lsls	r4, r2, #17
 8003358:	f140 808d 	bpl.w	8003476 <USB_DeactivateEndpoint+0x152>
 800335c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003360:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003364:	0512      	lsls	r2, r2, #20
 8003366:	0d12      	lsrs	r2, r2, #20
 8003368:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800336c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003370:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 8003374:	e07f      	b.n	8003476 <USB_DeactivateEndpoint+0x152>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 8003376:	2a00      	cmp	r2, #0
 8003378:	d142      	bne.n	8003400 <USB_DeactivateEndpoint+0xdc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800337a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800337e:	0452      	lsls	r2, r2, #17
 8003380:	d50b      	bpl.n	800339a <USB_DeactivateEndpoint+0x76>
 8003382:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003386:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800338a:	0512      	lsls	r2, r2, #20
 800338c:	0d12      	lsrs	r2, r2, #20
 800338e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003392:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003396:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800339a:	780a      	ldrb	r2, [r1, #0]
 800339c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80033a0:	065c      	lsls	r4, r3, #25
 80033a2:	d50b      	bpl.n	80033bc <USB_DeactivateEndpoint+0x98>
 80033a4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80033a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033ac:	051b      	lsls	r3, r3, #20
 80033ae:	0d1b      	lsrs	r3, r3, #20
 80033b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033b4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80033b8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80033bc:	780a      	ldrb	r2, [r1, #0]
 80033be:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80033c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033c6:	051b      	lsls	r3, r3, #20
 80033c8:	0d1b      	lsrs	r3, r3, #20
 80033ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80033d2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80033d6:	780a      	ldrb	r2, [r1, #0]
 80033d8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80033dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033e0:	049b      	lsls	r3, r3, #18
 80033e2:	0c9b      	lsrs	r3, r3, #18
 80033e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033ec:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80033f0:	780a      	ldrb	r2, [r1, #0]
 80033f2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80033f6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80033fa:	051b      	lsls	r3, r3, #20
 80033fc:	0d1b      	lsrs	r3, r3, #20
 80033fe:	e041      	b.n	8003484 <USB_DeactivateEndpoint+0x160>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003400:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003404:	0452      	lsls	r2, r2, #17
 8003406:	d50b      	bpl.n	8003420 <USB_DeactivateEndpoint+0xfc>
 8003408:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800340c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003410:	0512      	lsls	r2, r2, #20
 8003412:	0d12      	lsrs	r2, r2, #20
 8003414:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003418:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800341c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003420:	780a      	ldrb	r2, [r1, #0]
 8003422:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003426:	065b      	lsls	r3, r3, #25
 8003428:	d50b      	bpl.n	8003442 <USB_DeactivateEndpoint+0x11e>
 800342a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800342e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003432:	051b      	lsls	r3, r3, #20
 8003434:	0d1b      	lsrs	r3, r3, #20
 8003436:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800343a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800343e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003442:	780a      	ldrb	r2, [r1, #0]
 8003444:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003448:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800344c:	051b      	lsls	r3, r3, #20
 800344e:	0d1b      	lsrs	r3, r3, #20
 8003450:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003458:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800345c:	780a      	ldrb	r2, [r1, #0]
 800345e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003462:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003466:	051b      	lsls	r3, r3, #20
 8003468:	0d1b      	lsrs	r3, r3, #20
 800346a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800346e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003472:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003476:	780a      	ldrb	r2, [r1, #0]
 8003478:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800347c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003480:	049b      	lsls	r3, r3, #18
 8003482:	0c9b      	lsrs	r3, r3, #18
 8003484:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800348c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  
  return HAL_OK;
}
 8003490:	2000      	movs	r0, #0
 8003492:	bd10      	pop	{r4, pc}

08003494 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
  if (ep->num == 0)
 8003494:	780a      	ldrb	r2, [r1, #0]
 8003496:	b97a      	cbnz	r2, 80034b8 <USB_EPSetStall+0x24>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8003498:	8803      	ldrh	r3, [r0, #0]
 800349a:	b29b      	uxth	r3, r3
 800349c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034a4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80034a8:	f083 0310 	eor.w	r3, r3, #16
 80034ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034b4:	8003      	strh	r3, [r0, #0]
 80034b6:	e01c      	b.n	80034f2 <USB_EPSetStall+0x5e>
  }
  else
  {
    if (ep->is_in)
 80034b8:	784b      	ldrb	r3, [r1, #1]
 80034ba:	b153      	cbz	r3, 80034d2 <USB_EPSetStall+0x3e>
    {
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 80034bc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80034c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034c8:	041b      	lsls	r3, r3, #16
 80034ca:	0c1b      	lsrs	r3, r3, #16
 80034cc:	f083 0310 	eor.w	r3, r3, #16
 80034d0:	e009      	b.n	80034e6 <USB_EPSetStall+0x52>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 80034d2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80034d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034de:	041b      	lsls	r3, r3, #16
 80034e0:	0c1b      	lsrs	r3, r3, #16
 80034e2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80034e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034ee:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  return HAL_OK;
}
 80034f2:	2000      	movs	r0, #0
 80034f4:	4770      	bx	lr

080034f6 <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in)
 80034f6:	784b      	ldrb	r3, [r1, #1]
 80034f8:	780a      	ldrb	r2, [r1, #0]
 80034fa:	b1db      	cbz	r3, 8003534 <USB_EPClearStall+0x3e>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80034fc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003500:	065b      	lsls	r3, r3, #25
 8003502:	d50b      	bpl.n	800351c <USB_EPClearStall+0x26>
 8003504:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003508:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800350c:	051b      	lsls	r3, r3, #20
 800350e:	0d1b      	lsrs	r3, r3, #20
 8003510:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003514:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003518:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800351c:	780a      	ldrb	r2, [r1, #0]
 800351e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003522:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003526:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800352a:	041b      	lsls	r3, r3, #16
 800352c:	0c1b      	lsrs	r3, r3, #16
 800352e:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8003532:	e01a      	b.n	800356a <USB_EPClearStall+0x74>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003534:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003538:	045b      	lsls	r3, r3, #17
 800353a:	d50b      	bpl.n	8003554 <USB_EPClearStall+0x5e>
 800353c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003540:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003544:	051b      	lsls	r3, r3, #20
 8003546:	0d1b      	lsrs	r3, r3, #20
 8003548:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800354c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003550:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003554:	780a      	ldrb	r2, [r1, #0]
 8003556:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800355a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800355e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003562:	041b      	lsls	r3, r3, #16
 8003564:	0c1b      	lsrs	r3, r3, #16
 8003566:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800356a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800356e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003572:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  return HAL_OK;
}
 8003576:	2000      	movs	r0, #0
 8003578:	4770      	bx	lr

0800357a <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
  if(address == 0) 
 800357a:	b911      	cbnz	r1, 8003582 <USB_SetDevAddress+0x8>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 800357c:	2380      	movs	r3, #128	; 0x80
 800357e:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }
  
  return HAL_OK;
}
 8003582:	2000      	movs	r0, #0
 8003584:	4770      	bx	lr

08003586 <USB_DevConnect>:
 8003586:	2000      	movs	r0, #0
 8003588:	4770      	bx	lr

0800358a <USB_DevDisconnect>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 800358a:	2000      	movs	r0, #0
 800358c:	4770      	bx	lr

0800358e <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->ISTR;
 800358e:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8003592:	b280      	uxth	r0, r0
 8003594:	4770      	bx	lr

08003596 <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8003596:	2000      	movs	r0, #0
 8003598:	4770      	bx	lr

0800359a <USB_WritePMA>:
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800359a:	3301      	adds	r3, #1
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800359c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80035a0:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 80035a2:	105b      	asrs	r3, r3, #1
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 80035a4:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 80035a8:	2400      	movs	r4, #0
 80035aa:	42a3      	cmp	r3, r4
 80035ac:	d005      	beq.n	80035ba <USB_WritePMA+0x20>
 80035ae:	f831 0b02 	ldrh.w	r0, [r1], #2
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
 80035b2:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 80035b6:	3401      	adds	r4, #1
 80035b8:	e7f7      	b.n	80035aa <USB_WritePMA+0x10>
    pdwVal++;
    pbUsrBuf++;
  }
}
 80035ba:	bd10      	pop	{r4, pc}

080035bc <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 80035bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035be:	4604      	mov	r4, r0
  uint16_t pmabuffer = 0;
  uint32_t len = ep->xfer_len;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 80035c0:	7848      	ldrb	r0, [r1, #1]
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 80035c2:	460e      	mov	r6, r1
  uint16_t pmabuffer = 0;
  uint32_t len = ep->xfer_len;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 80035c4:	2801      	cmp	r0, #1
 80035c6:	698b      	ldr	r3, [r1, #24]
 80035c8:	690a      	ldr	r2, [r1, #16]
 80035ca:	7a8f      	ldrb	r7, [r1, #10]
 80035cc:	d157      	bne.n	800367e <USB_EPStartXfer+0xc2>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80035ce:	461d      	mov	r5, r3
 80035d0:	4293      	cmp	r3, r2
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 80035d2:	bf83      	ittte	hi
 80035d4:	1a9d      	subhi	r5, r3, r2
 80035d6:	618d      	strhi	r5, [r1, #24]
 80035d8:	4615      	movhi	r5, r2
    }
    else
    {  
      len=ep->xfer_len;
      ep->xfer_len =0;
 80035da:	2300      	movls	r3, #0
 80035dc:	bf98      	it	ls
 80035de:	618b      	strls	r3, [r1, #24]
 80035e0:	b2ab      	uxth	r3, r5
    }
    
    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0) 
 80035e2:	b97f      	cbnz	r7, 8003604 <USB_EPStartXfer+0x48>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 80035e4:	888a      	ldrh	r2, [r1, #4]
 80035e6:	4620      	mov	r0, r4
 80035e8:	6949      	ldr	r1, [r1, #20]
 80035ea:	f7ff ffd6 	bl	800359a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80035ee:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 80035f2:	7832      	ldrb	r2, [r6, #0]
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80035fa:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 80035fe:	f8c3 5404 	str.w	r5, [r3, #1028]	; 0x404
 8003602:	e030      	b.n	8003666 <USB_EPStartXfer+0xaa>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8003604:	780a      	ldrb	r2, [r1, #0]
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8003606:	4620      	mov	r0, r4
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8003608:	f834 1022 	ldrh.w	r1, [r4, r2, lsl #2]
 800360c:	00d2      	lsls	r2, r2, #3
 800360e:	f011 0f40 	tst.w	r1, #64	; 0x40
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003612:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 8003616:	b289      	uxth	r1, r1
 8003618:	440a      	add	r2, r1
 800361a:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800361e:	f8c2 5404 	str.w	r5, [r2, #1028]	; 0x404
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8003622:	6971      	ldr	r1, [r6, #20]
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr1;
 8003624:	bf14      	ite	ne
 8003626:	8932      	ldrhne	r2, [r6, #8]
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
 8003628:	88f2      	ldrheq	r2, [r6, #6]
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 800362a:	f7ff ffb6 	bl	800359a <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800362e:	7873      	ldrb	r3, [r6, #1]
 8003630:	7832      	ldrb	r2, [r6, #0]
 8003632:	b953      	cbnz	r3, 800364a <USB_EPStartXfer+0x8e>
 8003634:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003638:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800363c:	051b      	lsls	r3, r3, #20
 800363e:	0d1b      	lsrs	r3, r3, #20
 8003640:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003644:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003648:	e00b      	b.n	8003662 <USB_EPStartXfer+0xa6>
 800364a:	2b01      	cmp	r3, #1
 800364c:	d10b      	bne.n	8003666 <USB_EPStartXfer+0xaa>
 800364e:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003652:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003656:	051b      	lsls	r3, r3, #20
 8003658:	0d1b      	lsrs	r3, r3, #20
 800365a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800365e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003662:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
    }
    
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8003666:	7832      	ldrb	r2, [r6, #0]
 8003668:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 800366c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003670:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003674:	041b      	lsls	r3, r3, #16
 8003676:	0c1b      	lsrs	r3, r3, #16
 8003678:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800367c:	e066      	b.n	800374c <USB_EPStartXfer+0x190>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800367e:	4293      	cmp	r3, r2
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 8003680:	bf8b      	itete	hi
 8003682:	1a9b      	subhi	r3, r3, r2
    }
    else
    {
      len=ep->xfer_len;
      ep->xfer_len =0;
 8003684:	2200      	movls	r2, #0
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 8003686:	618b      	strhi	r3, [r1, #24]
    }
    else
    {
      len=ep->xfer_len;
      ep->xfer_len =0;
 8003688:	618a      	strls	r2, [r1, #24]
 800368a:	bf88      	it	hi
 800368c:	4613      	movhi	r3, r2
 800368e:	7809      	ldrb	r1, [r1, #0]
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 8003690:	b327      	cbz	r7, 80036dc <USB_EPStartXfer+0x120>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003692:	bb00      	cbnz	r0, 80036d6 <USB_EPStartXfer+0x11a>
 8003694:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003698:	2b3e      	cmp	r3, #62	; 0x3e
 800369a:	b292      	uxth	r2, r2
 800369c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80036a0:	f101 0102 	add.w	r1, r1, #2
 80036a4:	f504 6080 	add.w	r0, r4, #1024	; 0x400
 80036a8:	d90b      	bls.n	80036c2 <USB_EPStartXfer+0x106>
 80036aa:	f3c3 124f 	ubfx	r2, r3, #5, #16
 80036ae:	06dd      	lsls	r5, r3, #27
 80036b0:	bf04      	itt	eq
 80036b2:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80036b6:	b292      	uxtheq	r2, r2
 80036b8:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80036bc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80036c0:	e006      	b.n	80036d0 <USB_EPStartXfer+0x114>
 80036c2:	f3c3 024f 	ubfx	r2, r3, #1, #16
 80036c6:	07df      	lsls	r7, r3, #31
 80036c8:	bf44      	itt	mi
 80036ca:	3201      	addmi	r2, #1
 80036cc:	b292      	uxthmi	r2, r2
 80036ce:	0292      	lsls	r2, r2, #10
 80036d0:	b292      	uxth	r2, r2
 80036d2:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 80036d6:	7872      	ldrb	r2, [r6, #1]
 80036d8:	7831      	ldrb	r1, [r6, #0]
 80036da:	bb0a      	cbnz	r2, 8003720 <USB_EPStartXfer+0x164>
 80036dc:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 80036e0:	2b3e      	cmp	r3, #62	; 0x3e
 80036e2:	b292      	uxth	r2, r2
 80036e4:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80036e8:	f101 0106 	add.w	r1, r1, #6
 80036ec:	f504 6080 	add.w	r0, r4, #1024	; 0x400
 80036f0:	d90b      	bls.n	800370a <USB_EPStartXfer+0x14e>
 80036f2:	f3c3 124f 	ubfx	r2, r3, #5, #16
 80036f6:	06dd      	lsls	r5, r3, #27
 80036f8:	bf04      	itt	eq
 80036fa:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80036fe:	b292      	uxtheq	r2, r2
 8003700:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8003704:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003708:	e006      	b.n	8003718 <USB_EPStartXfer+0x15c>
 800370a:	f3c3 024f 	ubfx	r2, r3, #1, #16
 800370e:	07db      	lsls	r3, r3, #31
 8003710:	bf44      	itt	mi
 8003712:	3201      	addmi	r2, #1
 8003714:	b292      	uxthmi	r2, r2
 8003716:	0292      	lsls	r2, r2, #10
 8003718:	b292      	uxth	r2, r2
 800371a:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 800371e:	e00a      	b.n	8003736 <USB_EPStartXfer+0x17a>
 8003720:	2a01      	cmp	r2, #1
 8003722:	d108      	bne.n	8003736 <USB_EPStartXfer+0x17a>
 8003724:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003728:	b292      	uxth	r2, r2
 800372a:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 800372e:	eb04 0141 	add.w	r1, r4, r1, lsl #1
 8003732:	f8c1 3404 	str.w	r3, [r1, #1028]	; 0x404
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003736:	7832      	ldrb	r2, [r6, #0]
 8003738:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 800373c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003740:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003744:	041b      	lsls	r3, r3, #16
 8003746:	0c1b      	lsrs	r3, r3, #16
 8003748:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800374c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003754:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
  }
  
  return HAL_OK;
}
 8003758:	2000      	movs	r0, #0
 800375a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800375c <USB_ReadPMA>:
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 800375c:	3301      	adds	r3, #1
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800375e:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003762:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8003764:	105b      	asrs	r3, r3, #1
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003766:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 800376a:	2400      	movs	r4, #0
 800376c:	42a3      	cmp	r3, r4
 800376e:	d005      	beq.n	800377c <USB_ReadPMA+0x20>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8003770:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8003774:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 8003778:	3401      	adds	r4, #1
 800377a:	e7f7      	b.n	800376c <USB_ReadPMA+0x10>
    pbUsrBuf++;
  }
}
 800377c:	bd10      	pop	{r4, pc}

0800377e <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800377e:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8003782:	b11b      	cbz	r3, 800378c <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8003784:	2000      	movs	r0, #0
 8003786:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 800378a:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 800378c:	2002      	movs	r0, #2
  }
}
 800378e:	4770      	bx	lr

08003790 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003790:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8003794:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003796:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800379a:	b15b      	cbz	r3, 80037b4 <USBD_CDC_EP0_RxReady+0x24>
 800379c:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80037a0:	28ff      	cmp	r0, #255	; 0xff
 80037a2:	d007      	beq.n	80037b4 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80037aa:	4621      	mov	r1, r4
 80037ac:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 80037ae:	23ff      	movs	r3, #255	; 0xff
 80037b0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 80037b4:	2000      	movs	r0, #0
 80037b6:	bd10      	pop	{r4, pc}

080037b8 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80037b8:	2343      	movs	r3, #67	; 0x43
 80037ba:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 80037bc:	4800      	ldr	r0, [pc, #0]	; (80037c0 <USBD_CDC_GetFSCfgDesc+0x8>)
 80037be:	4770      	bx	lr
 80037c0:	20000000 	.word	0x20000000

080037c4 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80037c4:	2343      	movs	r3, #67	; 0x43
 80037c6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80037c8:	4800      	ldr	r0, [pc, #0]	; (80037cc <USBD_CDC_GetHSCfgDesc+0x8>)
 80037ca:	4770      	bx	lr
 80037cc:	200000cc 	.word	0x200000cc

080037d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80037d0:	2343      	movs	r3, #67	; 0x43
 80037d2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80037d4:	4800      	ldr	r0, [pc, #0]	; (80037d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80037d6:	4770      	bx	lr
 80037d8:	20000088 	.word	0x20000088

080037dc <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80037dc:	230a      	movs	r3, #10
 80037de:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80037e0:	4800      	ldr	r0, [pc, #0]	; (80037e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80037e2:	4770      	bx	lr
 80037e4:	2000007c 	.word	0x2000007c

080037e8 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 80037e8:	b538      	push	{r3, r4, r5, lr}
 80037ea:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80037ec:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80037f0:	f002 fb50 	bl	8005e94 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 80037f4:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80037f8:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 80037fc:	b14b      	cbz	r3, 8003812 <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80037fe:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8003802:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 800380c:	4798      	blx	r3

    return USBD_OK;
 800380e:	2000      	movs	r0, #0
 8003810:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8003812:	2002      	movs	r0, #2
  }
}
 8003814:	bd38      	pop	{r3, r4, r5, pc}
	...

08003818 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800381a:	780f      	ldrb	r7, [r1, #0]
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 800381c:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800381e:	f017 0360 	ands.w	r3, r7, #96	; 0x60
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003822:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003824:	d022      	beq.n	800386c <USBD_CDC_Setup+0x54>
 8003826:	2b20      	cmp	r3, #32
 8003828:	d127      	bne.n	800387a <USBD_CDC_Setup+0x62>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800382a:	88ca      	ldrh	r2, [r1, #6]
 800382c:	784b      	ldrb	r3, [r1, #1]
 800382e:	b1ba      	cbz	r2, 8003860 <USBD_CDC_Setup+0x48>
    {
      if (req->bmRequest & 0x80)
 8003830:	0639      	lsls	r1, r7, #24
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003832:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
    {
      if (req->bmRequest & 0x80)
 8003836:	d509      	bpl.n	800384c <USBD_CDC_Setup+0x34>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003838:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 800383c:	4618      	mov	r0, r3
 800383e:	688f      	ldr	r7, [r1, #8]
 8003840:	4629      	mov	r1, r5
 8003842:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8003844:	88e2      	ldrh	r2, [r4, #6]
 8003846:	4629      	mov	r1, r5
 8003848:	4630      	mov	r0, r6
 800384a:	e014      	b.n	8003876 <USBD_CDC_Setup+0x5e>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 800384c:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8003850:	88e3      	ldrh	r3, [r4, #6]
        
        USBD_CtlPrepareRx (pdev, 
 8003852:	4629      	mov	r1, r5
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
        hcdc->CmdLength = req->wLength;
 8003854:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8003858:	88e2      	ldrh	r2, [r4, #6]
 800385a:	f000 fba7 	bl	8003fac <USBD_CtlPrepareRx>
 800385e:	e00c      	b.n	800387a <USBD_CDC_Setup+0x62>
      }
      
    }
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003860:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8003864:	6884      	ldr	r4, [r0, #8]
 8003866:	4618      	mov	r0, r3
 8003868:	47a0      	blx	r4
 800386a:	e006      	b.n	800387a <USBD_CDC_Setup+0x62>
                                                        0);
    }
    break;

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800386c:	784b      	ldrb	r3, [r1, #1]
 800386e:	2b0a      	cmp	r3, #10
 8003870:	d103      	bne.n	800387a <USBD_CDC_Setup+0x62>
    {      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 8003872:	4903      	ldr	r1, [pc, #12]	; (8003880 <USBD_CDC_Setup+0x68>)
 8003874:	2201      	movs	r2, #1
 8003876:	f000 fb84 	bl	8003f82 <USBD_CtlSendData>
 
  default: 
    break;
  }
  return USBD_OK;
}
 800387a:	2000      	movs	r0, #0
 800387c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800387e:	bf00      	nop
 8003880:	200001ec 	.word	0x200001ec

08003884 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8003884:	b510      	push	{r4, lr}
 8003886:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8003888:	2181      	movs	r1, #129	; 0x81
 800388a:	f002 fa9f 	bl	8005dcc <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 800388e:	2101      	movs	r1, #1
 8003890:	4620      	mov	r0, r4
 8003892:	f002 fa9b 	bl	8005dcc <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8003896:	2182      	movs	r1, #130	; 0x82
 8003898:	4620      	mov	r0, r4
 800389a:	f002 fa97 	bl	8005dcc <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800389e:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 80038a2:	b153      	cbz	r3, 80038ba <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80038a4:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80038ac:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 80038b0:	f002 fafa 	bl	8005ea8 <USBD_static_free>
    pdev->pClassData = NULL;
 80038b4:	2300      	movs	r3, #0
 80038b6:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 80038ba:	2000      	movs	r0, #0
 80038bc:	bd10      	pop	{r4, pc}

080038be <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80038be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80038c0:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80038c2:	4604      	mov	r4, r0
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80038c4:	b943      	cbnz	r3, 80038d8 <USBD_CDC_Init+0x1a>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80038c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038ca:	2202      	movs	r2, #2
 80038cc:	2181      	movs	r1, #129	; 0x81
 80038ce:	f002 fa6d 	bl	8005dac <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80038d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038d6:	e005      	b.n	80038e4 <USBD_CDC_Init+0x26>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80038d8:	2340      	movs	r3, #64	; 0x40
 80038da:	2202      	movs	r2, #2
 80038dc:	2181      	movs	r1, #129	; 0x81
 80038de:	f002 fa65 	bl	8005dac <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80038e2:	2340      	movs	r3, #64	; 0x40
 80038e4:	2202      	movs	r2, #2
 80038e6:	2101      	movs	r1, #1
 80038e8:	4620      	mov	r0, r4
 80038ea:	f002 fa5f 	bl	8005dac <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 80038ee:	2308      	movs	r3, #8
 80038f0:	2203      	movs	r2, #3
 80038f2:	2182      	movs	r1, #130	; 0x82
 80038f4:	4620      	mov	r0, r4
 80038f6:	f002 fa59 	bl	8005dac <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80038fa:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80038fe:	f002 facf 	bl	8005ea0 <USBD_static_malloc>
 8003902:	4606      	mov	r6, r0
 8003904:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8003908:	b1e8      	cbz	r0, 8003946 <USBD_CDC_Init+0x88>
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800390a:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
    
    /* Init Xfer states */
    hcdc->TxState =0;
 800390e:	2500      	movs	r5, #0
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003914:	7c27      	ldrb	r7, [r4, #16]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8003916:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 800391a:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800391e:	b94f      	cbnz	r7, 8003934 <USBD_CDC_Init+0x76>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003920:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003924:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8003928:	2101      	movs	r1, #1
 800392a:	4620      	mov	r0, r4
 800392c:	f002 faa4 	bl	8005e78 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8003930:	4638      	mov	r0, r7
 8003932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003934:	2340      	movs	r3, #64	; 0x40
 8003936:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800393a:	2101      	movs	r1, #1
 800393c:	4620      	mov	r0, r4
 800393e:	f002 fa9b 	bl	8005e78 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8003942:	4628      	mov	r0, r5
 8003944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 8003946:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 8003948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800394a <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 800394a:	b119      	cbz	r1, 8003954 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 800394c:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8003950:	2000      	movs	r0, #0
 8003952:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 8003954:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 8003956:	4770      	bx	lr

08003958 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003958:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 800395c:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 800395e:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8003962:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 8003966:	4770      	bx	lr

08003968 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8003968:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 800396c:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 800396e:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 8003972:	4770      	bx	lr

08003974 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003974:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8003978:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if(pdev->pClassData != NULL)
 800397a:	b172      	cbz	r2, 800399a <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 800397c:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8003980:	2301      	movs	r3, #1
 8003982:	b964      	cbnz	r4, 800399e <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8003984:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8003988:	2181      	movs	r1, #129	; 0x81
 800398a:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800398e:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8003992:	f002 fa63 	bl	8005e5c <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8003996:	4620      	mov	r0, r4
 8003998:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 800399a:	2002      	movs	r0, #2
 800399c:	bd10      	pop	{r4, pc}
      
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 800399e:	4618      	mov	r0, r3
  }
  else
  {
    return USBD_FAIL;
  }
}
 80039a0:	bd10      	pop	{r4, pc}

080039a2 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80039a2:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 80039a6:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 80039a8:	b162      	cbz	r2, 80039c4 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80039aa:	7c04      	ldrb	r4, [r0, #16]
 80039ac:	b914      	cbnz	r4, 80039b4 <USBD_CDC_ReceivePacket+0x12>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80039ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039b2:	e000      	b.n	80039b6 <USBD_CDC_ReceivePacket+0x14>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80039b4:	2340      	movs	r3, #64	; 0x40
 80039b6:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80039ba:	2101      	movs	r1, #1
 80039bc:	f002 fa5c 	bl	8005e78 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80039c0:	2000      	movs	r0, #0
 80039c2:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 80039c4:	2002      	movs	r0, #2
  }
}
 80039c6:	bd10      	pop	{r4, pc}

080039c8 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80039c8:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 80039ca:	b180      	cbz	r0, 80039ee <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 80039cc:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039d0:	b113      	cbz	r3, 80039d8 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 80039d8:	b109      	cbz	r1, 80039de <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 80039da:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80039de:	2301      	movs	r3, #1
 80039e0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 80039e4:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80039e6:	f002 f991 	bl	8005d0c <USBD_LL_Init>
  
  return USBD_OK; 
 80039ea:	2000      	movs	r0, #0
 80039ec:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 80039ee:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 80039f0:	bd08      	pop	{r3, pc}

080039f2 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80039f2:	b119      	cbz	r1, 80039fc <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80039f4:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80039f8:	2000      	movs	r0, #0
 80039fa:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80039fc:	2002      	movs	r0, #2
  }
  
  return status;
}
 80039fe:	4770      	bx	lr

08003a00 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8003a00:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8003a02:	f002 f9c5 	bl	8005d90 <USBD_LL_Start>
  
  return USBD_OK;  
}
 8003a06:	2000      	movs	r0, #0
 8003a08:	bd08      	pop	{r3, pc}

08003a0a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003a0a:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8003a0c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a10:	b90b      	cbnz	r3, 8003a16 <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8003a12:	2002      	movs	r0, #2
 8003a14:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4798      	blx	r3
 8003a1a:	2800      	cmp	r0, #0
 8003a1c:	d1f9      	bne.n	8003a12 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8003a1e:	bd08      	pop	{r3, pc}

08003a20 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003a20:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8003a22:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	4798      	blx	r3
  return USBD_OK;
}
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	bd08      	pop	{r3, pc}

08003a2e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8003a2e:	b538      	push	{r3, r4, r5, lr}
 8003a30:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003a32:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8003a36:	4628      	mov	r0, r5
 8003a38:	f000 f8e2 	bl	8003c00 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8003a42:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
  pdev->ep0_data_len = pdev->request.wLength;
 8003a46:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8003a4a:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8003a4e:	f001 031f 	and.w	r3, r1, #31
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d00c      	beq.n	8003a70 <USBD_LL_SetupStage+0x42>
 8003a56:	d306      	bcc.n	8003a66 <USBD_LL_SetupStage+0x38>
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d10e      	bne.n	8003a7a <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8003a5c:	4629      	mov	r1, r5
 8003a5e:	4620      	mov	r0, r4
 8003a60:	f000 fa10 	bl	8003e84 <USBD_StdEPReq>
    break;
 8003a64:	e00e      	b.n	8003a84 <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8003a66:	4629      	mov	r1, r5
 8003a68:	4620      	mov	r0, r4
 8003a6a:	f000 f8e9 	bl	8003c40 <USBD_StdDevReq>
    break;
 8003a6e:	e009      	b.n	8003a84 <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8003a70:	4629      	mov	r1, r5
 8003a72:	4620      	mov	r0, r4
 8003a74:	f000 f9ee 	bl	8003e54 <USBD_StdItfReq>
    break;
 8003a78:	e004      	b.n	8003a84 <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8003a7a:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8003a7e:	4620      	mov	r0, r4
 8003a80:	f002 f9b2 	bl	8005de8 <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 8003a84:	2000      	movs	r0, #0
 8003a86:	bd38      	pop	{r3, r4, r5, pc}

08003a88 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	4604      	mov	r4, r0
 8003a8c:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8003a8e:	bb09      	cbnz	r1, 8003ad4 <USBD_LL_DataOutStage+0x4c>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003a90:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8003a94:	2b03      	cmp	r3, #3
 8003a96:	d126      	bne.n	8003ae6 <USBD_LL_DataOutStage+0x5e>
    {
      if(pep->rem_length > pep->maxpacket)
 8003a98:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 8003a9c:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8003aa0:	4291      	cmp	r1, r2
 8003aa2:	d90a      	bls.n	8003aba <USBD_LL_DataOutStage+0x32>
      {
        pep->rem_length -=  pep->maxpacket;
 8003aa4:	1a8b      	subs	r3, r1, r2
       
        USBD_CtlContinueRx (pdev, 
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	bf28      	it	cs
 8003aaa:	461a      	movcs	r2, r3
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 8003aac:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 8003ab0:	b292      	uxth	r2, r2
 8003ab2:	4629      	mov	r1, r5
 8003ab4:	f000 fa89 	bl	8003fca <USBD_CtlContinueRx>
 8003ab8:	e015      	b.n	8003ae6 <USBD_LL_DataOutStage+0x5e>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8003aba:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	b123      	cbz	r3, 8003acc <USBD_LL_DataOutStage+0x44>
 8003ac2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003ac6:	2a03      	cmp	r2, #3
 8003ac8:	d100      	bne.n	8003acc <USBD_LL_DataOutStage+0x44>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8003aca:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8003acc:	4620      	mov	r0, r4
 8003ace:	f000 fa84 	bl	8003fda <USBD_CtlSendStatus>
 8003ad2:	e008      	b.n	8003ae6 <USBD_LL_DataOutStage+0x5e>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8003ad4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	b123      	cbz	r3, 8003ae6 <USBD_LL_DataOutStage+0x5e>
 8003adc:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003ae0:	2a03      	cmp	r2, #3
 8003ae2:	d100      	bne.n	8003ae6 <USBD_LL_DataOutStage+0x5e>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8003ae4:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	bd38      	pop	{r3, r4, r5, pc}

08003aea <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8003aea:	b570      	push	{r4, r5, r6, lr}
 8003aec:	4613      	mov	r3, r2
 8003aee:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003af0:	460e      	mov	r6, r1
 8003af2:	2900      	cmp	r1, #0
 8003af4:	d13c      	bne.n	8003b70 <USBD_LL_DataInStage+0x86>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8003af6:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8003afa:	2a02      	cmp	r2, #2
 8003afc:	d130      	bne.n	8003b60 <USBD_LL_DataInStage+0x76>
    {
      if(pep->rem_length > pep->maxpacket)
 8003afe:	69c5      	ldr	r5, [r0, #28]
 8003b00:	6a02      	ldr	r2, [r0, #32]
 8003b02:	4295      	cmp	r5, r2
 8003b04:	d907      	bls.n	8003b16 <USBD_LL_DataInStage+0x2c>
      {
        pep->rem_length -=  pep->maxpacket;
 8003b06:	1aaa      	subs	r2, r5, r2
 8003b08:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	b292      	uxth	r2, r2
 8003b0e:	f000 fa45 	bl	8003f9c <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003b12:	4633      	mov	r3, r6
 8003b14:	e011      	b.n	8003b3a <USBD_LL_DataInStage+0x50>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8003b16:	6983      	ldr	r3, [r0, #24]
 8003b18:	fbb3 f5f2 	udiv	r5, r3, r2
 8003b1c:	fb02 3515 	mls	r5, r2, r5, r3
 8003b20:	b98d      	cbnz	r5, 8003b46 <USBD_LL_DataInStage+0x5c>
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d80f      	bhi.n	8003b46 <USBD_LL_DataInStage+0x5c>
           (pep->total_length >= pep->maxpacket) &&
 8003b26:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d20b      	bcs.n	8003b46 <USBD_LL_DataInStage+0x5c>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003b2e:	462a      	mov	r2, r5
 8003b30:	f000 fa34 	bl	8003f9c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003b34:	462b      	mov	r3, r5
           (pep->total_length >= pep->maxpacket) &&
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
 8003b36:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	4620      	mov	r0, r4
 8003b40:	f002 f99a 	bl	8005e78 <USBD_LL_PrepareReceive>
 8003b44:	e00c      	b.n	8003b60 <USBD_LL_DataInStage+0x76>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003b46:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	b12b      	cbz	r3, 8003b5a <USBD_LL_DataInStage+0x70>
 8003b4e:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8003b52:	2a03      	cmp	r2, #3
 8003b54:	d101      	bne.n	8003b5a <USBD_LL_DataInStage+0x70>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8003b56:	4620      	mov	r0, r4
 8003b58:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8003b5a:	4620      	mov	r0, r4
 8003b5c:	f000 fa48 	bl	8003ff0 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8003b60:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d10c      	bne.n	8003b82 <USBD_LL_DataInStage+0x98>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8003b6e:	e008      	b.n	8003b82 <USBD_LL_DataInStage+0x98>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8003b70:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	b123      	cbz	r3, 8003b82 <USBD_LL_DataInStage+0x98>
 8003b78:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003b7c:	2a03      	cmp	r2, #3
 8003b7e:	d100      	bne.n	8003b82 <USBD_LL_DataInStage+0x98>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8003b80:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8003b82:	2000      	movs	r0, #0
 8003b84:	bd70      	pop	{r4, r5, r6, pc}

08003b86 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003b86:	b538      	push	{r3, r4, r5, lr}
 8003b88:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003b8e:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003b90:	2340      	movs	r3, #64	; 0x40
 8003b92:	f002 f90b 	bl	8005dac <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003b96:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003b98:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	2180      	movs	r1, #128	; 0x80
 8003ba0:	4620      	mov	r0, r4
 8003ba2:	f002 f903 	bl	8005dac <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8003bac:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003bb0:	6225      	str	r5, [r4, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 8003bb2:	b12b      	cbz	r3, 8003bc0 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003bb4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003bb8:	7921      	ldrb	r1, [r4, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	4620      	mov	r0, r4
 8003bbe:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003bc0:	2000      	movs	r0, #0
 8003bc2:	bd38      	pop	{r3, r4, r5, pc}

08003bc4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003bc4:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8003bc6:	2000      	movs	r0, #0
 8003bc8:	4770      	bx	lr

08003bca <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8003bca:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003bce:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8003bd2:	2304      	movs	r3, #4
 8003bd4:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8003bd8:	2000      	movs	r0, #0
 8003bda:	4770      	bx	lr

08003bdc <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8003bdc:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8003be0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8003be4:	2000      	movs	r0, #0
 8003be6:	4770      	bx	lr

08003be8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8003be8:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003bea:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003bee:	2a03      	cmp	r2, #3
 8003bf0:	d104      	bne.n	8003bfc <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8003bf2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003bf6:	69db      	ldr	r3, [r3, #28]
 8003bf8:	b103      	cbz	r3, 8003bfc <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8003bfa:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	bd08      	pop	{r3, pc}

08003c00 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8003c00:	780b      	ldrb	r3, [r1, #0]
 8003c02:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8003c04:	784b      	ldrb	r3, [r1, #1]
 8003c06:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003c08:	78ca      	ldrb	r2, [r1, #3]
 8003c0a:	788b      	ldrb	r3, [r1, #2]
 8003c0c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003c10:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8003c12:	794a      	ldrb	r2, [r1, #5]
 8003c14:	790b      	ldrb	r3, [r1, #4]
 8003c16:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003c1a:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003c1c:	79ca      	ldrb	r2, [r1, #7]
 8003c1e:	798b      	ldrb	r3, [r1, #6]
 8003c20:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003c24:	80c3      	strh	r3, [r0, #6]
 8003c26:	4770      	bx	lr

08003c28 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8003c28:	b510      	push	{r4, lr}
 8003c2a:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8003c2c:	2180      	movs	r1, #128	; 0x80
 8003c2e:	f002 f8db 	bl	8005de8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003c32:	4620      	mov	r0, r4
}
 8003c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 8003c38:	2100      	movs	r1, #0
 8003c3a:	f002 b8d5 	b.w	8005de8 <USBD_LL_StallEP>
	...

08003c40 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003c40:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8003c42:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003c44:	4604      	mov	r4, r0
 8003c46:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8003c48:	2b09      	cmp	r3, #9
 8003c4a:	f200 80f9 	bhi.w	8003e40 <USBD_StdDevReq+0x200>
 8003c4e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003c52:	00cb      	.short	0x00cb
 8003c54:	00f700e2 	.word	0x00f700e2
 8003c58:	00f700de 	.word	0x00f700de
 8003c5c:	000a0075 	.word	0x000a0075
 8003c60:	00bb00f7 	.word	0x00bb00f7
 8003c64:	0091      	.short	0x0091
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8003c66:	884b      	ldrh	r3, [r1, #2]
 8003c68:	0a1a      	lsrs	r2, r3, #8
 8003c6a:	3a01      	subs	r2, #1
 8003c6c:	2a06      	cmp	r2, #6
 8003c6e:	f200 80e7 	bhi.w	8003e40 <USBD_StdDevReq+0x200>
 8003c72:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003c76:	0007      	.short	0x0007
 8003c78:	0017000b 	.word	0x0017000b
 8003c7c:	00e500e5 	.word	0x00e500e5
 8003c80:	0047003c 	.word	0x0047003c
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8003c84:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	e017      	b.n	8003cbc <USBD_StdDevReq+0x7c>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003c8c:	7c02      	ldrb	r2, [r0, #16]
 8003c8e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003c92:	b90a      	cbnz	r2, 8003c98 <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c96:	e000      	b.n	8003c9a <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c9a:	f10d 0006 	add.w	r0, sp, #6
 8003c9e:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	e03a      	b.n	8003d1a <USBD_StdDevReq+0xda>
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b05      	cmp	r3, #5
 8003ca8:	f200 80ca 	bhi.w	8003e40 <USBD_StdDevReq+0x200>
 8003cac:	e8df f003 	tbb	[pc, r3]
 8003cb0:	130f0b03 	.word	0x130f0b03
 8003cb4:	1b17      	.short	0x1b17
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003cb6:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f10d 0106 	add.w	r1, sp, #6
 8003cc0:	7c20      	ldrb	r0, [r4, #16]
 8003cc2:	4798      	blx	r3
 8003cc4:	e02a      	b.n	8003d1c <USBD_StdDevReq+0xdc>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003cc6:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	e7f6      	b.n	8003cbc <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003cce:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	e7f2      	b.n	8003cbc <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003cd6:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	e7ee      	b.n	8003cbc <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003cde:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	e7ea      	b.n	8003cbc <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003ce6:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	e7e6      	b.n	8003cbc <USBD_StdDevReq+0x7c>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003cee:	7c03      	ldrb	r3, [r0, #16]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f040 80a5 	bne.w	8003e40 <USBD_StdDevReq+0x200>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003cf6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003cfa:	f10d 0006 	add.w	r0, sp, #6
 8003cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d00:	4798      	blx	r3
 8003d02:	e00b      	b.n	8003d1c <USBD_StdDevReq+0xdc>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003d04:	7c03      	ldrb	r3, [r0, #16]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f040 809a 	bne.w	8003e40 <USBD_StdDevReq+0x200>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003d0c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003d10:	f10d 0006 	add.w	r0, sp, #6
 8003d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d16:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003d18:	2307      	movs	r3, #7
 8003d1a:	7043      	strb	r3, [r0, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8003d1c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8003d20:	2a00      	cmp	r2, #0
 8003d22:	f000 8091 	beq.w	8003e48 <USBD_StdDevReq+0x208>
 8003d26:	88eb      	ldrh	r3, [r5, #6]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f000 808d 	beq.w	8003e48 <USBD_StdDevReq+0x208>
  {
    
    len = MIN(len , req->wLength);
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	bf28      	it	cs
 8003d32:	461a      	movcs	r2, r3
    
    USBD_CtlSendData (pdev, 
 8003d34:	4601      	mov	r1, r0
  }
  
  if((len != 0)&& (req->wLength != 0))
  {
    
    len = MIN(len , req->wLength);
 8003d36:	f8ad 2006 	strh.w	r2, [sp, #6]
 8003d3a:	e064      	b.n	8003e06 <USBD_StdDevReq+0x1c6>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8003d3c:	888b      	ldrh	r3, [r1, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d17e      	bne.n	8003e40 <USBD_StdDevReq+0x200>
 8003d42:	88cb      	ldrh	r3, [r1, #6]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d17b      	bne.n	8003e40 <USBD_StdDevReq+0x200>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003d48:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003d4c:	788e      	ldrb	r6, [r1, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003d4e:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003d50:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003d54:	d074      	beq.n	8003e40 <USBD_StdDevReq+0x200>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8003d56:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8003d5a:	4631      	mov	r1, r6
 8003d5c:	f002 f870 	bl	8005e40 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8003d60:	4620      	mov	r0, r4
 8003d62:	f000 f93a 	bl	8003fda <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8003d66:	b10e      	cbz	r6, 8003d6c <USBD_StdDevReq+0x12c>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8003d68:	2302      	movs	r3, #2
 8003d6a:	e000      	b.n	8003d6e <USBD_StdDevReq+0x12e>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8003d72:	e069      	b.n	8003e48 <USBD_StdDevReq+0x208>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8003d74:	7889      	ldrb	r1, [r1, #2]
 8003d76:	4e36      	ldr	r6, [pc, #216]	; (8003e50 <USBD_StdDevReq+0x210>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003d78:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8003d7a:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003d7c:	d860      	bhi.n	8003e40 <USBD_StdDevReq+0x200>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8003d7e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d002      	beq.n	8003d8c <USBD_StdDevReq+0x14c>
 8003d86:	2b03      	cmp	r3, #3
 8003d88:	d008      	beq.n	8003d9c <USBD_StdDevReq+0x15c>
 8003d8a:	e059      	b.n	8003e40 <USBD_StdDevReq+0x200>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8003d8c:	2900      	cmp	r1, #0
 8003d8e:	d053      	beq.n	8003e38 <USBD_StdDevReq+0x1f8>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8003d90:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003d92:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8003d94:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003d96:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8003d9a:	e00f      	b.n	8003dbc <USBD_StdDevReq+0x17c>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8003d9c:	b931      	cbnz	r1, 8003dac <USBD_StdDevReq+0x16c>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003d9e:	2302      	movs	r3, #2
 8003da0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8003da4:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8003da6:	f7ff fe3b 	bl	8003a20 <USBD_ClrClassConfig>
 8003daa:	e045      	b.n	8003e38 <USBD_StdDevReq+0x1f8>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8003dac:	6841      	ldr	r1, [r0, #4]
 8003dae:	2901      	cmp	r1, #1
 8003db0:	d042      	beq.n	8003e38 <USBD_StdDevReq+0x1f8>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003db2:	b2c9      	uxtb	r1, r1
 8003db4:	f7ff fe34 	bl	8003a20 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8003db8:	7831      	ldrb	r1, [r6, #0]
 8003dba:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003dbc:	4620      	mov	r0, r4
 8003dbe:	f7ff fe24 	bl	8003a0a <USBD_SetClassConfig>
 8003dc2:	2802      	cmp	r0, #2
 8003dc4:	d138      	bne.n	8003e38 <USBD_StdDevReq+0x1f8>
 8003dc6:	e03b      	b.n	8003e40 <USBD_StdDevReq+0x200>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8003dc8:	88ca      	ldrh	r2, [r1, #6]
 8003dca:	2a01      	cmp	r2, #1
 8003dcc:	d138      	bne.n	8003e40 <USBD_StdDevReq+0x200>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8003dce:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d003      	beq.n	8003dde <USBD_StdDevReq+0x19e>
 8003dd6:	2b03      	cmp	r3, #3
 8003dd8:	d132      	bne.n	8003e40 <USBD_StdDevReq+0x200>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8003dda:	1d01      	adds	r1, r0, #4
 8003ddc:	e013      	b.n	8003e06 <USBD_StdDevReq+0x1c6>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8003dde:	4601      	mov	r1, r0
 8003de0:	2300      	movs	r3, #0
 8003de2:	f841 3f08 	str.w	r3, [r1, #8]!
 8003de6:	e00e      	b.n	8003e06 <USBD_StdDevReq+0x1c6>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8003de8:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003dec:	3b02      	subs	r3, #2
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d826      	bhi.n	8003e40 <USBD_StdDevReq+0x200>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003df2:	2301      	movs	r3, #1
 8003df4:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8003df6:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8003dfa:	b10b      	cbz	r3, 8003e00 <USBD_StdDevReq+0x1c0>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 8003e00:	2202      	movs	r2, #2
 8003e02:	f104 010c 	add.w	r1, r4, #12
 8003e06:	4620      	mov	r0, r4
 8003e08:	f000 f8bb 	bl	8003f82 <USBD_CtlSendData>
 8003e0c:	e01c      	b.n	8003e48 <USBD_StdDevReq+0x208>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003e0e:	884b      	ldrh	r3, [r1, #2]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d119      	bne.n	8003e48 <USBD_StdDevReq+0x208>
 8003e14:	e008      	b.n	8003e28 <USBD_StdDevReq+0x1e8>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 8003e16:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003e1a:	3b02      	subs	r3, #2
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d80f      	bhi.n	8003e40 <USBD_StdDevReq+0x200>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8003e20:	884b      	ldrh	r3, [r1, #2]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d110      	bne.n	8003e48 <USBD_StdDevReq+0x208>
    {
      pdev->dev_remote_wakeup = 0; 
 8003e26:	2300      	movs	r3, #0
 8003e28:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003e2c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003e30:	4629      	mov	r1, r5
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	4620      	mov	r0, r4
 8003e36:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8003e38:	4620      	mov	r0, r4
 8003e3a:	f000 f8ce 	bl	8003fda <USBD_CtlSendStatus>
 8003e3e:	e003      	b.n	8003e48 <USBD_StdDevReq+0x208>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8003e40:	4629      	mov	r1, r5
 8003e42:	4620      	mov	r0, r4
 8003e44:	f7ff fef0 	bl	8003c28 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8003e48:	2000      	movs	r0, #0
 8003e4a:	b002      	add	sp, #8
 8003e4c:	bd70      	pop	{r4, r5, r6, pc}
 8003e4e:	bf00      	nop
 8003e50:	200001ed 	.word	0x200001ed

08003e54 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003e54:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003e56:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003e5a:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003e5c:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003e5e:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003e60:	d10c      	bne.n	8003e7c <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8003e62:	790b      	ldrb	r3, [r1, #4]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d809      	bhi.n	8003e7c <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8003e68:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8003e70:	88eb      	ldrh	r3, [r5, #6]
 8003e72:	b92b      	cbnz	r3, 8003e80 <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8003e74:	4620      	mov	r0, r4
 8003e76:	f000 f8b0 	bl	8003fda <USBD_CtlSendStatus>
 8003e7a:	e001      	b.n	8003e80 <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8003e7c:	f7ff fed4 	bl	8003c28 <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8003e80:	2000      	movs	r0, #0
 8003e82:	bd38      	pop	{r3, r4, r5, pc}

08003e84 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003e84:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8003e86:	780a      	ldrb	r2, [r1, #0]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003e88:	888e      	ldrh	r6, [r1, #4]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8003e8a:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8003e8e:	2a20      	cmp	r2, #32
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003e90:	4604      	mov	r4, r0
 8003e92:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003e94:	b2f3      	uxtb	r3, r6
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8003e96:	d104      	bne.n	8003ea2 <USBD_StdEPReq+0x1e>
  {
    pdev->pClass->Setup (pdev, req);
 8003e98:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	4798      	blx	r3
    
    return USBD_OK;
 8003ea0:	e051      	b.n	8003f46 <USBD_StdEPReq+0xc2>
  }
  
  switch (req->bRequest) 
 8003ea2:	784a      	ldrb	r2, [r1, #1]
 8003ea4:	2a01      	cmp	r2, #1
 8003ea6:	d010      	beq.n	8003eca <USBD_StdEPReq+0x46>
 8003ea8:	d326      	bcc.n	8003ef8 <USBD_StdEPReq+0x74>
 8003eaa:	2a03      	cmp	r2, #3
 8003eac:	d14b      	bne.n	8003f46 <USBD_StdEPReq+0xc2>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8003eae:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003eb2:	2a02      	cmp	r2, #2
 8003eb4:	d027      	beq.n	8003f06 <USBD_StdEPReq+0x82>
 8003eb6:	2a03      	cmp	r2, #3
 8003eb8:	d143      	bne.n	8003f42 <USBD_StdEPReq+0xbe>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003eba:	884a      	ldrh	r2, [r1, #2]
 8003ebc:	b992      	cbnz	r2, 8003ee4 <USBD_StdEPReq+0x60>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003ebe:	065e      	lsls	r6, r3, #25
 8003ec0:	d010      	beq.n	8003ee4 <USBD_StdEPReq+0x60>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	f001 ff90 	bl	8005de8 <USBD_LL_StallEP>
 8003ec8:	e00c      	b.n	8003ee4 <USBD_StdEPReq+0x60>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8003eca:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003ece:	2a02      	cmp	r2, #2
 8003ed0:	d019      	beq.n	8003f06 <USBD_StdEPReq+0x82>
 8003ed2:	2a03      	cmp	r2, #3
 8003ed4:	d135      	bne.n	8003f42 <USBD_StdEPReq+0xbe>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003ed6:	884a      	ldrh	r2, [r1, #2]
 8003ed8:	bbaa      	cbnz	r2, 8003f46 <USBD_StdEPReq+0xc2>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8003eda:	0659      	lsls	r1, r3, #25
 8003edc:	d008      	beq.n	8003ef0 <USBD_StdEPReq+0x6c>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8003ede:	4619      	mov	r1, r3
 8003ee0:	f001 ff90 	bl	8005e04 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8003ee4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003ee8:	4629      	mov	r1, r5
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	4620      	mov	r0, r4
 8003eee:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8003ef0:	4620      	mov	r0, r4
 8003ef2:	f000 f872 	bl	8003fda <USBD_CtlSendStatus>
 8003ef6:	e026      	b.n	8003f46 <USBD_StdEPReq+0xc2>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 8003ef8:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003efc:	2a02      	cmp	r2, #2
 8003efe:	d002      	beq.n	8003f06 <USBD_StdEPReq+0x82>
 8003f00:	2a03      	cmp	r2, #3
 8003f02:	d006      	beq.n	8003f12 <USBD_StdEPReq+0x8e>
 8003f04:	e01d      	b.n	8003f42 <USBD_StdEPReq+0xbe>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 8003f06:	065a      	lsls	r2, r3, #25
 8003f08:	d01d      	beq.n	8003f46 <USBD_StdEPReq+0xc2>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	f001 ff6c 	bl	8005de8 <USBD_LL_StallEP>
 8003f10:	e019      	b.n	8003f46 <USBD_StdEPReq+0xc2>
 8003f12:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003f16:	f016 0f80 	tst.w	r6, #128	; 0x80
 8003f1a:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003f1e:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003f20:	bf14      	ite	ne
 8003f22:	3514      	addne	r5, #20
 8003f24:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003f28:	f001 ff7a 	bl	8005e20 <USBD_LL_IsStallEP>
 8003f2c:	b110      	cbz	r0, 8003f34 <USBD_StdEPReq+0xb0>
      {
        pep->status = 0x0001;     
 8003f2e:	2301      	movs	r3, #1
 8003f30:	602b      	str	r3, [r5, #0]
 8003f32:	e000      	b.n	8003f36 <USBD_StdEPReq+0xb2>
      }
      else
      {
        pep->status = 0x0000;  
 8003f34:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 8003f36:	2202      	movs	r2, #2
 8003f38:	4629      	mov	r1, r5
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	f000 f821 	bl	8003f82 <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 8003f40:	e001      	b.n	8003f46 <USBD_StdEPReq+0xc2>
      
    default:                         
      USBD_CtlError(pdev , req);
 8003f42:	f7ff fe71 	bl	8003c28 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 8003f46:	2000      	movs	r0, #0
 8003f48:	bd70      	pop	{r4, r5, r6, pc}

08003f4a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003f4a:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8003f4c:	b1c0      	cbz	r0, 8003f80 <USBD_GetString+0x36>
 8003f4e:	4605      	mov	r5, r0
 8003f50:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8003f52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2c00      	cmp	r4, #0
 8003f5a:	d1f9      	bne.n	8003f50 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	3302      	adds	r3, #2
 8003f60:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8003f62:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8003f64:	2303      	movs	r3, #3
 8003f66:	704b      	strb	r3, [r1, #1]
 8003f68:	3801      	subs	r0, #1
 8003f6a:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8003f6c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8003f70:	b135      	cbz	r5, 8003f80 <USBD_GetString+0x36>
    {
      unicode[idx++] = *desc++;
 8003f72:	1c5a      	adds	r2, r3, #1
 8003f74:	54cd      	strb	r5, [r1, r3]
 8003f76:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0x00;
 8003f78:	3302      	adds	r3, #2
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	548c      	strb	r4, [r1, r2]
 8003f7e:	e7f5      	b.n	8003f6c <USBD_GetString+0x22>
 8003f80:	bd30      	pop	{r4, r5, pc}

08003f82 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003f82:	4613      	mov	r3, r2
 8003f84:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003f86:	2202      	movs	r2, #2
 8003f88:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8003f8c:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003f8e:	460a      	mov	r2, r1
                               uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 8003f90:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003f92:	2100      	movs	r1, #0
 8003f94:	f001 ff62 	bl	8005e5c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003f98:	2000      	movs	r0, #0
 8003f9a:	bd10      	pop	{r4, pc}

08003f9c <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003f9c:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	460a      	mov	r2, r1
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	f001 ff5a 	bl	8005e5c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003fa8:	2000      	movs	r0, #0
 8003faa:	bd08      	pop	{r3, pc}

08003fac <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003fac:	4613      	mov	r3, r2
 8003fae:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003fb0:	2203      	movs	r2, #3
 8003fb2:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8003fb6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003fba:	460a      	mov	r2, r1
                                  uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length   = len;
 8003fbc:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	f001 ff59 	bl	8005e78 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	bd10      	pop	{r4, pc}

08003fca <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8003fca:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8003fcc:	4613      	mov	r3, r2
 8003fce:	460a      	mov	r2, r1
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	f001 ff51 	bl	8005e78 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8003fd6:	2000      	movs	r0, #0
 8003fd8:	bd08      	pop	{r3, pc}

08003fda <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8003fda:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003fdc:	2304      	movs	r3, #4
 8003fde:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	f001 ff38 	bl	8005e5c <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003fec:	2000      	movs	r0, #0
 8003fee:	bd08      	pop	{r3, pc}

08003ff0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8003ff0:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8003ff2:	2305      	movs	r3, #5
 8003ff4:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	f001 ff3b 	bl	8005e78 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8004002:	2000      	movs	r0, #0
 8004004:	bd08      	pop	{r3, pc}

08004006 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8004006:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004008:	f001 f8c4 	bl	8005194 <xTaskGetSchedulerState>
 800400c:	2801      	cmp	r0, #1
 800400e:	d003      	beq.n	8004018 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8004010:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8004014:	f000 b8e8 	b.w	80041e8 <xPortSysTickHandler>
 8004018:	bd08      	pop	{r3, pc}

0800401a <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800401a:	f100 0308 	add.w	r3, r0, #8
 800401e:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004020:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004024:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004026:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004028:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800402a:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800402c:	6003      	str	r3, [r0, #0]
 800402e:	4770      	bx	lr

08004030 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004030:	2300      	movs	r3, #0
 8004032:	6103      	str	r3, [r0, #16]
 8004034:	4770      	bx	lr

08004036 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004036:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004038:	689a      	ldr	r2, [r3, #8]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800403a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800403c:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004042:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004044:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004046:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8004048:	3301      	adds	r3, #1
 800404a:	6003      	str	r3, [r0, #0]
 800404c:	4770      	bx	lr

0800404e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800404e:	680a      	ldr	r2, [r1, #0]
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004050:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004052:	1c53      	adds	r3, r2, #1
 8004054:	d101      	bne.n	800405a <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004056:	6903      	ldr	r3, [r0, #16]
 8004058:	e007      	b.n	800406a <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800405a:	f100 0308 	add.w	r3, r0, #8
 800405e:	685c      	ldr	r4, [r3, #4]
 8004060:	6825      	ldr	r5, [r4, #0]
 8004062:	42aa      	cmp	r2, r5
 8004064:	d301      	bcc.n	800406a <vListInsert+0x1c>
 8004066:	4623      	mov	r3, r4
 8004068:	e7f9      	b.n	800405e <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800406e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004070:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004072:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004074:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004076:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8004078:	3301      	adds	r3, #1
 800407a:	6003      	str	r3, [r0, #0]
 800407c:	bd30      	pop	{r4, r5, pc}

0800407e <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800407e:	6841      	ldr	r1, [r0, #4]
 8004080:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004082:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004084:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004086:	6882      	ldr	r2, [r0, #8]
 8004088:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800408a:	6859      	ldr	r1, [r3, #4]
 800408c:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800408e:	bf08      	it	eq
 8004090:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004092:	2200      	movs	r2, #0
 8004094:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004096:	6818      	ldr	r0, [r3, #0]
 8004098:	3801      	subs	r0, #1
 800409a:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800409c:	4770      	bx	lr
	...

080040a0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80040a0:	4806      	ldr	r0, [pc, #24]	; (80040bc <prvPortStartFirstTask+0x1c>)
 80040a2:	6800      	ldr	r0, [r0, #0]
 80040a4:	6800      	ldr	r0, [r0, #0]
 80040a6:	f380 8808 	msr	MSP, r0
 80040aa:	b662      	cpsie	i
 80040ac:	b661      	cpsie	f
 80040ae:	f3bf 8f4f 	dsb	sy
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	df00      	svc	0
 80040b8:	bf00      	nop
 80040ba:	0000      	.short	0x0000
 80040bc:	e000ed08 	.word	0xe000ed08

080040c0 <pxPortInitialiseStack>:
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80040c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80040c4:	e900 000a 	stmdb	r0, {r1, r3}
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80040c8:	4b03      	ldr	r3, [pc, #12]	; (80040d8 <pxPortInitialiseStack+0x18>)
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80040ca:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80040ce:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 80040d2:	3840      	subs	r0, #64	; 0x40
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	08004129 	.word	0x08004129

080040dc <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80040dc:	4b07      	ldr	r3, [pc, #28]	; (80040fc <pxCurrentTCBConst2>)
 80040de:	6819      	ldr	r1, [r3, #0]
 80040e0:	6808      	ldr	r0, [r1, #0]
 80040e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80040e6:	f380 8809 	msr	PSP, r0
 80040ea:	f3bf 8f6f 	isb	sy
 80040ee:	f04f 0000 	mov.w	r0, #0
 80040f2:	f380 8811 	msr	BASEPRI, r0
 80040f6:	f04e 0e0d 	orr.w	lr, lr, #13
 80040fa:	4770      	bx	lr

080040fc <pxCurrentTCBConst2>:
 80040fc:	20002ae8 	.word	0x20002ae8

08004100 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004100:	4b04      	ldr	r3, [pc, #16]	; (8004114 <vPortYield+0x14>)
 8004102:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004106:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8004108:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	e000ed04 	.word	0xe000ed04

08004118 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
 8004118:	f3ef 8011 	mrs	r0, BASEPRI
 800411c:	f04f 0150 	mov.w	r1, #80	; 0x50
 8004120:	f381 8811 	msr	BASEPRI, r1
 8004124:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
 8004126:	2000      	movs	r0, #0

08004128 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004128:	b508      	push	{r3, lr}
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800412a:	4b05      	ldr	r3, [pc, #20]	; (8004140 <prvTaskExitError+0x18>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	3301      	adds	r3, #1
 8004130:	d002      	beq.n	8004138 <prvTaskExitError+0x10>
 8004132:	f7ff fff1 	bl	8004118 <ulPortSetInterruptMask>
 8004136:	e7fe      	b.n	8004136 <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
 8004138:	f7ff ffee 	bl	8004118 <ulPortSetInterruptMask>
 800413c:	e7fe      	b.n	800413c <prvTaskExitError+0x14>
 800413e:	bf00      	nop
 8004140:	20000110 	.word	0x20000110

08004144 <vPortEnterCritical>:
	__asm volatile( "isb" );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004144:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 8004146:	f7ff ffe7 	bl	8004118 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 800414a:	4a09      	ldr	r2, [pc, #36]	; (8004170 <vPortEnterCritical+0x2c>)
 800414c:	6813      	ldr	r3, [r2, #0]
 800414e:	3301      	adds	r3, #1
 8004150:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 8004152:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004156:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800415a:	2b01      	cmp	r3, #1
 800415c:	d107      	bne.n	800416e <vPortEnterCritical+0x2a>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800415e:	4b05      	ldr	r3, [pc, #20]	; (8004174 <vPortEnterCritical+0x30>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004166:	d002      	beq.n	800416e <vPortEnterCritical+0x2a>
 8004168:	f7ff ffd6 	bl	8004118 <ulPortSetInterruptMask>
 800416c:	e7fe      	b.n	800416c <vPortEnterCritical+0x28>
 800416e:	bd08      	pop	{r3, pc}
 8004170:	20000110 	.word	0x20000110
 8004174:	e000ed04 	.word	0xe000ed04

08004178 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
 8004178:	f380 8811 	msr	BASEPRI, r0
 800417c:	4770      	bx	lr
	...

08004180 <vPortExitCritical>:
	}
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004180:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting );
 8004182:	4b07      	ldr	r3, [pc, #28]	; (80041a0 <vPortExitCritical+0x20>)
 8004184:	6818      	ldr	r0, [r3, #0]
 8004186:	b910      	cbnz	r0, 800418e <vPortExitCritical+0xe>
 8004188:	f7ff ffc6 	bl	8004118 <ulPortSetInterruptMask>
 800418c:	e7fe      	b.n	800418c <vPortExitCritical+0xc>
	uxCriticalNesting--;
 800418e:	3801      	subs	r0, #1
 8004190:	6018      	str	r0, [r3, #0]
	if( uxCriticalNesting == 0 )
 8004192:	b918      	cbnz	r0, 800419c <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
	}
}
 8004194:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
	if( uxCriticalNesting == 0 )
	{
		portENABLE_INTERRUPTS();
 8004198:	f7ff bfee 	b.w	8004178 <vPortClearInterruptMask>
 800419c:	bd08      	pop	{r3, pc}
 800419e:	bf00      	nop
 80041a0:	20000110 	.word	0x20000110

080041a4 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80041a4:	f3ef 8009 	mrs	r0, PSP
 80041a8:	f3bf 8f6f 	isb	sy
 80041ac:	4b0d      	ldr	r3, [pc, #52]	; (80041e4 <pxCurrentTCBConst>)
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80041b4:	6010      	str	r0, [r2, #0]
 80041b6:	e92d 4008 	stmdb	sp!, {r3, lr}
 80041ba:	f04f 0050 	mov.w	r0, #80	; 0x50
 80041be:	f380 8811 	msr	BASEPRI, r0
 80041c2:	f000 fed5 	bl	8004f70 <vTaskSwitchContext>
 80041c6:	f04f 0000 	mov.w	r0, #0
 80041ca:	f380 8811 	msr	BASEPRI, r0
 80041ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80041d2:	6819      	ldr	r1, [r3, #0]
 80041d4:	6808      	ldr	r0, [r1, #0]
 80041d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80041da:	f380 8809 	msr	PSP, r0
 80041de:	f3bf 8f6f 	isb	sy
 80041e2:	4770      	bx	lr

080041e4 <pxCurrentTCBConst>:
 80041e4:	20002ae8 	.word	0x20002ae8

080041e8 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80041e8:	b508      	push	{r3, lr}
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 80041ea:	f7ff ff95 	bl	8004118 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80041ee:	f000 fd3b 	bl	8004c68 <xTaskIncrementTick>
 80041f2:	b118      	cbz	r0, 80041fc <xPortSysTickHandler+0x14>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80041f4:	4b04      	ldr	r3, [pc, #16]	; (8004208 <xPortSysTickHandler+0x20>)
 80041f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041fa:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 80041fc:	2000      	movs	r0, #0
}
 80041fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8004202:	f7ff bfb9 	b.w	8004178 <vPortClearInterruptMask>
 8004206:	bf00      	nop
 8004208:	e000ed04 	.word	0xe000ed04

0800420c <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800420c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800420e:	4b3f      	ldr	r3, [pc, #252]	; (800430c <vPortSuppressTicksAndSleep+0x100>)
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 8004210:	b085      	sub	sp, #20
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8004212:	681b      	ldr	r3, [r3, #0]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8004214:	4a3e      	ldr	r2, [pc, #248]	; (8004310 <vPortSuppressTicksAndSleep+0x104>)
	{
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8004216:	4298      	cmp	r0, r3
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 8004218:	9001      	str	r0, [sp, #4]
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800421a:	bf88      	it	hi
 800421c:	9301      	strhi	r3, [sp, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800421e:	6813      	ldr	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8004220:	4d3c      	ldr	r5, [pc, #240]	; (8004314 <vPortSuppressTicksAndSleep+0x108>)

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8004222:	f023 0301 	bic.w	r3, r3, #1
 8004226:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8004228:	9901      	ldr	r1, [sp, #4]
 800422a:	6893      	ldr	r3, [r2, #8]
 800422c:	682c      	ldr	r4, [r5, #0]
 800422e:	3901      	subs	r1, #1
 8004230:	fb04 3401 	mla	r4, r4, r1, r3
		if( ulReloadValue > ulStoppedTimerCompensation )
 8004234:	4e38      	ldr	r6, [pc, #224]	; (8004318 <vPortSuppressTicksAndSleep+0x10c>)
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8004236:	3208      	adds	r2, #8
		if( ulReloadValue > ulStoppedTimerCompensation )
 8004238:	6833      	ldr	r3, [r6, #0]
 800423a:	4617      	mov	r7, r2
 800423c:	429c      	cmp	r4, r3
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800423e:	bf88      	it	hi
 8004240:	1ae4      	subhi	r4, r4, r3
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" );
 8004242:	b672      	cpsid	i

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8004244:	f000 ff8c 	bl	8005160 <eTaskConfirmSleepModeStatus>
 8004248:	4b31      	ldr	r3, [pc, #196]	; (8004310 <vPortSuppressTicksAndSleep+0x104>)
 800424a:	4a34      	ldr	r2, [pc, #208]	; (800431c <vPortSuppressTicksAndSleep+0x110>)
 800424c:	b950      	cbnz	r0, 8004264 <vPortSuppressTicksAndSleep+0x58>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800424e:	6839      	ldr	r1, [r7, #0]
 8004250:	6011      	str	r1, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8004252:	6819      	ldr	r1, [r3, #0]
 8004254:	f041 0101 	orr.w	r1, r1, #1
 8004258:	6019      	str	r1, [r3, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800425a:	682b      	ldr	r3, [r5, #0]
 800425c:	3b01      	subs	r3, #1
 800425e:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 8004260:	b662      	cpsie	i
 8004262:	e050      	b.n	8004306 <vPortSuppressTicksAndSleep+0xfa>
		}
		else
		{
			/* Set the new reload value. */
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8004264:	6014      	str	r4, [r2, #0]

			/* Clear the SysTick count flag and set the count value back to
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004266:	4a2e      	ldr	r2, [pc, #184]	; (8004320 <vPortSuppressTicksAndSleep+0x114>)
 8004268:	2100      	movs	r1, #0
 800426a:	6011      	str	r1, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800426c:	681a      	ldr	r2, [r3, #0]
			/* Sleep until something happens.  configPRE_SLEEP_PROCESSING() can
			set its parameter to 0 to indicate that its implementation contains
			its own wait for interrupt or wait for event instruction, and so wfi
			should not be executed again.  However, the original expected idle
			time variable must remain unmodified, so a copy is taken. */
			xModifiableIdleTime = xExpectedIdleTime;
 800426e:	a804      	add	r0, sp, #16
			/* Clear the SysTick count flag and set the count value back to
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8004270:	f042 0201 	orr.w	r2, r2, #1
 8004274:	601a      	str	r2, [r3, #0]
			/* Sleep until something happens.  configPRE_SLEEP_PROCESSING() can
			set its parameter to 0 to indicate that its implementation contains
			its own wait for interrupt or wait for event instruction, and so wfi
			should not be executed again.  However, the original expected idle
			time variable must remain unmodified, so a copy is taken. */
			xModifiableIdleTime = xExpectedIdleTime;
 8004276:	9b01      	ldr	r3, [sp, #4]
 8004278:	f840 3d04 	str.w	r3, [r0, #-4]!
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 800427c:	f001 fab2 	bl	80057e4 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 8004280:	9b03      	ldr	r3, [sp, #12]
 8004282:	b123      	cbz	r3, 800428e <vPortSuppressTicksAndSleep+0x82>
			{
				__asm volatile( "dsb" );
 8004284:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8004288:	bf30      	wfi
				__asm volatile( "isb" );
 800428a:	f3bf 8f6f 	isb	sy
			}
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 800428e:	a801      	add	r0, sp, #4
 8004290:	f001 faa9 	bl	80057e6 <PostSleepProcessing>

			/* Stop SysTick.  Again, the time the SysTick is stopped for is
			accounted for as best it can be, but using the tickless mode will
			inevitably result in some tiny drift of the time maintained by the
			kernel with respect to calendar time. */
			ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
 8004294:	4a1e      	ldr	r2, [pc, #120]	; (8004310 <vPortSuppressTicksAndSleep+0x104>)
 8004296:	6813      	ldr	r3, [r2, #0]
			portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
 8004298:	f023 0101 	bic.w	r1, r3, #1
 800429c:	6011      	str	r1, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 800429e:	b662      	cpsie	i

			if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 80042a0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80042a4:	491e      	ldr	r1, [pc, #120]	; (8004320 <vPortSuppressTicksAndSleep+0x114>)
 80042a6:	d00f      	beq.n	80042c8 <vPortSuppressTicksAndSleep+0xbc>

				/* The tick interrupt has already executed, and the SysTick
				count reloaded with ulReloadValue.  Reset the
				portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
				period. */
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 80042a8:	680b      	ldr	r3, [r1, #0]
 80042aa:	682a      	ldr	r2, [r5, #0]

				/* Don't allow a tiny value, or values that have somehow
				underflowed because the post sleep hook did something
				that took too long. */
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 80042ac:	6831      	ldr	r1, [r6, #0]

				/* The tick interrupt has already executed, and the SysTick
				count reloaded with ulReloadValue.  Reset the
				portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
				period. */
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 80042ae:	4413      	add	r3, r2
 80042b0:	3b01      	subs	r3, #1
 80042b2:	1b1b      	subs	r3, r3, r4

				/* Don't allow a tiny value, or values that have somehow
				underflowed because the post sleep hook did something
				that took too long. */
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 80042b4:	428b      	cmp	r3, r1
 80042b6:	d301      	bcc.n	80042bc <vPortSuppressTicksAndSleep+0xb0>
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d200      	bcs.n	80042be <vPortSuppressTicksAndSleep+0xb2>
				{
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 80042bc:	1e53      	subs	r3, r2, #1
				}

				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 80042be:	4a17      	ldr	r2, [pc, #92]	; (800431c <vPortSuppressTicksAndSleep+0x110>)
 80042c0:	6013      	str	r3, [r2, #0]
				/* The tick interrupt handler will already have pended the tick
				processing in the kernel.  As the pending tick will be
				processed as soon as this function exits, the tick value
				maintained by the tick is stepped forward by one less than the
				time spent waiting. */
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 80042c2:	9c01      	ldr	r4, [sp, #4]
 80042c4:	3c01      	subs	r4, #1
 80042c6:	e00b      	b.n	80042e0 <vPortSuppressTicksAndSleep+0xd4>
			{
				/* Something other than the tick interrupt ended the sleep.
				Work out how long the sleep lasted rounded to complete tick
				periods (not the ulReload value which accounted for part
				ticks). */
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80042c8:	682b      	ldr	r3, [r5, #0]
 80042ca:	680a      	ldr	r2, [r1, #0]
 80042cc:	9901      	ldr	r1, [sp, #4]
 80042ce:	4359      	muls	r1, r3
 80042d0:	1a8a      	subs	r2, r1, r2

				/* How many complete tick periods passed while the processor
				was waiting? */
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 80042d2:	fbb2 f4f3 	udiv	r4, r2, r3

				/* The reload value is set to whatever fraction of a single tick
				period remains. */
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 80042d6:	fb04 3303 	mla	r3, r4, r3, r3
 80042da:	1a9b      	subs	r3, r3, r2
 80042dc:	4a0f      	ldr	r2, [pc, #60]	; (800431c <vPortSuppressTicksAndSleep+0x110>)
 80042de:	6013      	str	r3, [r2, #0]
			/* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
			again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
			value.  The critical section is used to ensure the tick interrupt
			can only execute once in the case that the reload register is near
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80042e0:	4b0f      	ldr	r3, [pc, #60]	; (8004320 <vPortSuppressTicksAndSleep+0x114>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]
			portENTER_CRITICAL();
 80042e6:	f7ff ff2d 	bl	8004144 <vPortEnterCritical>
			{
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80042ea:	4a09      	ldr	r2, [pc, #36]	; (8004310 <vPortSuppressTicksAndSleep+0x104>)
				vTaskStepTick( ulCompleteTickPeriods );
 80042ec:	4620      	mov	r0, r4
			can only execute once in the case that the reload register is near
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
			portENTER_CRITICAL();
			{
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80042ee:	6813      	ldr	r3, [r2, #0]
 80042f0:	f043 0301 	orr.w	r3, r3, #1
 80042f4:	6013      	str	r3, [r2, #0]
				vTaskStepTick( ulCompleteTickPeriods );
 80042f6:	f000 fca3 	bl	8004c40 <vTaskStepTick>
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80042fa:	682b      	ldr	r3, [r5, #0]
 80042fc:	4a07      	ldr	r2, [pc, #28]	; (800431c <vPortSuppressTicksAndSleep+0x110>)
 80042fe:	3b01      	subs	r3, #1
 8004300:	6013      	str	r3, [r2, #0]
			}
			portEXIT_CRITICAL();
 8004302:	f7ff ff3d 	bl	8004180 <vPortExitCritical>
		}
	}
 8004306:	b005      	add	sp, #20
 8004308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800430a:	bf00      	nop
 800430c:	20000200 	.word	0x20000200
 8004310:	e000e010 	.word	0xe000e010
 8004314:	200001f0 	.word	0x200001f0
 8004318:	200001f4 	.word	0x200001f4
 800431c:	e000e014 	.word	0xe000e014
 8004320:	e000e018 	.word	0xe000e018

08004324 <vPortSetupTimerInterrupt>:
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8004324:	4b0d      	ldr	r3, [pc, #52]	; (800435c <vPortSetupTimerInterrupt+0x38>)
 8004326:	490e      	ldr	r1, [pc, #56]	; (8004360 <vPortSetupTimerInterrupt+0x3c>)
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800432e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004332:	600b      	str	r3, [r1, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8004334:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004338:	fbb1 f1f3 	udiv	r1, r1, r3
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800433c:	fbb2 f2f2 	udiv	r2, r2, r2
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8004340:	4808      	ldr	r0, [pc, #32]	; (8004364 <vPortSetupTimerInterrupt+0x40>)
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004342:	3b01      	subs	r3, #1
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8004344:	6001      	str	r1, [r0, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8004346:	212d      	movs	r1, #45	; 0x2d
 8004348:	fbb1 f2f2 	udiv	r2, r1, r2
 800434c:	4906      	ldr	r1, [pc, #24]	; (8004368 <vPortSetupTimerInterrupt+0x44>)
 800434e:	600a      	str	r2, [r1, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004350:	4a06      	ldr	r2, [pc, #24]	; (800436c <vPortSetupTimerInterrupt+0x48>)
 8004352:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004354:	4b06      	ldr	r3, [pc, #24]	; (8004370 <vPortSetupTimerInterrupt+0x4c>)
 8004356:	2207      	movs	r2, #7
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	4770      	bx	lr
 800435c:	20000118 	.word	0x20000118
 8004360:	200001f0 	.word	0x200001f0
 8004364:	20000200 	.word	0x20000200
 8004368:	200001f4 	.word	0x200001f4
 800436c:	e000e014 	.word	0xe000e014
 8004370:	e000e010 	.word	0xe000e010

08004374 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004374:	b513      	push	{r0, r1, r4, lr}
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004376:	4b1f      	ldr	r3, [pc, #124]	; (80043f4 <xPortStartScheduler+0x80>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004378:	2100      	movs	r1, #0
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800437a:	781a      	ldrb	r2, [r3, #0]
 800437c:	b2d2      	uxtb	r2, r2
 800437e:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004380:	22ff      	movs	r2, #255	; 0xff
 8004382:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004384:	781b      	ldrb	r3, [r3, #0]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004386:	4a1c      	ldr	r2, [pc, #112]	; (80043f8 <xPortStartScheduler+0x84>)
		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004388:	b2db      	uxtb	r3, r3
 800438a:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800438e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004392:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004396:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004398:	4b18      	ldr	r3, [pc, #96]	; (80043fc <xPortStartScheduler+0x88>)
 800439a:	2207      	movs	r2, #7
 800439c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800439e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80043a2:	1e54      	subs	r4, r2, #1
 80043a4:	0600      	lsls	r0, r0, #24
 80043a6:	d508      	bpl.n	80043ba <xPortStartScheduler+0x46>
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80043a8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80043ac:	2101      	movs	r1, #1
 80043ae:	0052      	lsls	r2, r2, #1
 80043b0:	b2d2      	uxtb	r2, r2
 80043b2:	f88d 2003 	strb.w	r2, [sp, #3]
 80043b6:	4622      	mov	r2, r4
 80043b8:	e7f1      	b.n	800439e <xPortStartScheduler+0x2a>
 80043ba:	b101      	cbz	r1, 80043be <xPortStartScheduler+0x4a>
 80043bc:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	0212      	lsls	r2, r2, #8
 80043c2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80043c6:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80043c8:	9b01      	ldr	r3, [sp, #4]
 80043ca:	4a0a      	ldr	r2, [pc, #40]	; (80043f4 <xPortStartScheduler+0x80>)
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80043d0:	4b0b      	ldr	r3, [pc, #44]	; (8004400 <xPortStartScheduler+0x8c>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80043d8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80043e0:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80043e2:	f7ff ff9f 	bl	8004324 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80043e6:	4b07      	ldr	r3, [pc, #28]	; (8004404 <xPortStartScheduler+0x90>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80043ec:	f7ff fe58 	bl	80040a0 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80043f0:	f7ff fe9a 	bl	8004128 <prvTaskExitError>
 80043f4:	e000e400 	.word	0xe000e400
 80043f8:	200001f8 	.word	0x200001f8
 80043fc:	200001fc 	.word	0x200001fc
 8004400:	e000ed20 	.word	0xe000ed20
 8004404:	20000110 	.word	0x20000110

08004408 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004408:	b508      	push	{r3, lr}
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800440a:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800440e:	2b0f      	cmp	r3, #15
 8004410:	d908      	bls.n	8004424 <vPortValidateInterruptPriority+0x1c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004412:	4a0a      	ldr	r2, [pc, #40]	; (800443c <vPortValidateInterruptPriority+0x34>)
 8004414:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004416:	4a0a      	ldr	r2, [pc, #40]	; (8004440 <vPortValidateInterruptPriority+0x38>)
 8004418:	7812      	ldrb	r2, [r2, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d902      	bls.n	8004424 <vPortValidateInterruptPriority+0x1c>
 800441e:	f7ff fe7b 	bl	8004118 <ulPortSetInterruptMask>
 8004422:	e7fe      	b.n	8004422 <vPortValidateInterruptPriority+0x1a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004424:	4b07      	ldr	r3, [pc, #28]	; (8004444 <vPortValidateInterruptPriority+0x3c>)
 8004426:	4a08      	ldr	r2, [pc, #32]	; (8004448 <vPortValidateInterruptPriority+0x40>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	6812      	ldr	r2, [r2, #0]
 800442c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004430:	4293      	cmp	r3, r2
 8004432:	d902      	bls.n	800443a <vPortValidateInterruptPriority+0x32>
 8004434:	f7ff fe70 	bl	8004118 <ulPortSetInterruptMask>
 8004438:	e7fe      	b.n	8004438 <vPortValidateInterruptPriority+0x30>
 800443a:	bd08      	pop	{r3, pc}
 800443c:	e000e3f0 	.word	0xe000e3f0
 8004440:	200001f8 	.word	0x200001f8
 8004444:	e000ed0c 	.word	0xe000ed0c
 8004448:	200001fc 	.word	0x200001fc

0800444c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800444c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800444e:	4b0f      	ldr	r3, [pc, #60]	; (800448c <prvInsertBlockIntoFreeList+0x40>)
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	4282      	cmp	r2, r0
 8004454:	d201      	bcs.n	800445a <prvInsertBlockIntoFreeList+0xe>
 8004456:	4613      	mov	r3, r2
 8004458:	e7fa      	b.n	8004450 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	185c      	adds	r4, r3, r1
 800445e:	42a0      	cmp	r0, r4
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004460:	bf01      	itttt	eq
 8004462:	6840      	ldreq	r0, [r0, #4]
 8004464:	1809      	addeq	r1, r1, r0
 8004466:	4618      	moveq	r0, r3
 8004468:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800446a:	6841      	ldr	r1, [r0, #4]
 800446c:	1844      	adds	r4, r0, r1
 800446e:	42a2      	cmp	r2, r4
 8004470:	d107      	bne.n	8004482 <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004472:	4c07      	ldr	r4, [pc, #28]	; (8004490 <prvInsertBlockIntoFreeList+0x44>)
 8004474:	6824      	ldr	r4, [r4, #0]
 8004476:	42a2      	cmp	r2, r4
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004478:	bf1f      	itttt	ne
 800447a:	6854      	ldrne	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800447c:	6812      	ldrne	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800447e:	1909      	addne	r1, r1, r4
 8004480:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004482:	4298      	cmp	r0, r3
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004484:	6002      	str	r2, [r0, #0]
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004486:	bf18      	it	ne
 8004488:	6018      	strne	r0, [r3, #0]
 800448a:	bd10      	pop	{r4, pc}
 800448c:	2000020c 	.word	0x2000020c
 8004490:	20000208 	.word	0x20000208

08004494 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004498:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 800449a:	f000 fbc9 	bl	8004c30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800449e:	493c      	ldr	r1, [pc, #240]	; (8004590 <pvPortMalloc+0xfc>)
 80044a0:	4d3c      	ldr	r5, [pc, #240]	; (8004594 <pvPortMalloc+0x100>)
 80044a2:	680b      	ldr	r3, [r1, #0]
 80044a4:	bb0b      	cbnz	r3, 80044ea <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80044a6:	4a3c      	ldr	r2, [pc, #240]	; (8004598 <pvPortMalloc+0x104>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80044a8:	0756      	lsls	r6, r2, #29
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80044aa:	bf1f      	itttt	ne
 80044ac:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044ae:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80044b2:	f502 5320 	addne.w	r3, r2, #10240	; 0x2800
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044b6:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80044b8:	bf14      	ite	ne
 80044ba:	1a1b      	subne	r3, r3, r0
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80044bc:	f44f 5320 	moveq.w	r3, #10240	; 0x2800
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80044c0:	4413      	add	r3, r2

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044c2:	4e36      	ldr	r6, [pc, #216]	; (800459c <pvPortMalloc+0x108>)
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 80044c4:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044c6:	f023 0307 	bic.w	r3, r3, #7
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 80044ca:	2000      	movs	r0, #0
 80044cc:	6070      	str	r0, [r6, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044ce:	6032      	str	r2, [r6, #0]
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 80044d0:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80044d2:	6018      	str	r0, [r3, #0]
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 80044d4:	600b      	str	r3, [r1, #0]
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044d6:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80044d8:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044da:	4b31      	ldr	r3, [pc, #196]	; (80045a0 <pvPortMalloc+0x10c>)
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044dc:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044de:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044e0:	4b30      	ldr	r3, [pc, #192]	; (80045a4 <pvPortMalloc+0x110>)
 80044e2:	6018      	str	r0, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80044e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80044e8:	602b      	str	r3, [r5, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80044ea:	682f      	ldr	r7, [r5, #0]
 80044ec:	4227      	tst	r7, r4
 80044ee:	d140      	bne.n	8004572 <pvPortMalloc+0xde>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80044f0:	2c00      	cmp	r4, #0
 80044f2:	d03f      	beq.n	8004574 <pvPortMalloc+0xe0>
			{
				xWantedSize += xHeapStructSize;
 80044f4:	f104 0308 	add.w	r3, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80044f8:	0758      	lsls	r0, r3, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80044fa:	bf1c      	itt	ne
 80044fc:	f023 0307 	bicne.w	r3, r3, #7
 8004500:	3308      	addne	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004502:	2b00      	cmp	r3, #0
 8004504:	d033      	beq.n	800456e <pvPortMalloc+0xda>
 8004506:	4a27      	ldr	r2, [pc, #156]	; (80045a4 <pvPortMalloc+0x110>)
 8004508:	6816      	ldr	r6, [r2, #0]
 800450a:	4690      	mov	r8, r2
 800450c:	42b3      	cmp	r3, r6
 800450e:	d830      	bhi.n	8004572 <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8004510:	4a22      	ldr	r2, [pc, #136]	; (800459c <pvPortMalloc+0x108>)
 8004512:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004514:	6868      	ldr	r0, [r5, #4]
 8004516:	4283      	cmp	r3, r0
 8004518:	d803      	bhi.n	8004522 <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800451a:	6809      	ldr	r1, [r1, #0]
 800451c:	428d      	cmp	r5, r1
 800451e:	d106      	bne.n	800452e <pvPortMalloc+0x9a>
 8004520:	e027      	b.n	8004572 <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004522:	682c      	ldr	r4, [r5, #0]
 8004524:	2c00      	cmp	r4, #0
 8004526:	d0f8      	beq.n	800451a <pvPortMalloc+0x86>
 8004528:	462a      	mov	r2, r5
 800452a:	4625      	mov	r5, r4
 800452c:	e7f2      	b.n	8004514 <pvPortMalloc+0x80>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800452e:	6829      	ldr	r1, [r5, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004530:	6814      	ldr	r4, [r2, #0]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004532:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004534:	1ac2      	subs	r2, r0, r3
 8004536:	2a10      	cmp	r2, #16
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004538:	f104 0408 	add.w	r4, r4, #8
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800453c:	d909      	bls.n	8004552 <pvPortMalloc+0xbe>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800453e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004540:	0741      	lsls	r1, r0, #29
 8004542:	d002      	beq.n	800454a <pvPortMalloc+0xb6>
 8004544:	f7ff fde8 	bl	8004118 <ulPortSetInterruptMask>
 8004548:	e7fe      	b.n	8004548 <pvPortMalloc+0xb4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800454a:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800454c:	606b      	str	r3, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800454e:	f7ff ff7d 	bl	800444c <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004552:	4913      	ldr	r1, [pc, #76]	; (80045a0 <pvPortMalloc+0x10c>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004554:	686a      	ldr	r2, [r5, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004556:	6808      	ldr	r0, [r1, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004558:	1ab3      	subs	r3, r6, r2

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800455a:	4283      	cmp	r3, r0
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800455c:	f8c8 3000 	str.w	r3, [r8]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004560:	bf38      	it	cc
 8004562:	600b      	strcc	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004564:	4317      	orrs	r7, r2
					pxBlock->pxNextFreeBlock = NULL;
 8004566:	2300      	movs	r3, #0
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004568:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800456a:	602b      	str	r3, [r5, #0]
 800456c:	e002      	b.n	8004574 <pvPortMalloc+0xe0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800456e:	461c      	mov	r4, r3
 8004570:	e000      	b.n	8004574 <pvPortMalloc+0xe0>
 8004572:	2400      	movs	r4, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004574:	f000 fc12 	bl	8004d9c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8004578:	b90c      	cbnz	r4, 800457e <pvPortMalloc+0xea>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800457a:	f001 f932 	bl	80057e2 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800457e:	0763      	lsls	r3, r4, #29
 8004580:	d002      	beq.n	8004588 <pvPortMalloc+0xf4>
 8004582:	f7ff fdc9 	bl	8004118 <ulPortSetInterruptMask>
 8004586:	e7fe      	b.n	8004586 <pvPortMalloc+0xf2>
	return pvReturn;
}
 8004588:	4620      	mov	r0, r4
 800458a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800458e:	bf00      	nop
 8004590:	20000208 	.word	0x20000208
 8004594:	20002a14 	.word	0x20002a14
 8004598:	20000214 	.word	0x20000214
 800459c:	2000020c 	.word	0x2000020c
 80045a0:	20002a18 	.word	0x20002a18
 80045a4:	20000204 	.word	0x20000204

080045a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80045a8:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 80045aa:	4604      	mov	r4, r0
 80045ac:	b310      	cbz	r0, 80045f4 <vPortFree+0x4c>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80045ae:	4a12      	ldr	r2, [pc, #72]	; (80045f8 <vPortFree+0x50>)
 80045b0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80045b4:	6812      	ldr	r2, [r2, #0]
 80045b6:	4213      	tst	r3, r2
 80045b8:	d102      	bne.n	80045c0 <vPortFree+0x18>
 80045ba:	f7ff fdad 	bl	8004118 <ulPortSetInterruptMask>
 80045be:	e7fe      	b.n	80045be <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80045c0:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80045c4:	b111      	cbz	r1, 80045cc <vPortFree+0x24>
 80045c6:	f7ff fda7 	bl	8004118 <ulPortSetInterruptMask>
 80045ca:	e7fe      	b.n	80045ca <vPortFree+0x22>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80045cc:	ea23 0302 	bic.w	r3, r3, r2
 80045d0:	f840 3c04 	str.w	r3, [r0, #-4]

				vTaskSuspendAll();
 80045d4:	f000 fb2c 	bl	8004c30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045d8:	4a08      	ldr	r2, [pc, #32]	; (80045fc <vPortFree+0x54>)
 80045da:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80045de:	6813      	ldr	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045e0:	f1a4 0008 	sub.w	r0, r4, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045e4:	440b      	add	r3, r1
 80045e6:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045e8:	f7ff ff30 	bl	800444c <prvInsertBlockIntoFreeList>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80045ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
				}
				( void ) xTaskResumeAll();
 80045f0:	f000 bbd4 	b.w	8004d9c <xTaskResumeAll>
 80045f4:	bd10      	pop	{r4, pc}
 80045f6:	bf00      	nop
 80045f8:	20002a14 	.word	0x20002a14
 80045fc:	20000204 	.word	0x20000204

08004600 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004600:	b538      	push	{r3, r4, r5, lr}
 8004602:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004604:	6c02      	ldr	r2, [r0, #64]	; 0x40

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004606:	4604      	mov	r4, r0
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004608:	b932      	cbnz	r2, 8004618 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800460a:	6805      	ldr	r5, [r0, #0]
 800460c:	bb45      	cbnz	r5, 8004660 <prvCopyDataToQueue+0x60>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800460e:	6840      	ldr	r0, [r0, #4]
 8004610:	f000 fe1a 	bl	8005248 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004614:	6065      	str	r5, [r4, #4]
 8004616:	e024      	b.n	8004662 <prvCopyDataToQueue+0x62>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004618:	b96d      	cbnz	r5, 8004636 <prvCopyDataToQueue+0x36>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800461a:	6880      	ldr	r0, [r0, #8]
 800461c:	f002 f8ad 	bl	800677a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004620:	68a2      	ldr	r2, [r4, #8]
 8004622:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004624:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004626:	6862      	ldr	r2, [r4, #4]
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004628:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800462a:	4293      	cmp	r3, r2
 800462c:	d318      	bcc.n	8004660 <prvCopyDataToQueue+0x60>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800462e:	6823      	ldr	r3, [r4, #0]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8004630:	4628      	mov	r0, r5
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004632:	60a3      	str	r3, [r4, #8]
 8004634:	e015      	b.n	8004662 <prvCopyDataToQueue+0x62>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004636:	68c0      	ldr	r0, [r0, #12]
 8004638:	f002 f89f 	bl	800677a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800463c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800463e:	68e2      	ldr	r2, [r4, #12]
 8004640:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004642:	6821      	ldr	r1, [r4, #0]
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004644:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004646:	428a      	cmp	r2, r1
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004648:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800464a:	bf3e      	ittt	cc
 800464c:	6862      	ldrcc	r2, [r4, #4]
 800464e:	189b      	addcc	r3, r3, r2
 8004650:	60e3      	strcc	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004652:	2d02      	cmp	r5, #2
 8004654:	d104      	bne.n	8004660 <prvCopyDataToQueue+0x60>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004656:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004658:	b113      	cbz	r3, 8004660 <prvCopyDataToQueue+0x60>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 800465a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800465c:	3b01      	subs	r3, #1
 800465e:	63a3      	str	r3, [r4, #56]	; 0x38
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8004660:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8004662:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004664:	3301      	adds	r3, #1
 8004666:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
 8004668:	bd38      	pop	{r3, r4, r5, pc}

0800466a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800466a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800466c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800466e:	b410      	push	{r4}
 8004670:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004672:	b162      	cbz	r2, 800468e <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004674:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004676:	685c      	ldr	r4, [r3, #4]

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004678:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800467a:	42a1      	cmp	r1, r4

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800467c:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800467e:	bf28      	it	cs
 8004680:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 8004682:	bc10      	pop	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004684:	bf28      	it	cs
 8004686:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004688:	68d9      	ldr	r1, [r3, #12]
 800468a:	f002 b876 	b.w	800677a <memcpy>
	}
}
 800468e:	bc10      	pop	{r4}
 8004690:	4770      	bx	lr

08004692 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004692:	b538      	push	{r3, r4, r5, lr}
 8004694:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004696:	f7ff fd55 	bl	8004144 <vPortEnterCritical>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800469a:	f104 0524 	add.w	r5, r4, #36	; 0x24
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 800469e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	dd0b      	ble.n	80046bc <prvUnlockQueue+0x2a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046a6:	b14b      	cbz	r3, 80046bc <prvUnlockQueue+0x2a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046a8:	4628      	mov	r0, r5
 80046aa:	f000 fcd7 	bl	800505c <xTaskRemoveFromEventList>
 80046ae:	b108      	cbz	r0, 80046b4 <prvUnlockQueue+0x22>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 80046b0:	f000 fd50 	bl	8005154 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 80046b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80046b6:	3b01      	subs	r3, #1
 80046b8:	64a3      	str	r3, [r4, #72]	; 0x48
 80046ba:	e7f0      	b.n	800469e <prvUnlockQueue+0xc>
		}

		pxQueue->xTxLock = queueUNLOCKED;
 80046bc:	f04f 33ff 	mov.w	r3, #4294967295
 80046c0:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 80046c2:	f7ff fd5d 	bl	8004180 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80046c6:	f7ff fd3d 	bl	8004144 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046ca:	f104 0510 	add.w	r5, r4, #16
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80046ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	dd0b      	ble.n	80046ec <prvUnlockQueue+0x5a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046d4:	6923      	ldr	r3, [r4, #16]
 80046d6:	b14b      	cbz	r3, 80046ec <prvUnlockQueue+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046d8:	4628      	mov	r0, r5
 80046da:	f000 fcbf 	bl	800505c <xTaskRemoveFromEventList>
 80046de:	b108      	cbz	r0, 80046e4 <prvUnlockQueue+0x52>
				{
					vTaskMissedYield();
 80046e0:	f000 fd38 	bl	8005154 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 80046e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80046e6:	3b01      	subs	r3, #1
 80046e8:	6463      	str	r3, [r4, #68]	; 0x44
 80046ea:	e7f0      	b.n	80046ce <prvUnlockQueue+0x3c>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 80046ec:	f04f 33ff 	mov.w	r3, #4294967295
 80046f0:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 80046f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
	}
	taskEXIT_CRITICAL();
 80046f6:	f7ff bd43 	b.w	8004180 <vPortExitCritical>

080046fa <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80046fa:	b538      	push	{r3, r4, r5, lr}
 80046fc:	460d      	mov	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 80046fe:	4604      	mov	r4, r0
 8004700:	b910      	cbnz	r0, 8004708 <xQueueGenericReset+0xe>
 8004702:	f7ff fd09 	bl	8004118 <ulPortSetInterruptMask>
 8004706:	e7fe      	b.n	8004706 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 8004708:	f7ff fd1c 	bl	8004144 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800470c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800470e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004710:	6822      	ldr	r2, [r4, #0]
 8004712:	4343      	muls	r3, r0
 8004714:	18d1      	adds	r1, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004716:	1a1b      	subs	r3, r3, r0
 8004718:	4413      	add	r3, r2

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800471a:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800471c:	60e3      	str	r3, [r4, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800471e:	2100      	movs	r1, #0
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 8004720:	f04f 33ff 	mov.w	r3, #4294967295
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004724:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004726:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 8004728:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 800472a:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 800472c:	b955      	cbnz	r5, 8004744 <xQueueGenericReset+0x4a>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800472e:	6923      	ldr	r3, [r4, #16]
 8004730:	b183      	cbz	r3, 8004754 <xQueueGenericReset+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8004732:	f104 0010 	add.w	r0, r4, #16
 8004736:	f000 fc91 	bl	800505c <xTaskRemoveFromEventList>
 800473a:	2801      	cmp	r0, #1
 800473c:	d10a      	bne.n	8004754 <xQueueGenericReset+0x5a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800473e:	f7ff fcdf 	bl	8004100 <vPortYield>
 8004742:	e007      	b.n	8004754 <xQueueGenericReset+0x5a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004744:	f104 0010 	add.w	r0, r4, #16
 8004748:	f7ff fc67 	bl	800401a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800474c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004750:	f7ff fc63 	bl	800401a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004754:	f7ff fd14 	bl	8004180 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8004758:	2001      	movs	r0, #1
 800475a:	bd38      	pop	{r3, r4, r5, pc}

0800475c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 800475c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800475e:	460d      	mov	r5, r1
 8004760:	4617      	mov	r7, r2

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004762:	4606      	mov	r6, r0
 8004764:	b910      	cbnz	r0, 800476c <xQueueGenericCreate+0x10>
 8004766:	f7ff fcd7 	bl	8004118 <ulPortSetInterruptMask>
 800476a:	e7fe      	b.n	800476a <xQueueGenericCreate+0xe>

	if( uxItemSize == ( UBaseType_t ) 0 )
 800476c:	b111      	cbz	r1, 8004774 <xQueueGenericCreate+0x18>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800476e:	4348      	muls	r0, r1
 8004770:	3001      	adds	r0, #1
 8004772:	e000      	b.n	8004776 <xQueueGenericCreate+0x1a>
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 8004774:	4608      	mov	r0, r1
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004776:	3054      	adds	r0, #84	; 0x54
 8004778:	f7ff fe8c 	bl	8004494 <pvPortMalloc>

	if( pxNewQueue != NULL )
 800477c:	4604      	mov	r4, r0
 800477e:	b130      	cbz	r0, 800478e <xQueueGenericCreate+0x32>
	{
		if( uxItemSize == ( UBaseType_t ) 0 )
 8004780:	b90d      	cbnz	r5, 8004786 <xQueueGenericCreate+0x2a>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004782:	6020      	str	r0, [r4, #0]
 8004784:	e006      	b.n	8004794 <xQueueGenericCreate+0x38>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004786:	f100 0354 	add.w	r3, r0, #84	; 0x54
 800478a:	6003      	str	r3, [r0, #0]
 800478c:	e002      	b.n	8004794 <xQueueGenericCreate+0x38>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800478e:	f7ff fcc3 	bl	8004118 <ulPortSetInterruptMask>
 8004792:	e7fe      	b.n	8004792 <xQueueGenericCreate+0x36>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 8004794:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 8004796:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004798:	2101      	movs	r1, #1
 800479a:	4620      	mov	r0, r4
 800479c:	f7ff ffad 	bl	80046fa <xQueueGenericReset>

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
 80047a0:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
	}

	configASSERT( xReturn );

	return xReturn;
}
 80047a4:	4620      	mov	r0, r4
 80047a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080047a8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80047a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ac:	460e      	mov	r6, r1
 80047ae:	4690      	mov	r8, r2
 80047b0:	461d      	mov	r5, r3
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 80047b2:	4604      	mov	r4, r0
 80047b4:	b910      	cbnz	r0, 80047bc <xQueueGenericSendFromISR+0x14>
 80047b6:	f7ff fcaf 	bl	8004118 <ulPortSetInterruptMask>
 80047ba:	e7fe      	b.n	80047ba <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047bc:	b921      	cbnz	r1, 80047c8 <xQueueGenericSendFromISR+0x20>
 80047be:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80047c0:	b113      	cbz	r3, 80047c8 <xQueueGenericSendFromISR+0x20>
 80047c2:	f7ff fca9 	bl	8004118 <ulPortSetInterruptMask>
 80047c6:	e7fe      	b.n	80047c6 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80047c8:	2d02      	cmp	r5, #2
 80047ca:	d105      	bne.n	80047d8 <xQueueGenericSendFromISR+0x30>
 80047cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d002      	beq.n	80047d8 <xQueueGenericSendFromISR+0x30>
 80047d2:	f7ff fca1 	bl	8004118 <ulPortSetInterruptMask>
 80047d6:	e7fe      	b.n	80047d6 <xQueueGenericSendFromISR+0x2e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80047d8:	f7ff fe16 	bl	8004408 <vPortValidateInterruptPriority>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80047dc:	f7ff fc9c 	bl	8004118 <ulPortSetInterruptMask>
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047e0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80047e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80047e4:	4607      	mov	r7, r0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d301      	bcc.n	80047ee <xQueueGenericSendFromISR+0x46>
 80047ea:	2d02      	cmp	r5, #2
 80047ec:	d11a      	bne.n	8004824 <xQueueGenericSendFromISR+0x7c>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047ee:	462a      	mov	r2, r5
 80047f0:	4631      	mov	r1, r6
 80047f2:	4620      	mov	r0, r4
 80047f4:	f7ff ff04 	bl	8004600 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 80047f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80047fa:	3301      	adds	r3, #1
 80047fc:	d10d      	bne.n	800481a <xQueueGenericSendFromISR+0x72>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004800:	b173      	cbz	r3, 8004820 <xQueueGenericSendFromISR+0x78>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004802:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004806:	f000 fc29 	bl	800505c <xTaskRemoveFromEventList>
 800480a:	b148      	cbz	r0, 8004820 <xQueueGenericSendFromISR+0x78>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800480c:	f1b8 0f00 	cmp.w	r8, #0
 8004810:	d006      	beq.n	8004820 <xQueueGenericSendFromISR+0x78>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004812:	2401      	movs	r4, #1
 8004814:	f8c8 4000 	str.w	r4, [r8]
 8004818:	e005      	b.n	8004826 <xQueueGenericSendFromISR+0x7e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 800481a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800481c:	3301      	adds	r3, #1
 800481e:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
 8004820:	2401      	movs	r4, #1
 8004822:	e000      	b.n	8004826 <xQueueGenericSendFromISR+0x7e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004824:	2400      	movs	r4, #0
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004826:	4638      	mov	r0, r7
 8004828:	f7ff fca6 	bl	8004178 <vPortClearInterruptMask>

	return xReturn;
}
 800482c:	4620      	mov	r0, r4
 800482e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004832 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8004832:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004836:	b085      	sub	sp, #20
 8004838:	4688      	mov	r8, r1
 800483a:	9201      	str	r2, [sp, #4]
 800483c:	4699      	mov	r9, r3
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 800483e:	4604      	mov	r4, r0
 8004840:	b910      	cbnz	r0, 8004848 <xQueueGenericReceive+0x16>
 8004842:	f7ff fc69 	bl	8004118 <ulPortSetInterruptMask>
 8004846:	e7fe      	b.n	8004846 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004848:	b921      	cbnz	r1, 8004854 <xQueueGenericReceive+0x22>
 800484a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800484c:	b113      	cbz	r3, 8004854 <xQueueGenericReceive+0x22>
 800484e:	f7ff fc63 	bl	8004118 <ulPortSetInterruptMask>
 8004852:	e7fe      	b.n	8004852 <xQueueGenericReceive+0x20>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004854:	f000 fc9e 	bl	8005194 <xTaskGetSchedulerState>
 8004858:	b910      	cbnz	r0, 8004860 <xQueueGenericReceive+0x2e>
 800485a:	9e01      	ldr	r6, [sp, #4]
 800485c:	b10e      	cbz	r6, 8004862 <xQueueGenericReceive+0x30>
 800485e:	e078      	b.n	8004952 <xQueueGenericReceive+0x120>
 8004860:	2600      	movs	r6, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
 8004862:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004864:	f7ff fc6e 	bl	8004144 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004868:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800486a:	b33b      	cbz	r3, 80048bc <xQueueGenericReceive+0x8a>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800486c:	4641      	mov	r1, r8
 800486e:	4620      	mov	r0, r4
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8004870:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004872:	f7ff fefa 	bl	800466a <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8004876:	f1b9 0f00 	cmp.w	r9, #0
 800487a:	d112      	bne.n	80048a2 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 800487c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800487e:	3b01      	subs	r3, #1
 8004880:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	b913      	cbnz	r3, 800488c <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004886:	f000 fd23 	bl	80052d0 <pvTaskIncrementMutexHeldCount>
 800488a:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800488c:	6923      	ldr	r3, [r4, #16]
 800488e:	b18b      	cbz	r3, 80048b4 <xQueueGenericReceive+0x82>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8004890:	f104 0010 	add.w	r0, r4, #16
 8004894:	f000 fbe2 	bl	800505c <xTaskRemoveFromEventList>
 8004898:	2801      	cmp	r0, #1
 800489a:	d10b      	bne.n	80048b4 <xQueueGenericReceive+0x82>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800489c:	f7ff fc30 	bl	8004100 <vPortYield>
 80048a0:	e008      	b.n	80048b4 <xQueueGenericReceive+0x82>
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80048a4:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048a6:	b12b      	cbz	r3, 80048b4 <xQueueGenericReceive+0x82>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80048ac:	f000 fbd6 	bl	800505c <xTaskRemoveFromEventList>
 80048b0:	2800      	cmp	r0, #0
 80048b2:	d1f3      	bne.n	800489c <xQueueGenericReceive+0x6a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80048b4:	f7ff fc64 	bl	8004180 <vPortExitCritical>
				return pdPASS;
 80048b8:	2001      	movs	r0, #1
 80048ba:	e04d      	b.n	8004958 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80048bc:	9d01      	ldr	r5, [sp, #4]
 80048be:	b91d      	cbnz	r5, 80048c8 <xQueueGenericReceive+0x96>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80048c0:	f7ff fc5e 	bl	8004180 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80048c4:	4628      	mov	r0, r5
 80048c6:	e047      	b.n	8004958 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
 80048c8:	b916      	cbnz	r6, 80048d0 <xQueueGenericReceive+0x9e>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80048ca:	a802      	add	r0, sp, #8
 80048cc:	f000 fc04 	bl	80050d8 <vTaskSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048d0:	f7ff fc56 	bl	8004180 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048d4:	f000 f9ac 	bl	8004c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048d8:	f7ff fc34 	bl	8004144 <vPortEnterCritical>
 80048dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80048de:	3301      	adds	r3, #1
 80048e0:	bf08      	it	eq
 80048e2:	6467      	streq	r7, [r4, #68]	; 0x44
 80048e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80048e6:	3301      	adds	r3, #1
 80048e8:	bf08      	it	eq
 80048ea:	64a7      	streq	r7, [r4, #72]	; 0x48
 80048ec:	f7ff fc48 	bl	8004180 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048f0:	a901      	add	r1, sp, #4
 80048f2:	a802      	add	r0, sp, #8
 80048f4:	f000 fc00 	bl	80050f8 <xTaskCheckForTimeOut>
 80048f8:	bb20      	cbnz	r0, 8004944 <xQueueGenericReceive+0x112>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80048fa:	f7ff fc23 	bl	8004144 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80048fe:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004900:	f7ff fc3e 	bl	8004180 <vPortExitCritical>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004904:	b9c5      	cbnz	r5, 8004938 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004906:	6823      	ldr	r3, [r4, #0]
 8004908:	b933      	cbnz	r3, 8004918 <xQueueGenericReceive+0xe6>
					{
						taskENTER_CRITICAL();
 800490a:	f7ff fc1b 	bl	8004144 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800490e:	6860      	ldr	r0, [r4, #4]
 8004910:	f000 fc50 	bl	80051b4 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8004914:	f7ff fc34 	bl	8004180 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004918:	9901      	ldr	r1, [sp, #4]
 800491a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800491e:	f000 fb6b 	bl	8004ff8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004922:	4620      	mov	r0, r4
 8004924:	f7ff feb5 	bl	8004692 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004928:	f000 fa38 	bl	8004d9c <xTaskResumeAll>
 800492c:	b108      	cbz	r0, 8004932 <xQueueGenericReceive+0x100>
 800492e:	2601      	movs	r6, #1
 8004930:	e798      	b.n	8004864 <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
 8004932:	f7ff fbe5 	bl	8004100 <vPortYield>
 8004936:	e7fa      	b.n	800492e <xQueueGenericReceive+0xfc>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004938:	4620      	mov	r0, r4
 800493a:	f7ff feaa 	bl	8004692 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800493e:	f000 fa2d 	bl	8004d9c <xTaskResumeAll>
 8004942:	e7f4      	b.n	800492e <xQueueGenericReceive+0xfc>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8004944:	4620      	mov	r0, r4
 8004946:	f7ff fea4 	bl	8004692 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800494a:	f000 fa27 	bl	8004d9c <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 800494e:	2000      	movs	r0, #0
 8004950:	e002      	b.n	8004958 <xQueueGenericReceive+0x126>

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004952:	f7ff fbe1 	bl	8004118 <ulPortSetInterruptMask>
 8004956:	e7fe      	b.n	8004956 <xQueueGenericReceive+0x124>
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
 8004958:	b005      	add	sp, #20
 800495a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08004960 <prvGetExpectedIdleTime>:

	static TickType_t prvGetExpectedIdleTime( void )
	{
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8004960:	4b07      	ldr	r3, [pc, #28]	; (8004980 <prvGetExpectedIdleTime+0x20>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004966:	b948      	cbnz	r0, 800497c <prvGetExpectedIdleTime+0x1c>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8004968:	4b06      	ldr	r3, [pc, #24]	; (8004984 <prvGetExpectedIdleTime+0x24>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d806      	bhi.n	800497e <prvGetExpectedIdleTime+0x1e>
			processed. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8004970:	4a05      	ldr	r2, [pc, #20]	; (8004988 <prvGetExpectedIdleTime+0x28>)
 8004972:	4b06      	ldr	r3, [pc, #24]	; (800498c <prvGetExpectedIdleTime+0x2c>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	6810      	ldr	r0, [r2, #0]
 8004978:	1a18      	subs	r0, r3, r0
 800497a:	4770      	bx	lr
	{
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
		{
			xReturn = 0;
 800497c:	2000      	movs	r0, #0
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
		}

		return xReturn;
	}
 800497e:	4770      	bx	lr
 8004980:	20002ae8 	.word	0x20002ae8
 8004984:	20002a48 	.word	0x20002a48
 8004988:	20002af4 	.word	0x20002af4
 800498c:	20002aec 	.word	0x20002aec

08004990 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004990:	4a06      	ldr	r2, [pc, #24]	; (80049ac <prvResetNextTaskUnblockTime+0x1c>)
 8004992:	6813      	ldr	r3, [r2, #0]
 8004994:	6819      	ldr	r1, [r3, #0]
 8004996:	4b06      	ldr	r3, [pc, #24]	; (80049b0 <prvResetNextTaskUnblockTime+0x20>)
 8004998:	b911      	cbnz	r1, 80049a0 <prvResetNextTaskUnblockTime+0x10>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800499a:	f04f 32ff 	mov.w	r2, #4294967295
 800499e:	e003      	b.n	80049a8 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80049a0:	6812      	ldr	r2, [r2, #0]
 80049a2:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 80049a4:	68d2      	ldr	r2, [r2, #12]
 80049a6:	6852      	ldr	r2, [r2, #4]
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	4770      	bx	lr
 80049ac:	20002a24 	.word	0x20002a24
 80049b0:	20002aec 	.word	0x20002aec

080049b4 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80049b4:	4b0e      	ldr	r3, [pc, #56]	; (80049f0 <prvAddCurrentTaskToDelayedList+0x3c>)
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 80049b6:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80049b8:	681a      	ldr	r2, [r3, #0]
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 80049ba:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80049bc:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
 80049be:	4a0d      	ldr	r2, [pc, #52]	; (80049f4 <prvAddCurrentTaskToDelayedList+0x40>)
 80049c0:	6812      	ldr	r2, [r2, #0]
 80049c2:	4290      	cmp	r0, r2
 80049c4:	d207      	bcs.n	80049d6 <prvAddCurrentTaskToDelayedList+0x22>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80049ca:	4a0b      	ldr	r2, [pc, #44]	; (80049f8 <prvAddCurrentTaskToDelayedList+0x44>)
 80049cc:	6810      	ldr	r0, [r2, #0]
 80049ce:	6819      	ldr	r1, [r3, #0]
 80049d0:	3104      	adds	r1, #4
 80049d2:	f7ff bb3c 	b.w	800404e <vListInsert>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80049d6:	4a09      	ldr	r2, [pc, #36]	; (80049fc <prvAddCurrentTaskToDelayedList+0x48>)
 80049d8:	6810      	ldr	r0, [r2, #0]
 80049da:	6819      	ldr	r1, [r3, #0]
 80049dc:	3104      	adds	r1, #4
 80049de:	f7ff fb36 	bl	800404e <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 80049e2:	4b07      	ldr	r3, [pc, #28]	; (8004a00 <prvAddCurrentTaskToDelayedList+0x4c>)
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	4294      	cmp	r4, r2
		{
			xNextTaskUnblockTime = xTimeToWake;
 80049e8:	bf38      	it	cc
 80049ea:	601c      	strcc	r4, [r3, #0]
 80049ec:	bd10      	pop	{r4, pc}
 80049ee:	bf00      	nop
 80049f0:	20002ae8 	.word	0x20002ae8
 80049f4:	20002af4 	.word	0x20002af4
 80049f8:	20002af8 	.word	0x20002af8
 80049fc:	20002a24 	.word	0x20002a24
 8004a00:	20002aec 	.word	0x20002aec

08004a04 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8004a04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a08:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004a0a:	469a      	mov	sl, r3
 8004a0c:	460f      	mov	r7, r1
 8004a0e:	4615      	mov	r5, r2
 8004a10:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8004a14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 8004a16:	4681      	mov	r9, r0
 8004a18:	b910      	cbnz	r0, 8004a20 <xTaskGenericCreate+0x1c>
 8004a1a:	f7ff fb7d 	bl	8004118 <ulPortSetInterruptMask>
 8004a1e:	e7fe      	b.n	8004a1e <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 8004a20:	2e06      	cmp	r6, #6
 8004a22:	d902      	bls.n	8004a2a <xTaskGenericCreate+0x26>
 8004a24:	f7ff fb78 	bl	8004118 <ulPortSetInterruptMask>
 8004a28:	e7fe      	b.n	8004a28 <xTaskGenericCreate+0x24>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a2a:	b93b      	cbnz	r3, 8004a3c <xTaskGenericCreate+0x38>
 8004a2c:	0090      	lsls	r0, r2, #2
 8004a2e:	f7ff fd31 	bl	8004494 <pvPortMalloc>

		if( pxStack != NULL )
 8004a32:	4683      	mov	fp, r0
 8004a34:	2800      	cmp	r0, #0
 8004a36:	f000 80aa 	beq.w	8004b8e <xTaskGenericCreate+0x18a>
 8004a3a:	e000      	b.n	8004a3e <xTaskGenericCreate+0x3a>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a3c:	469b      	mov	fp, r3

		if( pxStack != NULL )
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8004a3e:	2064      	movs	r0, #100	; 0x64
 8004a40:	f7ff fd28 	bl	8004494 <pvPortMalloc>

			if( pxNewTCB != NULL )
 8004a44:	4604      	mov	r4, r0
 8004a46:	b188      	cbz	r0, 8004a6c <xTaskGenericCreate+0x68>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8004a48:	00ad      	lsls	r5, r5, #2
 8004a4a:	462a      	mov	r2, r5
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );

			if( pxNewTCB != NULL )
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 8004a4c:	f8c0 b030 	str.w	fp, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8004a50:	21a5      	movs	r1, #165	; 0xa5
 8004a52:	4658      	mov	r0, fp
 8004a54:	f001 feb7 	bl	80067c6 <memset>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004a58:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a5a:	3d04      	subs	r5, #4
 8004a5c:	441d      	add	r5, r3
 8004a5e:	f025 0507 	bic.w	r5, r5, #7
 8004a62:	1e7b      	subs	r3, r7, #1
 8004a64:	f104 0233 	add.w	r2, r4, #51	; 0x33
 8004a68:	370f      	adds	r7, #15
 8004a6a:	e005      	b.n	8004a78 <xTaskGenericCreate+0x74>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 8004a6c:	4658      	mov	r0, fp
 8004a6e:	f7ff fd9b 	bl	80045a8 <vPortFree>
 8004a72:	e08c      	b.n	8004b8e <xTaskGenericCreate+0x18a>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a74:	42bb      	cmp	r3, r7
 8004a76:	d006      	beq.n	8004a86 <xTaskGenericCreate+0x82>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8004a78:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8004a7c:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004a80:	7819      	ldrb	r1, [r3, #0]
 8004a82:	2900      	cmp	r1, #0
 8004a84:	d1f6      	bne.n	8004a74 <xTaskGenericCreate+0x70>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004a86:	f04f 0b00 	mov.w	fp, #0
		pxTCB->uxBasePriority = uxPriority;
		pxTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8004a8a:	1d27      	adds	r7, r4, #4
 8004a8c:	4638      	mov	r0, r7
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004a8e:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 8004a92:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8004a94:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 8004a96:	f8c4 b050 	str.w	fp, [r4, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8004a9a:	f7ff fac9 	bl	8004030 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8004a9e:	f104 0018 	add.w	r0, r4, #24
 8004aa2:	f7ff fac5 	bl	8004030 <vListInitialiseItem>
	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aa6:	f1c6 0307 	rsb	r3, r6, #7
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8004aaa:	f8c4 b05c 	str.w	fp, [r4, #92]	; 0x5c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8004aae:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ab0:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8004ab2:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxTCB->pxTaskTag = NULL;
 8004ab4:	f8c4 b054 	str.w	fp, [r4, #84]	; 0x54
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
 8004ab8:	f8c4 b058 	str.w	fp, [r4, #88]	; 0x58
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
		pxTCB->eNotifyState = eNotWaitingNotification;
 8004abc:	f884 b060 	strb.w	fp, [r4, #96]	; 0x60
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ac0:	4652      	mov	r2, sl
 8004ac2:	4649      	mov	r1, r9
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	f7ff fafb 	bl	80040c0 <pxPortInitialiseStack>
 8004aca:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8004acc:	f1b8 0f00 	cmp.w	r8, #0
 8004ad0:	d001      	beq.n	8004ad6 <xTaskGenericCreate+0xd2>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004ad2:	f8c8 4000 	str.w	r4, [r8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8004ad6:	f7ff fb35 	bl	8004144 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8004ada:	4a2f      	ldr	r2, [pc, #188]	; (8004b98 <xTaskGenericCreate+0x194>)
			if( pxCurrentTCB == NULL )
 8004adc:	4d2f      	ldr	r5, [pc, #188]	; (8004b9c <xTaskGenericCreate+0x198>)

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 8004ade:	6813      	ldr	r3, [r2, #0]
 8004ae0:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8004bc0 <xTaskGenericCreate+0x1bc>
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 8004ae8:	682b      	ldr	r3, [r5, #0]
 8004aea:	bb3b      	cbnz	r3, 8004b3c <xTaskGenericCreate+0x138>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8004aec:	602c      	str	r4, [r5, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004aee:	6812      	ldr	r2, [r2, #0]
 8004af0:	2a01      	cmp	r2, #1
 8004af2:	d12b      	bne.n	8004b4c <xTaskGenericCreate+0x148>
 8004af4:	4698      	mov	r8, r3
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004af6:	eb09 0008 	add.w	r0, r9, r8
 8004afa:	f108 0814 	add.w	r8, r8, #20
 8004afe:	f7ff fa8c 	bl	800401a <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b02:	f1b8 0f8c 	cmp.w	r8, #140	; 0x8c
 8004b06:	d1f6      	bne.n	8004af6 <xTaskGenericCreate+0xf2>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8004b08:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8004bc4 <xTaskGenericCreate+0x1c0>
	vListInitialise( &xDelayedTaskList2 );
 8004b0c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8004bc8 <xTaskGenericCreate+0x1c4>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8004b10:	4650      	mov	r0, sl
 8004b12:	f7ff fa82 	bl	800401a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004b16:	4640      	mov	r0, r8
 8004b18:	f7ff fa7f 	bl	800401a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004b1c:	4820      	ldr	r0, [pc, #128]	; (8004ba0 <xTaskGenericCreate+0x19c>)
 8004b1e:	f7ff fa7c 	bl	800401a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004b22:	4820      	ldr	r0, [pc, #128]	; (8004ba4 <xTaskGenericCreate+0x1a0>)
 8004b24:	f7ff fa79 	bl	800401a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004b28:	481f      	ldr	r0, [pc, #124]	; (8004ba8 <xTaskGenericCreate+0x1a4>)
 8004b2a:	f7ff fa76 	bl	800401a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004b2e:	4b1f      	ldr	r3, [pc, #124]	; (8004bac <xTaskGenericCreate+0x1a8>)
 8004b30:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b34:	4b1e      	ldr	r3, [pc, #120]	; (8004bb0 <xTaskGenericCreate+0x1ac>)
 8004b36:	f8c3 8000 	str.w	r8, [r3]
 8004b3a:	e007      	b.n	8004b4c <xTaskGenericCreate+0x148>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8004b3c:	4b1d      	ldr	r3, [pc, #116]	; (8004bb4 <xTaskGenericCreate+0x1b0>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	b923      	cbnz	r3, 8004b4c <xTaskGenericCreate+0x148>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8004b42:	682b      	ldr	r3, [r5, #0]
 8004b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b46:	429e      	cmp	r6, r3
					{
						pxCurrentTCB = pxNewTCB;
 8004b48:	bf28      	it	cs
 8004b4a:	602c      	strcs	r4, [r5, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8004b4c:	4a1a      	ldr	r2, [pc, #104]	; (8004bb8 <xTaskGenericCreate+0x1b4>)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8004b4e:	491b      	ldr	r1, [pc, #108]	; (8004bbc <xTaskGenericCreate+0x1b8>)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8004b50:	6813      	ldr	r3, [r2, #0]
 8004b52:	3301      	adds	r3, #1
 8004b54:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8004b56:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
			uxTaskNumber++;

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004b58:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8004b5a:	680b      	ldr	r3, [r1, #0]
 8004b5c:	2401      	movs	r4, #1
 8004b5e:	fa04 f002 	lsl.w	r0, r4, r2
 8004b62:	4303      	orrs	r3, r0
 8004b64:	2014      	movs	r0, #20
 8004b66:	600b      	str	r3, [r1, #0]
 8004b68:	fb00 9002 	mla	r0, r0, r2, r9
 8004b6c:	4639      	mov	r1, r7
 8004b6e:	f7ff fa62 	bl	8004036 <vListInsertEnd>

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8004b72:	f7ff fb05 	bl	8004180 <vPortExitCritical>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 8004b76:	4b0f      	ldr	r3, [pc, #60]	; (8004bb4 <xTaskGenericCreate+0x1b0>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	b12b      	cbz	r3, 8004b88 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8004b7c:	682b      	ldr	r3, [r5, #0]
 8004b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b80:	429e      	cmp	r6, r3
 8004b82:	d901      	bls.n	8004b88 <xTaskGenericCreate+0x184>
			{
				taskYIELD_IF_USING_PREEMPTION();
 8004b84:	f7ff fabc 	bl	8004100 <vPortYield>
 8004b88:	4620      	mov	r0, r4
 8004b8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004b8e:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
 8004b92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b96:	bf00      	nop
 8004b98:	20002b14 	.word	0x20002b14
 8004b9c:	20002ae8 	.word	0x20002ae8
 8004ba0:	20002afc 	.word	0x20002afc
 8004ba4:	20002ad4 	.word	0x20002ad4
 8004ba8:	20002b2c 	.word	0x20002b2c
 8004bac:	20002a24 	.word	0x20002a24
 8004bb0:	20002af8 	.word	0x20002af8
 8004bb4:	20002a28 	.word	0x20002a28
 8004bb8:	20002b10 	.word	0x20002b10
 8004bbc:	20002b40 	.word	0x20002b40
 8004bc0:	20002a48 	.word	0x20002a48
 8004bc4:	20002a30 	.word	0x20002a30
 8004bc8:	20002b18 	.word	0x20002b18

08004bcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004bcc:	b530      	push	{r4, r5, lr}
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8004bce:	2400      	movs	r4, #0

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004bd0:	b085      	sub	sp, #20
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8004bd2:	9403      	str	r4, [sp, #12]
 8004bd4:	9402      	str	r4, [sp, #8]
 8004bd6:	9401      	str	r4, [sp, #4]
 8004bd8:	9400      	str	r4, [sp, #0]
 8004bda:	4623      	mov	r3, r4
 8004bdc:	2280      	movs	r2, #128	; 0x80
 8004bde:	490f      	ldr	r1, [pc, #60]	; (8004c1c <vTaskStartScheduler+0x50>)
 8004be0:	480f      	ldr	r0, [pc, #60]	; (8004c20 <vTaskStartScheduler+0x54>)
 8004be2:	f7ff ff0f 	bl	8004a04 <xTaskGenericCreate>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004be6:	2801      	cmp	r0, #1
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8004be8:	4605      	mov	r5, r0
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004bea:	d110      	bne.n	8004c0e <vTaskStartScheduler+0x42>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8004bec:	f7ff fa94 	bl	8004118 <ulPortSetInterruptMask>
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004bf0:	4b0c      	ldr	r3, [pc, #48]	; (8004c24 <vTaskStartScheduler+0x58>)
 8004bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8004bf6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bf8:	4b0b      	ldr	r3, [pc, #44]	; (8004c28 <vTaskStartScheduler+0x5c>)
 8004bfa:	601d      	str	r5, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004bfc:	4b0b      	ldr	r3, [pc, #44]	; (8004c2c <vTaskStartScheduler+0x60>)
 8004bfe:	601c      	str	r4, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8004c00:	f000 fdea 	bl	80057d8 <configureTimerForRunTimeStats>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8004c04:	b005      	add	sp, #20
 8004c06:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004c0a:	f7ff bbb3 	b.w	8004374 <xPortStartScheduler>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 8004c0e:	b910      	cbnz	r0, 8004c16 <vTaskStartScheduler+0x4a>
 8004c10:	f7ff fa82 	bl	8004118 <ulPortSetInterruptMask>
 8004c14:	e7fe      	b.n	8004c14 <vTaskStartScheduler+0x48>
	}
}
 8004c16:	b005      	add	sp, #20
 8004c18:	bd30      	pop	{r4, r5, pc}
 8004c1a:	bf00      	nop
 8004c1c:	08007854 	.word	0x08007854
 8004c20:	08004ecd 	.word	0x08004ecd
 8004c24:	20002aec 	.word	0x20002aec
 8004c28:	20002a28 	.word	0x20002a28
 8004c2c:	20002af4 	.word	0x20002af4

08004c30 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004c30:	4a02      	ldr	r2, [pc, #8]	; (8004c3c <vTaskSuspendAll+0xc>)
 8004c32:	6813      	ldr	r3, [r2, #0]
 8004c34:	3301      	adds	r3, #1
 8004c36:	6013      	str	r3, [r2, #0]
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	20002af0 	.word	0x20002af0

08004c40 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8004c40:	b508      	push	{r3, lr}
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8004c42:	4b07      	ldr	r3, [pc, #28]	; (8004c60 <vTaskStepTick+0x20>)
 8004c44:	4907      	ldr	r1, [pc, #28]	; (8004c64 <vTaskStepTick+0x24>)
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	6809      	ldr	r1, [r1, #0]
 8004c4a:	4402      	add	r2, r0
 8004c4c:	428a      	cmp	r2, r1
 8004c4e:	d902      	bls.n	8004c56 <vTaskStepTick+0x16>
 8004c50:	f7ff fa62 	bl	8004118 <ulPortSetInterruptMask>
 8004c54:	e7fe      	b.n	8004c54 <vTaskStepTick+0x14>
		xTickCount += xTicksToJump;
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	4410      	add	r0, r2
 8004c5a:	6018      	str	r0, [r3, #0]
 8004c5c:	bd08      	pop	{r3, pc}
 8004c5e:	bf00      	nop
 8004c60:	20002af4 	.word	0x20002af4
 8004c64:	20002aec 	.word	0x20002aec

08004c68 <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c68:	4b41      	ldr	r3, [pc, #260]	; (8004d70 <xTaskIncrementTick+0x108>)

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004c6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d13c      	bne.n	8004cee <xTaskIncrementTick+0x86>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8004c74:	4b3f      	ldr	r3, [pc, #252]	; (8004d74 <xTaskIncrementTick+0x10c>)
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	3201      	adds	r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8004c7c:	681d      	ldr	r5, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
 8004c7e:	b98d      	cbnz	r5, 8004ca4 <xTaskIncrementTick+0x3c>
			{
				taskSWITCH_DELAYED_LISTS();
 8004c80:	4b3d      	ldr	r3, [pc, #244]	; (8004d78 <xTaskIncrementTick+0x110>)
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	6812      	ldr	r2, [r2, #0]
 8004c86:	b112      	cbz	r2, 8004c8e <xTaskIncrementTick+0x26>
 8004c88:	f7ff fa46 	bl	8004118 <ulPortSetInterruptMask>
 8004c8c:	e7fe      	b.n	8004c8c <xTaskIncrementTick+0x24>
 8004c8e:	4a3b      	ldr	r2, [pc, #236]	; (8004d7c <xTaskIncrementTick+0x114>)
 8004c90:	6819      	ldr	r1, [r3, #0]
 8004c92:	6810      	ldr	r0, [r2, #0]
 8004c94:	6018      	str	r0, [r3, #0]
 8004c96:	6011      	str	r1, [r2, #0]
 8004c98:	4a39      	ldr	r2, [pc, #228]	; (8004d80 <xTaskIncrementTick+0x118>)
 8004c9a:	6813      	ldr	r3, [r2, #0]
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	6013      	str	r3, [r2, #0]
 8004ca0:	f7ff fe76 	bl	8004990 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8004ca4:	4c37      	ldr	r4, [pc, #220]	; (8004d84 <xTaskIncrementTick+0x11c>)
 8004ca6:	f04f 0b00 	mov.w	fp, #0
 8004caa:	6823      	ldr	r3, [r4, #0]
 8004cac:	9401      	str	r4, [sp, #4]
 8004cae:	429d      	cmp	r5, r3
 8004cb0:	4e35      	ldr	r6, [pc, #212]	; (8004d88 <xTaskIncrementTick+0x120>)
 8004cb2:	4f36      	ldr	r7, [pc, #216]	; (8004d8c <xTaskIncrementTick+0x124>)
 8004cb4:	d30b      	bcc.n	8004cce <xTaskIncrementTick+0x66>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cb6:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8004d78 <xTaskIncrementTick+0x110>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8004cba:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8004d98 <xTaskIncrementTick+0x130>
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cbe:	f8d8 2000 	ldr.w	r2, [r8]
 8004cc2:	6812      	ldr	r2, [r2, #0]
 8004cc4:	b9e2      	cbnz	r2, 8004d00 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8004cc6:	9b01      	ldr	r3, [sp, #4]
 8004cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ccc:	601a      	str	r2, [r3, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004cd2:	2214      	movs	r2, #20
 8004cd4:	434a      	muls	r2, r1
 8004cd6:	58b2      	ldr	r2, [r6, r2]
			{
				xSwitchRequired = pdTRUE;
 8004cd8:	2a02      	cmp	r2, #2

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8004cda:	4a2d      	ldr	r2, [pc, #180]	; (8004d90 <xTaskIncrementTick+0x128>)
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
 8004cdc:	bf28      	it	cs
 8004cde:	f04f 0b01 	movcs.w	fp, #1

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8004ce2:	6812      	ldr	r2, [r2, #0]
 8004ce4:	2a00      	cmp	r2, #0
 8004ce6:	d139      	bne.n	8004d5c <xTaskIncrementTick+0xf4>
			{
				vApplicationTickHook();
 8004ce8:	f000 fd7a 	bl	80057e0 <vApplicationTickHook>
 8004cec:	e036      	b.n	8004d5c <xTaskIncrementTick+0xf4>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004cee:	4a28      	ldr	r2, [pc, #160]	; (8004d90 <xTaskIncrementTick+0x128>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004cf0:	f04f 0b00 	mov.w	fp, #0
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004cf4:	6813      	ldr	r3, [r2, #0]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8004cfa:	f000 fd71 	bl	80057e0 <vApplicationTickHook>
 8004cfe:	e02d      	b.n	8004d5c <xTaskIncrementTick+0xf4>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004d00:	f8d8 2000 	ldr.w	r2, [r8]
 8004d04:	68d2      	ldr	r2, [r2, #12]
 8004d06:	68d4      	ldr	r4, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8004d08:	6861      	ldr	r1, [r4, #4]

						if( xConstTickCount < xItemValue )
 8004d0a:	428d      	cmp	r5, r1
 8004d0c:	d202      	bcs.n	8004d14 <xTaskIncrementTick+0xac>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 8004d0e:	9b01      	ldr	r3, [sp, #4]
 8004d10:	6019      	str	r1, [r3, #0]
							break;
 8004d12:	e7dc      	b.n	8004cce <xTaskIncrementTick+0x66>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004d14:	f104 0a04 	add.w	sl, r4, #4
 8004d18:	4650      	mov	r0, sl
 8004d1a:	f7ff f9b0 	bl	800407e <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004d1e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004d20:	b119      	cbz	r1, 8004d2a <xTaskIncrementTick+0xc2>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d22:	f104 0018 	add.w	r0, r4, #24
 8004d26:	f7ff f9aa 	bl	800407e <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8004d2a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8004d2c:	f8d9 1000 	ldr.w	r1, [r9]
 8004d30:	2301      	movs	r3, #1
 8004d32:	fa03 fe00 	lsl.w	lr, r3, r0
 8004d36:	ea4e 0101 	orr.w	r1, lr, r1
 8004d3a:	f04f 0e14 	mov.w	lr, #20
 8004d3e:	f8c9 1000 	str.w	r1, [r9]
 8004d42:	fb0e 6000 	mla	r0, lr, r0, r6
 8004d46:	4651      	mov	r1, sl
 8004d48:	f7ff f975 	bl	8004036 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d4c:	6838      	ldr	r0, [r7, #0]
 8004d4e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004d50:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
 8004d52:	4291      	cmp	r1, r2
 8004d54:	bf28      	it	cs
 8004d56:	f04f 0b01 	movcs.w	fp, #1
 8004d5a:	e7b0      	b.n	8004cbe <xTaskIncrementTick+0x56>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004d5c:	4a0d      	ldr	r2, [pc, #52]	; (8004d94 <xTaskIncrementTick+0x12c>)
 8004d5e:	6812      	ldr	r2, [r2, #0]
		{
			xSwitchRequired = pdTRUE;
 8004d60:	2a00      	cmp	r2, #0
 8004d62:	bf18      	it	ne
 8004d64:	f04f 0b01 	movne.w	fp, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 8004d68:	4658      	mov	r0, fp
 8004d6a:	b003      	add	sp, #12
 8004d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d70:	20002af0 	.word	0x20002af0
 8004d74:	20002af4 	.word	0x20002af4
 8004d78:	20002a24 	.word	0x20002a24
 8004d7c:	20002af8 	.word	0x20002af8
 8004d80:	20002a20 	.word	0x20002a20
 8004d84:	20002aec 	.word	0x20002aec
 8004d88:	20002a48 	.word	0x20002a48
 8004d8c:	20002ae8 	.word	0x20002ae8
 8004d90:	20002a44 	.word	0x20002a44
 8004d94:	20002b44 	.word	0x20002b44
 8004d98:	20002b40 	.word	0x20002b40

08004d9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004da0:	4c2a      	ldr	r4, [pc, #168]	; (8004e4c <xTaskResumeAll+0xb0>)
 8004da2:	6823      	ldr	r3, [r4, #0]
 8004da4:	b913      	cbnz	r3, 8004dac <xTaskResumeAll+0x10>
 8004da6:	f7ff f9b7 	bl	8004118 <ulPortSetInterruptMask>
 8004daa:	e7fe      	b.n	8004daa <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004dac:	f7ff f9ca 	bl	8004144 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004db0:	6823      	ldr	r3, [r4, #0]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004db6:	6823      	ldr	r3, [r4, #0]
 8004db8:	b10b      	cbz	r3, 8004dbe <xTaskResumeAll+0x22>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8004dba:	2400      	movs	r4, #0
 8004dbc:	e041      	b.n	8004e42 <xTaskResumeAll+0xa6>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004dbe:	4b24      	ldr	r3, [pc, #144]	; (8004e50 <xTaskResumeAll+0xb4>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d0f9      	beq.n	8004dba <xTaskResumeAll+0x1e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004dc6:	4d23      	ldr	r5, [pc, #140]	; (8004e54 <xTaskResumeAll+0xb8>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8004dc8:	4e23      	ldr	r6, [pc, #140]	; (8004e58 <xTaskResumeAll+0xbc>)
 8004dca:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8004e68 <xTaskResumeAll+0xcc>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004dce:	682b      	ldr	r3, [r5, #0]
 8004dd0:	b303      	cbz	r3, 8004e14 <xTaskResumeAll+0x78>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004dd2:	68eb      	ldr	r3, [r5, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8004dd4:	2701      	movs	r7, #1
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004dd6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004dd8:	f104 0904 	add.w	r9, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ddc:	f104 0018 	add.w	r0, r4, #24
 8004de0:	f7ff f94d 	bl	800407e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004de4:	4648      	mov	r0, r9
 8004de6:	f7ff f94a 	bl	800407e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004dea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004dec:	6833      	ldr	r3, [r6, #0]
 8004dee:	fa07 f102 	lsl.w	r1, r7, r2
 8004df2:	2014      	movs	r0, #20
 8004df4:	430b      	orrs	r3, r1
 8004df6:	fb00 8002 	mla	r0, r0, r2, r8
 8004dfa:	4649      	mov	r1, r9
 8004dfc:	6033      	str	r3, [r6, #0]
 8004dfe:	f7ff f91a 	bl	8004036 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e02:	4b16      	ldr	r3, [pc, #88]	; (8004e5c <xTaskResumeAll+0xc0>)
 8004e04:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d3df      	bcc.n	8004dce <xTaskResumeAll+0x32>
					{
						xYieldPending = pdTRUE;
 8004e0e:	4b14      	ldr	r3, [pc, #80]	; (8004e60 <xTaskResumeAll+0xc4>)
 8004e10:	601f      	str	r7, [r3, #0]
 8004e12:	e7da      	b.n	8004dca <xTaskResumeAll+0x2e>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8004e14:	4c13      	ldr	r4, [pc, #76]	; (8004e64 <xTaskResumeAll+0xc8>)
 8004e16:	6823      	ldr	r3, [r4, #0]
 8004e18:	b933      	cbnz	r3, 8004e28 <xTaskResumeAll+0x8c>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8004e1a:	4b11      	ldr	r3, [pc, #68]	; (8004e60 <xTaskResumeAll+0xc4>)
 8004e1c:	681c      	ldr	r4, [r3, #0]
 8004e1e:	2c01      	cmp	r4, #1
 8004e20:	d1cb      	bne.n	8004dba <xTaskResumeAll+0x1e>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004e22:	f7ff f96d 	bl	8004100 <vPortYield>
 8004e26:	e00c      	b.n	8004e42 <xTaskResumeAll+0xa6>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
						{
							xYieldPending = pdTRUE;
 8004e28:	4d0d      	ldr	r5, [pc, #52]	; (8004e60 <xTaskResumeAll+0xc4>)
 8004e2a:	2601      	movs	r6, #1
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d0f3      	beq.n	8004e1a <xTaskResumeAll+0x7e>
					{
						if( xTaskIncrementTick() != pdFALSE )
 8004e32:	f7ff ff19 	bl	8004c68 <xTaskIncrementTick>
 8004e36:	b100      	cbz	r0, 8004e3a <xTaskResumeAll+0x9e>
						{
							xYieldPending = pdTRUE;
 8004e38:	602e      	str	r6, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	3b01      	subs	r3, #1
 8004e3e:	6023      	str	r3, [r4, #0]
 8004e40:	e7f4      	b.n	8004e2c <xTaskResumeAll+0x90>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e42:	f7ff f99d 	bl	8004180 <vPortExitCritical>

	return xAlreadyYielded;
}
 8004e46:	4620      	mov	r0, r4
 8004e48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e4c:	20002af0 	.word	0x20002af0
 8004e50:	20002b14 	.word	0x20002b14
 8004e54:	20002afc 	.word	0x20002afc
 8004e58:	20002b40 	.word	0x20002b40
 8004e5c:	20002ae8 	.word	0x20002ae8
 8004e60:	20002b44 	.word	0x20002b44
 8004e64:	20002a44 	.word	0x20002a44
 8004e68:	20002a48 	.word	0x20002a48

08004e6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004e6c:	b538      	push	{r3, r4, r5, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e6e:	b918      	cbnz	r0, 8004e78 <vTaskDelay+0xc>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 8004e74:	f7ff b944 	b.w	8004100 <vPortYield>


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004e78:	4b10      	ldr	r3, [pc, #64]	; (8004ebc <vTaskDelay+0x50>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	b113      	cbz	r3, 8004e84 <vTaskDelay+0x18>
 8004e7e:	f7ff f94b 	bl	8004118 <ulPortSetInterruptMask>
 8004e82:	e7fe      	b.n	8004e82 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8004e84:	f7ff fed4 	bl	8004c30 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8004e88:	4b0d      	ldr	r3, [pc, #52]	; (8004ec0 <vTaskDelay+0x54>)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004e8a:	4d0e      	ldr	r5, [pc, #56]	; (8004ec4 <vTaskDelay+0x58>)
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	18c4      	adds	r4, r0, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004e90:	6828      	ldr	r0, [r5, #0]
 8004e92:	3004      	adds	r0, #4
 8004e94:	f7ff f8f3 	bl	800407e <uxListRemove>
 8004e98:	b940      	cbnz	r0, 8004eac <vTaskDelay+0x40>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004e9a:	682b      	ldr	r3, [r5, #0]
 8004e9c:	490a      	ldr	r1, [pc, #40]	; (8004ec8 <vTaskDelay+0x5c>)
 8004e9e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004ea0:	680a      	ldr	r2, [r1, #0]
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	4083      	lsls	r3, r0
 8004ea6:	ea22 0303 	bic.w	r3, r2, r3
 8004eaa:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004eac:	4620      	mov	r0, r4
 8004eae:	f7ff fd81 	bl	80049b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004eb2:	f7ff ff73 	bl	8004d9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	d0da      	beq.n	8004e70 <vTaskDelay+0x4>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004eba:	bd38      	pop	{r3, r4, r5, pc}
 8004ebc:	20002af0 	.word	0x20002af0
 8004ec0:	20002af4 	.word	0x20002af4
 8004ec4:	20002ae8 	.word	0x20002ae8
 8004ec8:	20002b40 	.word	0x20002b40

08004ecc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8004ece:	4d22      	ldr	r5, [pc, #136]	; (8004f58 <prvIdleTask+0x8c>)
 8004ed0:	462e      	mov	r6, r5
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004ed2:	4f22      	ldr	r7, [pc, #136]	; (8004f5c <prvIdleTask+0x90>)
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8004ed4:	682b      	ldr	r3, [r5, #0]
 8004ed6:	b1f3      	cbz	r3, 8004f16 <prvIdleTask+0x4a>
		{
			vTaskSuspendAll();
 8004ed8:	f7ff feaa 	bl	8004c30 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004edc:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
 8004ede:	f7ff ff5d 	bl	8004d9c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8004ee2:	2c00      	cmp	r4, #0
 8004ee4:	d0f6      	beq.n	8004ed4 <prvIdleTask+0x8>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8004ee6:	f7ff f92d 	bl	8004144 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004eea:	4b1c      	ldr	r3, [pc, #112]	; (8004f5c <prvIdleTask+0x90>)
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004ef0:	1d20      	adds	r0, r4, #4
 8004ef2:	f7ff f8c4 	bl	800407e <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004ef6:	4a1a      	ldr	r2, [pc, #104]	; (8004f60 <prvIdleTask+0x94>)
 8004ef8:	6813      	ldr	r3, [r2, #0]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 8004efe:	6833      	ldr	r3, [r6, #0]
 8004f00:	3b01      	subs	r3, #1
 8004f02:	6033      	str	r3, [r6, #0]
				}
				taskEXIT_CRITICAL();
 8004f04:	f7ff f93c 	bl	8004180 <vPortExitCritical>
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8004f08:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004f0a:	f7ff fb4d 	bl	80045a8 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 8004f0e:	4620      	mov	r0, r4
 8004f10:	f7ff fb4a 	bl	80045a8 <vPortFree>
 8004f14:	e7de      	b.n	8004ed4 <prvIdleTask+0x8>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004f16:	4b13      	ldr	r3, [pc, #76]	; (8004f64 <prvIdleTask+0x98>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d901      	bls.n	8004f22 <prvIdleTask+0x56>
			{
				taskYIELD();
 8004f1e:	f7ff f8ef 	bl	8004100 <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8004f22:	f000 fc5c 	bl	80057de <vApplicationIdleHook>
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8004f26:	f7ff fd1b 	bl	8004960 <prvGetExpectedIdleTime>

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8004f2a:	2801      	cmp	r0, #1
 8004f2c:	d9d1      	bls.n	8004ed2 <prvIdleTask+0x6>
			{
				vTaskSuspendAll();
 8004f2e:	f7ff fe7f 	bl	8004c30 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8004f32:	4b0d      	ldr	r3, [pc, #52]	; (8004f68 <prvIdleTask+0x9c>)
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	4b0d      	ldr	r3, [pc, #52]	; (8004f6c <prvIdleTask+0xa0>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d202      	bcs.n	8004f44 <prvIdleTask+0x78>
 8004f3e:	f7ff f8eb 	bl	8004118 <ulPortSetInterruptMask>
 8004f42:	e7fe      	b.n	8004f42 <prvIdleTask+0x76>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8004f44:	f7ff fd0c 	bl	8004960 <prvGetExpectedIdleTime>

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8004f48:	2801      	cmp	r0, #1
 8004f4a:	d901      	bls.n	8004f50 <prvIdleTask+0x84>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8004f4c:	f7ff f95e 	bl	800420c <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 8004f50:	f7ff ff24 	bl	8004d9c <xTaskResumeAll>
 8004f54:	e7bd      	b.n	8004ed2 <prvIdleTask+0x6>
 8004f56:	bf00      	nop
 8004f58:	20002a2c 	.word	0x20002a2c
 8004f5c:	20002ad4 	.word	0x20002ad4
 8004f60:	20002b14 	.word	0x20002b14
 8004f64:	20002a48 	.word	0x20002a48
 8004f68:	20002aec 	.word	0x20002aec
 8004f6c:	20002af4 	.word	0x20002af4

08004f70 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f70:	4b1b      	ldr	r3, [pc, #108]	; (8004fe0 <vTaskSwitchContext+0x70>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f72:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	4b1b      	ldr	r3, [pc, #108]	; (8004fe4 <vTaskSwitchContext+0x74>)
 8004f78:	b10a      	cbz	r2, 8004f7e <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	e02d      	b.n	8004fda <vTaskSwitchContext+0x6a>
	}
	else
	{
		xYieldPending = pdFALSE;
 8004f7e:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8004f80:	f000 fc2b 	bl	80057da <getRunTimeCounterValue>
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here	so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8004f84:	4a18      	ldr	r2, [pc, #96]	; (8004fe8 <vTaskSwitchContext+0x78>)
 8004f86:	6814      	ldr	r4, [r2, #0]
 8004f88:	42a0      	cmp	r0, r4
 8004f8a:	d905      	bls.n	8004f98 <vTaskSwitchContext+0x28>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8004f8c:	4b17      	ldr	r3, [pc, #92]	; (8004fec <vTaskSwitchContext+0x7c>)
 8004f8e:	6819      	ldr	r1, [r3, #0]
 8004f90:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8004f92:	1b1b      	subs	r3, r3, r4
 8004f94:	4403      	add	r3, r0
 8004f96:	658b      	str	r3, [r1, #88]	; 0x58
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004f98:	4b15      	ldr	r3, [pc, #84]	; (8004ff0 <vTaskSwitchContext+0x80>)
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
 8004f9a:	6010      	str	r0, [r2, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004f9c:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8004f9e:	fab3 f383 	clz	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	f1c3 031f 	rsb	r3, r3, #31
 8004fa8:	2214      	movs	r2, #20
 8004faa:	435a      	muls	r2, r3
 8004fac:	4911      	ldr	r1, [pc, #68]	; (8004ff4 <vTaskSwitchContext+0x84>)
 8004fae:	588c      	ldr	r4, [r1, r2]
 8004fb0:	1888      	adds	r0, r1, r2
 8004fb2:	b914      	cbnz	r4, 8004fba <vTaskSwitchContext+0x4a>
 8004fb4:	f7ff f8b0 	bl	8004118 <ulPortSetInterruptMask>
 8004fb8:	e7fe      	b.n	8004fb8 <vTaskSwitchContext+0x48>
 8004fba:	6844      	ldr	r4, [r0, #4]
 8004fbc:	3208      	adds	r2, #8
 8004fbe:	6864      	ldr	r4, [r4, #4]
 8004fc0:	440a      	add	r2, r1
 8004fc2:	4294      	cmp	r4, r2
 8004fc4:	bf08      	it	eq
 8004fc6:	6862      	ldreq	r2, [r4, #4]
 8004fc8:	6044      	str	r4, [r0, #4]
 8004fca:	bf08      	it	eq
 8004fcc:	6042      	streq	r2, [r0, #4]
 8004fce:	2214      	movs	r2, #20
 8004fd0:	fb02 1303 	mla	r3, r2, r3, r1
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	68da      	ldr	r2, [r3, #12]
 8004fd8:	4b04      	ldr	r3, [pc, #16]	; (8004fec <vTaskSwitchContext+0x7c>)
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	bd10      	pop	{r4, pc}
 8004fde:	bf00      	nop
 8004fe0:	20002af0 	.word	0x20002af0
 8004fe4:	20002b44 	.word	0x20002b44
 8004fe8:	20002a1c 	.word	0x20002a1c
 8004fec:	20002ae8 	.word	0x20002ae8
 8004ff0:	20002b40 	.word	0x20002b40
 8004ff4:	20002a48 	.word	0x20002a48

08004ff8 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004ff8:	b538      	push	{r3, r4, r5, lr}
 8004ffa:	460d      	mov	r5, r1
TickType_t xTimeToWake;

	configASSERT( pxEventList );
 8004ffc:	b910      	cbnz	r0, 8005004 <vTaskPlaceOnEventList+0xc>
 8004ffe:	f7ff f88b 	bl	8004118 <ulPortSetInterruptMask>
 8005002:	e7fe      	b.n	8005002 <vTaskPlaceOnEventList+0xa>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005004:	4c11      	ldr	r4, [pc, #68]	; (800504c <vTaskPlaceOnEventList+0x54>)
 8005006:	6821      	ldr	r1, [r4, #0]
 8005008:	3118      	adds	r1, #24
 800500a:	f7ff f820 	bl	800404e <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800500e:	6820      	ldr	r0, [r4, #0]
 8005010:	3004      	adds	r0, #4
 8005012:	f7ff f834 	bl	800407e <uxListRemove>
 8005016:	b940      	cbnz	r0, 800502a <vTaskPlaceOnEventList+0x32>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005018:	6823      	ldr	r3, [r4, #0]
 800501a:	490d      	ldr	r1, [pc, #52]	; (8005050 <vTaskPlaceOnEventList+0x58>)
 800501c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800501e:	680a      	ldr	r2, [r1, #0]
 8005020:	2301      	movs	r3, #1
 8005022:	4083      	lsls	r3, r0
 8005024:	ea22 0303 	bic.w	r3, r2, r3
 8005028:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 800502a:	1c6b      	adds	r3, r5, #1
 800502c:	d106      	bne.n	800503c <vTaskPlaceOnEventList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800502e:	6821      	ldr	r1, [r4, #0]
 8005030:	4808      	ldr	r0, [pc, #32]	; (8005054 <vTaskPlaceOnEventList+0x5c>)
 8005032:	3104      	adds	r1, #4
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		if( xTicksToWait == portMAX_DELAY )
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8005038:	f7fe bffd 	b.w	8004036 <vListInsertEnd>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 800503c:	4b06      	ldr	r3, [pc, #24]	; (8005058 <vTaskPlaceOnEventList+0x60>)
 800503e:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8005040:	4428      	add	r0, r5
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005042:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8005046:	f7ff bcb5 	b.w	80049b4 <prvAddCurrentTaskToDelayedList>
 800504a:	bf00      	nop
 800504c:	20002ae8 	.word	0x20002ae8
 8005050:	20002b40 	.word	0x20002b40
 8005054:	20002b2c 	.word	0x20002b2c
 8005058:	20002af4 	.word	0x20002af4

0800505c <xTaskRemoveFromEventList>:
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800505c:	68c3      	ldr	r3, [r0, #12]

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800505e:	b570      	push	{r4, r5, r6, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005060:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005062:	b914      	cbnz	r4, 800506a <xTaskRemoveFromEventList+0xe>
 8005064:	f7ff f858 	bl	8004118 <ulPortSetInterruptMask>
 8005068:	e7fe      	b.n	8005068 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800506a:	f104 0518 	add.w	r5, r4, #24
 800506e:	4628      	mov	r0, r5
 8005070:	f7ff f805 	bl	800407e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005074:	4b12      	ldr	r3, [pc, #72]	; (80050c0 <xTaskRemoveFromEventList+0x64>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	b983      	cbnz	r3, 800509c <xTaskRemoveFromEventList+0x40>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 800507a:	1d26      	adds	r6, r4, #4
 800507c:	4630      	mov	r0, r6
 800507e:	f7fe fffe 	bl	800407e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005082:	4910      	ldr	r1, [pc, #64]	; (80050c4 <xTaskRemoveFromEventList+0x68>)
 8005084:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005086:	680a      	ldr	r2, [r1, #0]
 8005088:	2301      	movs	r3, #1
 800508a:	40ab      	lsls	r3, r5
 800508c:	4313      	orrs	r3, r2
 800508e:	600b      	str	r3, [r1, #0]
 8005090:	4b0d      	ldr	r3, [pc, #52]	; (80050c8 <xTaskRemoveFromEventList+0x6c>)
 8005092:	2014      	movs	r0, #20
 8005094:	4631      	mov	r1, r6
 8005096:	fb00 3005 	mla	r0, r0, r5, r3
 800509a:	e001      	b.n	80050a0 <xTaskRemoveFromEventList+0x44>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800509c:	4629      	mov	r1, r5
 800509e:	480b      	ldr	r0, [pc, #44]	; (80050cc <xTaskRemoveFromEventList+0x70>)
 80050a0:	f7fe ffc9 	bl	8004036 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80050a4:	4b0a      	ldr	r3, [pc, #40]	; (80050d0 <xTaskRemoveFromEventList+0x74>)
 80050a6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ac:	429a      	cmp	r2, r3
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80050ae:	bf85      	ittet	hi
 80050b0:	4b08      	ldrhi	r3, [pc, #32]	; (80050d4 <xTaskRemoveFromEventList+0x78>)
 80050b2:	2001      	movhi	r0, #1
	}
	else
	{
		xReturn = pdFALSE;
 80050b4:	2000      	movls	r0, #0
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80050b6:	6018      	strhi	r0, [r3, #0]
		normally left unchanged, because it is automatically reset to a new
		value when the tick count equals xNextTaskUnblockTime.  However if
		tickless idling is used it might be more important to enter sleep mode
		at the earliest possible time - so reset xNextTaskUnblockTime here to
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
 80050b8:	f7ff fc6a 	bl	8004990 <prvResetNextTaskUnblockTime>
	}
	#endif

	return xReturn;
}
 80050bc:	bd70      	pop	{r4, r5, r6, pc}
 80050be:	bf00      	nop
 80050c0:	20002af0 	.word	0x20002af0
 80050c4:	20002b40 	.word	0x20002b40
 80050c8:	20002a48 	.word	0x20002a48
 80050cc:	20002afc 	.word	0x20002afc
 80050d0:	20002ae8 	.word	0x20002ae8
 80050d4:	20002b44 	.word	0x20002b44

080050d8 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80050d8:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 80050da:	b910      	cbnz	r0, 80050e2 <vTaskSetTimeOutState+0xa>
 80050dc:	f7ff f81c 	bl	8004118 <ulPortSetInterruptMask>
 80050e0:	e7fe      	b.n	80050e0 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050e2:	4b03      	ldr	r3, [pc, #12]	; (80050f0 <vTaskSetTimeOutState+0x18>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80050e8:	4b02      	ldr	r3, [pc, #8]	; (80050f4 <vTaskSetTimeOutState+0x1c>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	6043      	str	r3, [r0, #4]
 80050ee:	bd08      	pop	{r3, pc}
 80050f0:	20002a20 	.word	0x20002a20
 80050f4:	20002af4 	.word	0x20002af4

080050f8 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80050f8:	b538      	push	{r3, r4, r5, lr}
 80050fa:	460d      	mov	r5, r1
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80050fc:	4604      	mov	r4, r0
 80050fe:	b910      	cbnz	r0, 8005106 <xTaskCheckForTimeOut+0xe>
 8005100:	f7ff f80a 	bl	8004118 <ulPortSetInterruptMask>
 8005104:	e7fe      	b.n	8005104 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 8005106:	b911      	cbnz	r1, 800510e <xTaskCheckForTimeOut+0x16>
 8005108:	f7ff f806 	bl	8004118 <ulPortSetInterruptMask>
 800510c:	e7fe      	b.n	800510c <xTaskCheckForTimeOut+0x14>

	taskENTER_CRITICAL();
 800510e:	f7ff f819 	bl	8004144 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005112:	4b0e      	ldr	r3, [pc, #56]	; (800514c <xTaskCheckForTimeOut+0x54>)
 8005114:	6819      	ldr	r1, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 8005116:	682b      	ldr	r3, [r5, #0]
 8005118:	1c5a      	adds	r2, r3, #1
 800511a:	d010      	beq.n	800513e <xTaskCheckForTimeOut+0x46>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800511c:	4a0c      	ldr	r2, [pc, #48]	; (8005150 <xTaskCheckForTimeOut+0x58>)
 800511e:	6820      	ldr	r0, [r4, #0]
 8005120:	6812      	ldr	r2, [r2, #0]
 8005122:	4290      	cmp	r0, r2
 8005124:	6862      	ldr	r2, [r4, #4]
 8005126:	d001      	beq.n	800512c <xTaskCheckForTimeOut+0x34>
 8005128:	4291      	cmp	r1, r2
 800512a:	d20a      	bcs.n	8005142 <xTaskCheckForTimeOut+0x4a>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 800512c:	1a88      	subs	r0, r1, r2
 800512e:	4283      	cmp	r3, r0
 8005130:	d907      	bls.n	8005142 <xTaskCheckForTimeOut+0x4a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 8005132:	1a52      	subs	r2, r2, r1
 8005134:	4413      	add	r3, r2
 8005136:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8005138:	4620      	mov	r0, r4
 800513a:	f7ff ffcd 	bl	80050d8 <vTaskSetTimeOutState>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
 800513e:	2400      	movs	r4, #0
 8005140:	e000      	b.n	8005144 <xTaskCheckForTimeOut+0x4c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 8005142:	2401      	movs	r4, #1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
 8005144:	f7ff f81c 	bl	8004180 <vPortExitCritical>

	return xReturn;
}
 8005148:	4620      	mov	r0, r4
 800514a:	bd38      	pop	{r3, r4, r5, pc}
 800514c:	20002af4 	.word	0x20002af4
 8005150:	20002a20 	.word	0x20002a20

08005154 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
 8005154:	4b01      	ldr	r3, [pc, #4]	; (800515c <vTaskMissedYield+0x8>)
 8005156:	2201      	movs	r2, #1
 8005158:	601a      	str	r2, [r3, #0]
 800515a:	4770      	bx	lr
 800515c:	20002b44 	.word	0x20002b44

08005160 <eTaskConfirmSleepModeStatus>:
	{
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
	eSleepModeStatus eReturn = eStandardSleep;

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8005160:	4b08      	ldr	r3, [pc, #32]	; (8005184 <eTaskConfirmSleepModeStatus+0x24>)
 8005162:	6818      	ldr	r0, [r3, #0]
 8005164:	b960      	cbnz	r0, 8005180 <eTaskConfirmSleepModeStatus+0x20>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
		}
		else if( xYieldPending != pdFALSE )
 8005166:	4b08      	ldr	r3, [pc, #32]	; (8005188 <eTaskConfirmSleepModeStatus+0x28>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	b953      	cbnz	r3, 8005182 <eTaskConfirmSleepModeStatus+0x22>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800516c:	4b07      	ldr	r3, [pc, #28]	; (800518c <eTaskConfirmSleepModeStatus+0x2c>)
 800516e:	6818      	ldr	r0, [r3, #0]
 8005170:	4b07      	ldr	r3, [pc, #28]	; (8005190 <eTaskConfirmSleepModeStatus+0x30>)
 8005172:	3801      	subs	r0, #1
 8005174:	681b      	ldr	r3, [r3, #0]
			{
				eReturn = eNoTasksWaitingTimeout;
 8005176:	4283      	cmp	r3, r0
 8005178:	bf14      	ite	ne
 800517a:	2001      	movne	r0, #1
 800517c:	2002      	moveq	r0, #2
 800517e:	4770      	bx	lr
	eSleepModeStatus eReturn = eStandardSleep;

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8005180:	2000      	movs	r0, #0
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
	}
 8005182:	4770      	bx	lr
 8005184:	20002afc 	.word	0x20002afc
 8005188:	20002b44 	.word	0x20002b44
 800518c:	20002b14 	.word	0x20002b14
 8005190:	20002b2c 	.word	0x20002b2c

08005194 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005194:	4b05      	ldr	r3, [pc, #20]	; (80051ac <xTaskGetSchedulerState+0x18>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	b133      	cbz	r3, 80051a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800519a:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <xTaskGetSchedulerState+0x1c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80051a0:	bf0c      	ite	eq
 80051a2:	2002      	moveq	r0, #2
 80051a4:	2000      	movne	r0, #0
 80051a6:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80051a8:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 80051aa:	4770      	bx	lr
 80051ac:	20002a28 	.word	0x20002a28
 80051b0:	20002af0 	.word	0x20002af0

080051b4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80051b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 80051b8:	4604      	mov	r4, r0
 80051ba:	2800      	cmp	r0, #0
 80051bc:	d03b      	beq.n	8005236 <vTaskPriorityInherit+0x82>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80051be:	4d1f      	ldr	r5, [pc, #124]	; (800523c <vTaskPriorityInherit+0x88>)
 80051c0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80051c2:	682a      	ldr	r2, [r5, #0]
 80051c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d235      	bcs.n	8005236 <vTaskPriorityInherit+0x82>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80051ca:	6982      	ldr	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80051cc:	4e1c      	ldr	r6, [pc, #112]	; (8005240 <vTaskPriorityInherit+0x8c>)
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80051ce:	2a00      	cmp	r2, #0
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051d0:	bfa8      	it	ge
 80051d2:	682a      	ldrge	r2, [r5, #0]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80051d4:	f04f 0714 	mov.w	r7, #20
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051d8:	bfa8      	it	ge
 80051da:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80051dc:	fb07 6303 	mla	r3, r7, r3, r6
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051e0:	bfa4      	itt	ge
 80051e2:	f1c2 0207 	rsbge	r2, r2, #7
 80051e6:	6182      	strge	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80051e8:	6942      	ldr	r2, [r0, #20]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d120      	bne.n	8005230 <vTaskPriorityInherit+0x7c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80051ee:	f100 0804 	add.w	r8, r0, #4
 80051f2:	4640      	mov	r0, r8
 80051f4:	f7fe ff43 	bl	800407e <uxListRemove>
 80051f8:	4b12      	ldr	r3, [pc, #72]	; (8005244 <vTaskPriorityInherit+0x90>)
 80051fa:	b948      	cbnz	r0, 8005210 <vTaskPriorityInherit+0x5c>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80051fc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80051fe:	4347      	muls	r7, r0
 8005200:	59f2      	ldr	r2, [r6, r7]
 8005202:	b92a      	cbnz	r2, 8005210 <vTaskPriorityInherit+0x5c>
 8005204:	6819      	ldr	r1, [r3, #0]
 8005206:	2201      	movs	r2, #1
 8005208:	4082      	lsls	r2, r0
 800520a:	ea21 0202 	bic.w	r2, r1, r2
 800520e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005210:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 8005212:	2001      	movs	r0, #1
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005214:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8005216:	4641      	mov	r1, r8
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005218:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800521a:	681c      	ldr	r4, [r3, #0]
 800521c:	4090      	lsls	r0, r2
 800521e:	4320      	orrs	r0, r4
 8005220:	6018      	str	r0, [r3, #0]
 8005222:	2014      	movs	r0, #20
 8005224:	fb00 6002 	mla	r0, r0, r2, r6
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
					prvAddTaskToReadyList( pxTCB );
 800522c:	f7fe bf03 	b.w	8004036 <vListInsertEnd>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005230:	682b      	ldr	r3, [r5, #0]
 8005232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005234:	62c3      	str	r3, [r0, #44]	; 0x2c
 8005236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800523a:	bf00      	nop
 800523c:	20002ae8 	.word	0x20002ae8
 8005240:	20002a48 	.word	0x20002a48
 8005244:	20002b40 	.word	0x20002b40

08005248 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 800524a:	4604      	mov	r4, r0
 800524c:	b908      	cbnz	r0, 8005252 <xTaskPriorityDisinherit+0xa>
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 800524e:	2000      	movs	r0, #0
 8005250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005252:	4b1c      	ldr	r3, [pc, #112]	; (80052c4 <xTaskPriorityDisinherit+0x7c>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4298      	cmp	r0, r3
 8005258:	d002      	beq.n	8005260 <xTaskPriorityDisinherit+0x18>
 800525a:	f7fe ff5d 	bl	8004118 <ulPortSetInterruptMask>
 800525e:	e7fe      	b.n	800525e <xTaskPriorityDisinherit+0x16>

			configASSERT( pxTCB->uxMutexesHeld );
 8005260:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005262:	b913      	cbnz	r3, 800526a <xTaskPriorityDisinherit+0x22>
 8005264:	f7fe ff58 	bl	8004118 <ulPortSetInterruptMask>
 8005268:	e7fe      	b.n	8005268 <xTaskPriorityDisinherit+0x20>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800526a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800526c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800526e:	3b01      	subs	r3, #1

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005270:	4291      	cmp	r1, r2
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8005272:	6503      	str	r3, [r0, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005274:	d0eb      	beq.n	800524e <xTaskPriorityDisinherit+0x6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1e9      	bne.n	800524e <xTaskPriorityDisinherit+0x6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800527a:	1d05      	adds	r5, r0, #4
 800527c:	4628      	mov	r0, r5
 800527e:	f7fe fefe 	bl	800407e <uxListRemove>
 8005282:	4e11      	ldr	r6, [pc, #68]	; (80052c8 <xTaskPriorityDisinherit+0x80>)
 8005284:	4a11      	ldr	r2, [pc, #68]	; (80052cc <xTaskPriorityDisinherit+0x84>)
 8005286:	b950      	cbnz	r0, 800529e <xTaskPriorityDisinherit+0x56>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005288:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800528a:	2114      	movs	r1, #20
 800528c:	4379      	muls	r1, r7
 800528e:	5873      	ldr	r3, [r6, r1]
 8005290:	b92b      	cbnz	r3, 800529e <xTaskPriorityDisinherit+0x56>
 8005292:	6810      	ldr	r0, [r2, #0]
 8005294:	2301      	movs	r3, #1
 8005296:	40bb      	lsls	r3, r7
 8005298:	ea20 0303 	bic.w	r3, r0, r3
 800529c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800529e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
					prvAddTaskToReadyList( pxTCB );
 80052a0:	6810      	ldr	r0, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052a2:	f1c3 0107 	rsb	r1, r3, #7
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80052a6:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052a8:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80052aa:	2401      	movs	r4, #1
 80052ac:	fa04 f103 	lsl.w	r1, r4, r3
 80052b0:	4308      	orrs	r0, r1
 80052b2:	6010      	str	r0, [r2, #0]
 80052b4:	2014      	movs	r0, #20
 80052b6:	fb00 6003 	mla	r0, r0, r3, r6
 80052ba:	4629      	mov	r1, r5
 80052bc:	f7fe febb 	bl	8004036 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80052c0:	4620      	mov	r0, r4
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 80052c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052c4:	20002ae8 	.word	0x20002ae8
 80052c8:	20002a48 	.word	0x20002a48
 80052cc:	20002b40 	.word	0x20002b40

080052d0 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80052d0:	4b04      	ldr	r3, [pc, #16]	; (80052e4 <pvTaskIncrementMutexHeldCount+0x14>)
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	b11a      	cbz	r2, 80052de <pvTaskIncrementMutexHeldCount+0xe>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80052d6:	6819      	ldr	r1, [r3, #0]
 80052d8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80052da:	3201      	adds	r2, #1
 80052dc:	650a      	str	r2, [r1, #80]	; 0x50
		}

		return pxCurrentTCB;
 80052de:	6818      	ldr	r0, [r3, #0]
	}
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	20002ae8 	.word	0x20002ae8

080052e8 <MX_ADC1_Init>:

static volatile uint16_t adcValues[ADC_NUM_CHANNELS];

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80052e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  ADC_ChannelConfTypeDef sConfig;

    /**Common config
    */
  hadc1.Instance = ADC1;
 80052ea:	4c21      	ldr	r4, [pc, #132]	; (8005370 <MX_ADC1_Init+0x88>)
 80052ec:	4b21      	ldr	r3, [pc, #132]	; (8005374 <MX_ADC1_Init+0x8c>)
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 80052ee:	2504      	movs	r5, #4

  ADC_ChannelConfTypeDef sConfig;

    /**Common config
    */
  hadc1.Instance = ADC1;
 80052f0:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80052f2:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80052f6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000

    /**Common config
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 80052fa:	2601      	movs	r6, #1
  ADC_ChannelConfTypeDef sConfig;

    /**Common config
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80052fc:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80052fe:	4620      	mov	r0, r4
    /**Common config
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005300:	2300      	movs	r3, #0
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005302:	61e2      	str	r2, [r4, #28]

    /**Common config
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005304:	60e6      	str	r6, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005306:	6163      	str	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005308:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 4;
 800530a:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800530c:	f7fc f91a 	bl	8001544 <HAL_ADC_Init>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8005310:	2309      	movs	r3, #9
  sConfig.Rank = 1;
 8005312:	9602      	str	r6, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005314:	eb0d 0105 	add.w	r1, sp, r5

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_9;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8005318:	2605      	movs	r6, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800531a:	4620      	mov	r0, r4
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_9;
 800531c:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800531e:	9603      	str	r6, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005320:	f7fb ff66 	bl	80011f0 <HAL_ADC_ConfigChannel>
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_5;
  sConfig.Rank = 2;
 8005324:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005326:	eb0d 0105 	add.w	r1, sp, r5
 800532a:	4620      	mov	r0, r4
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_5;
  sConfig.Rank = 2;
 800532c:	9302      	str	r3, [sp, #8]
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_5;
 800532e:	9601      	str	r6, [sp, #4]
  sConfig.Rank = 2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005330:	f7fb ff5e 	bl	80011f0 <HAL_ADC_ConfigChannel>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_6;
 8005334:	2306      	movs	r3, #6
 8005336:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 3;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005338:	eb0d 0105 	add.w	r1, sp, r5
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_6;
  sConfig.Rank = 3;
 800533c:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800533e:	4620      	mov	r0, r4
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_6;
  sConfig.Rank = 3;
 8005340:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005342:	f7fb ff55 	bl	80011f0 <HAL_ADC_ConfigChannel>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8005346:	2310      	movs	r3, #16
  sConfig.Rank = 4;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005348:	eb0d 0105 	add.w	r1, sp, r5
 800534c:	4620      	mov	r0, r4
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800534e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 4;
 8005350:	9502      	str	r5, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005352:	f7fb ff4d 	bl	80011f0 <HAL_ADC_ConfigChannel>
  {
//    Error_Handler();
  }

  while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK); //  
 8005356:	4806      	ldr	r0, [pc, #24]	; (8005370 <MX_ADC1_Init+0x88>)
 8005358:	f7fc f996 	bl	8001688 <HAL_ADCEx_Calibration_Start>
 800535c:	2800      	cmp	r0, #0
 800535e:	d1fa      	bne.n	8005356 <MX_ADC1_Init+0x6e>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adcValues, ADC_NUM_CHANNELS);
 8005360:	2204      	movs	r2, #4
 8005362:	4905      	ldr	r1, [pc, #20]	; (8005378 <MX_ADC1_Init+0x90>)
 8005364:	4802      	ldr	r0, [pc, #8]	; (8005370 <MX_ADC1_Init+0x88>)
 8005366:	f7fc f83b 	bl	80013e0 <HAL_ADC_Start_DMA>

}
 800536a:	b004      	add	sp, #16
 800536c:	bd70      	pop	{r4, r5, r6, pc}
 800536e:	bf00      	nop
 8005370:	20002d84 	.word	0x20002d84
 8005374:	40012400 	.word	0x40012400
 8005378:	20002b48 	.word	0x20002b48

0800537c <adcGetChannel>:
 * 										ADC_TEMP_SENSOR == 3
 * on return:		uint16_t:	  
 ****************************************************************************/
uint16_t adcGetChannel(uint8_t channel)
{
    return adcValues[channel];
 800537c:	4b02      	ldr	r3, [pc, #8]	; (8005388 <adcGetChannel+0xc>)
 800537e:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
 8005382:	b280      	uxth	r0, r0
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	20002b48 	.word	0x20002b48

0800538c <prv_sigint>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800538c:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005390:	4905      	ldr	r1, [pc, #20]	; (80053a8 <prv_sigint+0x1c>)
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005392:	4b06      	ldr	r3, [pc, #24]	; (80053ac <prv_sigint+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005394:	68ca      	ldr	r2, [r1, #12]
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005396:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800539a:	4313      	orrs	r3, r2
 800539c:	60cb      	str	r3, [r1, #12]
 800539e:	f3bf 8f4f 	dsb	sy
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80053a2:	bf00      	nop
 80053a4:	e7fd      	b.n	80053a2 <prv_sigint+0x16>
 80053a6:	bf00      	nop
 80053a8:	e000ed00 	.word	0xe000ed00
 80053ac:	05fa0004 	.word	0x05fa0004

080053b0 <prv_complet>:
}

#ifdef _USE_COMPLETE
//TODO simplify this. Quite difficult.
static char ** prv_complet (int argc, const char * const * argv)
{
 80053b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int j = 0;

	compl_world [0] = NULL;
 80053b4:	4c12      	ldr	r4, [pc, #72]	; (8005400 <prv_complet+0x50>)
 80053b6:	2500      	movs	r5, #0

	// if there is token in cmdline
	if (argc == 1)
 80053b8:	2801      	cmp	r0, #1
//TODO simplify this. Quite difficult.
static char ** prv_complet (int argc, const char * const * argv)
{
	int j = 0;

	compl_world [0] = NULL;
 80053ba:	6025      	str	r5, [r4, #0]

	// if there is token in cmdline
	if (argc == 1)
 80053bc:	d007      	beq.n	80053ce <prv_complet+0x1e>
	}
	else
	{ // if there is no token in cmdline, just printf all available token
		for (; j < _NUM_OF_CMD; j++)
		{
			compl_world[j] = cmd_keyworld[j].name;
 80053be:	4b11      	ldr	r3, [pc, #68]	; (8005404 <prv_complet+0x54>)
			}
		}
	}
	else
	{ // if there is no token in cmdline, just printf all available token
		for (; j < _NUM_OF_CMD; j++)
 80053c0:	2603      	movs	r6, #3
		{
			compl_world[j] = cmd_keyworld[j].name;
 80053c2:	6023      	str	r3, [r4, #0]
 80053c4:	4b10      	ldr	r3, [pc, #64]	; (8005408 <prv_complet+0x58>)
 80053c6:	6063      	str	r3, [r4, #4]
 80053c8:	4b10      	ldr	r3, [pc, #64]	; (800540c <prv_complet+0x5c>)
 80053ca:	60a3      	str	r3, [r4, #8]
 80053cc:	e012      	b.n	80053f4 <prv_complet+0x44>

#ifdef _USE_COMPLETE
//TODO simplify this. Quite difficult.
static char ** prv_complet (int argc, const char * const * argv)
{
	int j = 0;
 80053ce:	462e      	mov	r6, r5

	// if there is token in cmdline
	if (argc == 1)
	{
		// get last entered token
		char * bit = (char*)argv [argc-1];
 80053d0:	f8d1 8000 	ldr.w	r8, [r1]
		// iterate through our available token and match it
		for (int i = 0; i < _NUM_OF_CMD; i++) {
			// if token is matched (text is part of our token starting from 0 char)
			if (strstr(cmd_keyworld[i].name, bit) == cmd_keyworld[i].name) {
 80053d4:	f8df 9038 	ldr.w	r9, [pc, #56]	; 8005410 <prv_complet+0x60>
 80053d8:	f859 7035 	ldr.w	r7, [r9, r5, lsl #3]
 80053dc:	4641      	mov	r1, r8
 80053de:	4638      	mov	r0, r7
 80053e0:	f001 fabc 	bl	800695c <strstr>
	if (argc == 1)
	{
		// get last entered token
		char * bit = (char*)argv [argc-1];
		// iterate through our available token and match it
		for (int i = 0; i < _NUM_OF_CMD; i++) {
 80053e4:	3501      	adds	r5, #1
			// if token is matched (text is part of our token starting from 0 char)
			if (strstr(cmd_keyworld[i].name, bit) == cmd_keyworld[i].name) {
 80053e6:	4287      	cmp	r7, r0
				// add it to completion set
				compl_world [j++] = cmd_keyworld[i].name;
 80053e8:	bf04      	itt	eq
 80053ea:	f844 7026 	streq.w	r7, [r4, r6, lsl #2]
 80053ee:	3601      	addeq	r6, #1
	if (argc == 1)
	{
		// get last entered token
		char * bit = (char*)argv [argc-1];
		// iterate through our available token and match it
		for (int i = 0; i < _NUM_OF_CMD; i++) {
 80053f0:	2d03      	cmp	r5, #3
 80053f2:	d1f1      	bne.n	80053d8 <prv_complet+0x28>
			compl_world[j] = cmd_keyworld[j].name;
		}
	}

	// note! last ptr in array always must be NULL!!!
	compl_world [j] = NULL;
 80053f4:	2300      	movs	r3, #0
 80053f6:	f844 3026 	str.w	r3, [r4, r6, lsl #2]
	// return set of variants
	return compl_world;
}
 80053fa:	4801      	ldr	r0, [pc, #4]	; (8005400 <prv_complet+0x50>)
 80053fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005400:	20002ec0 	.word	0x20002ec0
 8005404:	08007859 	.word	0x08007859
 8005408:	0800785e 	.word	0x0800785e
 800540c:	08007864 	.word	0x08007864
 8005410:	080078c0 	.word	0x080078c0

08005414 <cmdHelp>:

// array for comletion
char * compl_world [_NUM_OF_CMD + 1];

static void cmdHelp(int argc, const char * const * argv)
{
 8005414:	b510      	push	{r4, lr}
    uint32_t i = 0;

    printf("Available commands:\r\n\r\n");

    for (i = 0; i < _NUM_OF_CMD; i++) //    
        printf("%s\r\n", cmd_keyworld[i].name);
 8005416:	4c09      	ldr	r4, [pc, #36]	; (800543c <cmdHelp+0x28>)

static void cmdHelp(int argc, const char * const * argv)
{
    uint32_t i = 0;

    printf("Available commands:\r\n\r\n");
 8005418:	4809      	ldr	r0, [pc, #36]	; (8005440 <cmdHelp+0x2c>)
 800541a:	f001 fa4f 	bl	80068bc <puts>

    for (i = 0; i < _NUM_OF_CMD; i++) //    
        printf("%s\r\n", cmd_keyworld[i].name);
 800541e:	4909      	ldr	r1, [pc, #36]	; (8005444 <cmdHelp+0x30>)
 8005420:	4620      	mov	r0, r4
 8005422:	f001 f9d9 	bl	80067d8 <iprintf>
 8005426:	4908      	ldr	r1, [pc, #32]	; (8005448 <cmdHelp+0x34>)
 8005428:	4620      	mov	r0, r4
 800542a:	f001 f9d5 	bl	80067d8 <iprintf>
 800542e:	4620      	mov	r0, r4
}
 8005430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    uint32_t i = 0;

    printf("Available commands:\r\n\r\n");

    for (i = 0; i < _NUM_OF_CMD; i++) //    
        printf("%s\r\n", cmd_keyworld[i].name);
 8005434:	4905      	ldr	r1, [pc, #20]	; (800544c <cmdHelp+0x38>)
 8005436:	f001 b9cf 	b.w	80067d8 <iprintf>
 800543a:	bf00      	nop
 800543c:	08007882 	.word	0x08007882
 8005440:	0800786b 	.word	0x0800786b
 8005444:	08007859 	.word	0x08007859
 8005448:	0800785e 	.word	0x0800785e
 800544c:	08007864 	.word	0x08007864

08005450 <microrl_sendString>:
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}

// print to stream callback
void microrl_sendString (const char * str)
{
 8005450:	b510      	push	{r4, lr}
 8005452:	4604      	mov	r4, r0
	CDC_Transmit_FS((uint8_t *)str, strlen(str));
 8005454:	f7fa fee8 	bl	8000228 <strlen>
 8005458:	b281      	uxth	r1, r0
 800545a:	4620      	mov	r0, r4
 800545c:	f000 fbe8 	bl	8005c30 <CDC_Transmit_FS>
	vTaskDelay(1);
}
 8005460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

// print to stream callback
void microrl_sendString (const char * str)
{
	CDC_Transmit_FS((uint8_t *)str, strlen(str));
	vTaskDelay(1);
 8005464:	2001      	movs	r0, #1
 8005466:	f7ff bd01 	b.w	8004e6c <vTaskDelay>
	...

0800546c <consoleInit>:
#ifdef _USE_CTLR_C
static void prv_sigint (void);
#endif

void consoleInit(void)
{
 800546c:	b508      	push	{r3, lr}
	xQueueCmdBuffer = xQueueCreate(16, sizeof(char));
 800546e:	2200      	movs	r2, #0
 8005470:	2101      	movs	r1, #1
 8005472:	2010      	movs	r0, #16
 8005474:	f7ff f972 	bl	800475c <xQueueGenericCreate>
 8005478:	4b01      	ldr	r3, [pc, #4]	; (8005480 <consoleInit+0x14>)
 800547a:	6018      	str	r0, [r3, #0]
 800547c:	bd08      	pop	{r3, pc}
 800547e:	bf00      	nop
 8005480:	20002b50 	.word	0x20002b50

08005484 <microrl_terminalInit>:
}

void microrl_terminalInit()
{
 8005484:	b510      	push	{r4, lr}
	microrl_init(prl, microrl_sendString);
 8005486:	4c09      	ldr	r4, [pc, #36]	; (80054ac <microrl_terminalInit+0x28>)
 8005488:	4909      	ldr	r1, [pc, #36]	; (80054b0 <microrl_terminalInit+0x2c>)
 800548a:	6820      	ldr	r0, [r4, #0]
 800548c:	f000 ff0e 	bl	80062ac <microrl_init>
	microrl_set_execute_callback (prl, prv_execute);
 8005490:	6820      	ldr	r0, [r4, #0]
 8005492:	4908      	ldr	r1, [pc, #32]	; (80054b4 <microrl_terminalInit+0x30>)
 8005494:	f000 ff39 	bl	800630a <microrl_set_execute_callback>

	#ifdef _USE_COMPLETE
	microrl_set_complete_callback (prl, prv_complet);
 8005498:	6820      	ldr	r0, [r4, #0]
 800549a:	4907      	ldr	r1, [pc, #28]	; (80054b8 <microrl_terminalInit+0x34>)
 800549c:	f000 ff32 	bl	8006304 <microrl_set_complete_callback>
	#endif

	#ifdef _USE_CTLR_C
	microrl_set_sigint_callback (prl, prv_sigint);
 80054a0:	6820      	ldr	r0, [r4, #0]
 80054a2:	4906      	ldr	r1, [pc, #24]	; (80054bc <microrl_terminalInit+0x38>)
	#endif
}
 80054a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	#ifdef _USE_COMPLETE
	microrl_set_complete_callback (prl, prv_complet);
	#endif

	#ifdef _USE_CTLR_C
	microrl_set_sigint_callback (prl, prv_sigint);
 80054a8:	f000 bf32 	b.w	8006310 <microrl_set_sigint_callback>
 80054ac:	20000114 	.word	0x20000114
 80054b0:	08005451 	.word	0x08005451
 80054b4:	08005505 	.word	0x08005505
 80054b8:	080053b1 	.word	0x080053b1
 80054bc:	0800538d 	.word	0x0800538d

080054c0 <microrl_terminalProcess>:
}
void microrl_terminalProcess()
{
	uint8_t ch;

	if (xQueueCmdBuffer)
 80054c0:	4b09      	ldr	r3, [pc, #36]	; (80054e8 <microrl_terminalProcess+0x28>)
	#ifdef _USE_CTLR_C
	microrl_set_sigint_callback (prl, prv_sigint);
	#endif
}
void microrl_terminalProcess()
{
 80054c2:	b507      	push	{r0, r1, r2, lr}
	uint8_t ch;

	if (xQueueCmdBuffer)
 80054c4:	6818      	ldr	r0, [r3, #0]
 80054c6:	b160      	cbz	r0, 80054e2 <microrl_terminalProcess+0x22>
	{
		xQueueReceive(xQueueCmdBuffer, &ch, portMAX_DELAY);
 80054c8:	2300      	movs	r3, #0
 80054ca:	f10d 0107 	add.w	r1, sp, #7
 80054ce:	f04f 32ff 	mov.w	r2, #4294967295
 80054d2:	f7ff f9ae 	bl	8004832 <xQueueGenericReceive>
		microrl_insert_char (prl, (int)ch);
 80054d6:	4b05      	ldr	r3, [pc, #20]	; (80054ec <microrl_terminalProcess+0x2c>)
 80054d8:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80054dc:	6818      	ldr	r0, [r3, #0]
 80054de:	f000 ff99 	bl	8006414 <microrl_insert_char>
	}
}
 80054e2:	b003      	add	sp, #12
 80054e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80054e8:	20002b50 	.word	0x20002b50
 80054ec:	20000114 	.word	0x20000114

080054f0 <microrl_printStringWithEndl>:
{
	microrl_sendString(str);
}

void microrl_printStringWithEndl(const char *str)
{
 80054f0:	b508      	push	{r3, lr}
	microrl_sendString(str);
 80054f2:	f7ff ffad 	bl	8005450 <microrl_sendString>
	microrl_sendString(ENDL);
}
 80054f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void microrl_printStringWithEndl(const char *str)
{
	microrl_sendString(str);
	microrl_sendString(ENDL);
 80054fa:	4801      	ldr	r0, [pc, #4]	; (8005500 <microrl_printStringWithEndl+0x10>)
 80054fc:	f7ff bfa8 	b.w	8005450 <microrl_sendString>
 8005500:	08007880 	.word	0x08007880

08005504 <prv_execute>:
    for (i = 0; i < _NUM_OF_CMD; i++) //    
        printf("%s\r\n", cmd_keyworld[i].name);
}

static int prv_execute(int argc, const char * const * argv)
{
 8005504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005508:	4607      	mov	r7, r0
 800550a:	460e      	mov	r6, r1
	int i;

	for(i = 0; i < _NUM_OF_CMD; i++)
	{
		if (strcasecmp(argv[0], cmd_keyworld[i].name) == 0)		//   
 800550c:	f8df 8034 	ldr.w	r8, [pc, #52]	; 8005544 <prv_execute+0x40>

static int prv_execute(int argc, const char * const * argv)
{
	int i;

	for(i = 0; i < _NUM_OF_CMD; i++)
 8005510:	2400      	movs	r4, #0
	{
		if (strcasecmp(argv[0], cmd_keyworld[i].name) == 0)		//   
 8005512:	f858 1034 	ldr.w	r1, [r8, r4, lsl #3]
 8005516:	6830      	ldr	r0, [r6, #0]
 8005518:	00e5      	lsls	r5, r4, #3
 800551a:	f001 f9d7 	bl	80068cc <strcasecmp>
 800551e:	b938      	cbnz	r0, 8005530 <prv_execute+0x2c>
		{
			if (cmd_keyworld[i].console_cmd)
 8005520:	4b08      	ldr	r3, [pc, #32]	; (8005544 <prv_execute+0x40>)
 8005522:	441d      	add	r5, r3
 8005524:	686b      	ldr	r3, [r5, #4]
 8005526:	b14b      	cbz	r3, 800553c <prv_execute+0x38>
				cmd_keyworld[i].console_cmd(argc, argv);	//   
 8005528:	4631      	mov	r1, r6
 800552a:	4638      	mov	r0, r7
 800552c:	4798      	blx	r3
 800552e:	e005      	b.n	800553c <prv_execute+0x38>

static int prv_execute(int argc, const char * const * argv)
{
	int i;

	for(i = 0; i < _NUM_OF_CMD; i++)
 8005530:	3401      	adds	r4, #1
 8005532:	2c03      	cmp	r4, #3
 8005534:	d1ed      	bne.n	8005512 <prv_execute+0xe>
				cmd_keyworld[i].console_cmd(argc, argv);	//   
			return 0;
		}
	}

	microrl_printStringWithEndl("Unknown command. Type \"help\" to see available commands");
 8005536:	4804      	ldr	r0, [pc, #16]	; (8005548 <prv_execute+0x44>)
 8005538:	f7ff ffda 	bl	80054f0 <microrl_printStringWithEndl>
	return 0;
}
 800553c:	2000      	movs	r0, #0
 800553e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005542:	bf00      	nop
 8005544:	080078c0 	.word	0x080078c0
 8005548:	08007887 	.word	0x08007887

0800554c <fc_printf>:
 * parameters:
 * on return:		int:   -  ,  
 * 					   -  
 ****************************************************************************/
int fc_printf(const char * fmt, ...)
{
 800554c:	b40f      	push	{r0, r1, r2, r3}
 800554e:	b507      	push	{r0, r1, r2, lr}
 8005550:	a904      	add	r1, sp, #16
 8005552:	f851 0b04 	ldr.w	r0, [r1], #4
	int n = 0;
    va_list va;

    va_start(va, fmt);
 8005556:	9101      	str	r1, [sp, #4]

	n = vprintf(fmt, va);
 8005558:	f001 fa56 	bl	8006a08 <viprintf>

    va_end(va);

    return n;
}
 800555c:	b003      	add	sp, #12
 800555e:	f85d eb04 	ldr.w	lr, [sp], #4
 8005562:	b004      	add	sp, #16
 8005564:	4770      	bx	lr
	...

08005568 <consoleInput>:
#endif

//*****************************************************************************
//	      USB
void consoleInput(uint8_t* Buf, uint32_t Len)
{
 8005568:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint32_t i;
	portBASE_TYPE xHigherPriorityTaskWoken;

	/* We have not woken a task at the start of the ISR. */
	xHigherPriorityTaskWoken = pdFALSE;
 800556a:	2300      	movs	r3, #0
 800556c:	9301      	str	r3, [sp, #4]

	if (xQueueCmdBuffer)
 800556e:	4b0c      	ldr	r3, [pc, #48]	; (80055a0 <consoleInput+0x38>)
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	461d      	mov	r5, r3
 8005574:	b932      	cbnz	r2, 8005584 <consoleInput+0x1c>
		}
	}

//	HAL_GPIO_TogglePin(LED_ERR_GPIO_Port, LED_ERR_Pin);
	/* Now the buffer is empty we can switch context if necessary. */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005576:	9b01      	ldr	r3, [sp, #4]
 8005578:	b183      	cbz	r3, 800559c <consoleInput+0x34>
 800557a:	4b0a      	ldr	r3, [pc, #40]	; (80055a4 <consoleInput+0x3c>)
 800557c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005580:	601a      	str	r2, [r3, #0]
}
 8005582:	e00b      	b.n	800559c <consoleInput+0x34>
 8005584:	4604      	mov	r4, r0
 8005586:	1846      	adds	r6, r0, r1
	/* We have not woken a task at the start of the ISR. */
	xHigherPriorityTaskWoken = pdFALSE;

	if (xQueueCmdBuffer)
	{
		for (i = 0; i < Len; i++)
 8005588:	42b4      	cmp	r4, r6
 800558a:	d0f4      	beq.n	8005576 <consoleInput+0xe>
		{
			xQueueSendFromISR(xQueueCmdBuffer, &Buf[i], &xHigherPriorityTaskWoken);
 800558c:	4621      	mov	r1, r4
 800558e:	2300      	movs	r3, #0
 8005590:	aa01      	add	r2, sp, #4
 8005592:	6828      	ldr	r0, [r5, #0]
 8005594:	f7ff f908 	bl	80047a8 <xQueueGenericSendFromISR>
 8005598:	3401      	adds	r4, #1
 800559a:	e7f5      	b.n	8005588 <consoleInput+0x20>
	}

//	HAL_GPIO_TogglePin(LED_ERR_GPIO_Port, LED_ERR_Pin);
	/* Now the buffer is empty we can switch context if necessary. */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}
 800559c:	b002      	add	sp, #8
 800559e:	bd70      	pop	{r4, r5, r6, pc}
 80055a0:	20002b50 	.word	0x20002b50
 80055a4:	e000ed04 	.word	0xe000ed04

080055a8 <ftoa>:
 * description:		    
 * parameters:		x -  ; floatString -  
 * on return:		 
 ****************************************************************************/
char *ftoa(float x, char *floatString)
{
 80055a8:	b530      	push	{r4, r5, lr}
    int32_t value;
    char intString1[12];
    char intString2[12] = { 0, };
 80055aa:	2300      	movs	r3, #0
 * description:		    
 * parameters:		x -  ; floatString -  
 * on return:		 
 ****************************************************************************/
char *ftoa(float x, char *floatString)
{
 80055ac:	b087      	sub	sp, #28
 80055ae:	460c      	mov	r4, r1
    char intString1[12];
    char intString2[12] = { 0, };
    char *decimalPoint = ".";
    uint8_t dpLocation;

    if (x > 0)                  // Rounding for x.xxx display format
 80055b0:	2100      	movs	r1, #0
 * description:		    
 * parameters:		x -  ; floatString -  
 * on return:		 
 ****************************************************************************/
char *ftoa(float x, char *floatString)
{
 80055b2:	4605      	mov	r5, r0
    int32_t value;
    char intString1[12];
    char intString2[12] = { 0, };
 80055b4:	9303      	str	r3, [sp, #12]
 80055b6:	9304      	str	r3, [sp, #16]
 80055b8:	9305      	str	r3, [sp, #20]
    char *decimalPoint = ".";
    uint8_t dpLocation;

    if (x > 0)                  // Rounding for x.xxx display format
 80055ba:	f7fb fd49 	bl	8001050 <__aeabi_fcmpgt>
        x += 0.0005f;
 80055be:	4929      	ldr	r1, [pc, #164]	; (8005664 <ftoa+0xbc>)
    char intString1[12];
    char intString2[12] = { 0, };
    char *decimalPoint = ".";
    uint8_t dpLocation;

    if (x > 0)                  // Rounding for x.xxx display format
 80055c0:	b118      	cbz	r0, 80055ca <ftoa+0x22>
        x += 0.0005f;
 80055c2:	4628      	mov	r0, r5
 80055c4:	f7fb fa80 	bl	8000ac8 <__addsf3>
 80055c8:	e002      	b.n	80055d0 <ftoa+0x28>
    else
        x -= 0.0005f;
 80055ca:	4628      	mov	r0, r5
 80055cc:	f7fb fa7a 	bl	8000ac4 <__aeabi_fsub>

    value = (int32_t) (x * 1000.0f);    // Convert float * 1000 to an integer
 80055d0:	4925      	ldr	r1, [pc, #148]	; (8005668 <ftoa+0xc0>)
 80055d2:	f7fb fb81 	bl	8000cd8 <__aeabi_fmul>
 80055d6:	f7fb fd45 	bl	8001064 <__aeabi_f2iz>
 80055da:	4605      	mov	r5, r0

    itoa(abs(value), intString1, 10);   // Create string from abs of integer value
 80055dc:	ea80 70e0 	eor.w	r0, r0, r0, asr #31
 80055e0:	220a      	movs	r2, #10
 80055e2:	4669      	mov	r1, sp
 80055e4:	eba0 70e5 	sub.w	r0, r0, r5, asr #31
 80055e8:	f001 f8c5 	bl	8006776 <itoa>

    if (value >= 0)
 80055ec:	2d00      	cmp	r5, #0
        intString2[0] = ' ';    // Positive number, add a pad space
 80055ee:	bfac      	ite	ge
 80055f0:	2320      	movge	r3, #32
    else
        intString2[0] = '-';    // Negative number, add a negative sign
 80055f2:	232d      	movlt	r3, #45	; 0x2d

    if (strlen(intString1) == 1) {
 80055f4:	4668      	mov	r0, sp
    itoa(abs(value), intString1, 10);   // Create string from abs of integer value

    if (value >= 0)
        intString2[0] = ' ';    // Positive number, add a pad space
    else
        intString2[0] = '-';    // Negative number, add a negative sign
 80055f6:	f88d 300c 	strb.w	r3, [sp, #12]

    if (strlen(intString1) == 1) {
 80055fa:	f7fa fe15 	bl	8000228 <strlen>
 80055fe:	2801      	cmp	r0, #1
 8005600:	d107      	bne.n	8005612 <ftoa+0x6a>
        intString2[1] = '0';
 8005602:	2330      	movs	r3, #48	; 0x30
 8005604:	f88d 300d 	strb.w	r3, [sp, #13]
        intString2[2] = '0';
 8005608:	f88d 300e 	strb.w	r3, [sp, #14]
        intString2[3] = '0';
 800560c:	f88d 300f 	strb.w	r3, [sp, #15]
 8005610:	e00c      	b.n	800562c <ftoa+0x84>
        strcat(intString2, intString1);
    } else if (strlen(intString1) == 2) {
 8005612:	2802      	cmp	r0, #2
 8005614:	d105      	bne.n	8005622 <ftoa+0x7a>
        intString2[1] = '0';
 8005616:	2330      	movs	r3, #48	; 0x30
 8005618:	f88d 300d 	strb.w	r3, [sp, #13]
        intString2[2] = '0';
 800561c:	f88d 300e 	strb.w	r3, [sp, #14]
 8005620:	e004      	b.n	800562c <ftoa+0x84>
        strcat(intString2, intString1);
    } else if (strlen(intString1) == 3) {
 8005622:	2803      	cmp	r0, #3
        intString2[1] = '0';
 8005624:	bf04      	itt	eq
 8005626:	2330      	moveq	r3, #48	; 0x30
 8005628:	f88d 300d 	strbeq.w	r3, [sp, #13]
        strcat(intString2, intString1);
    } else {
        strcat(intString2, intString1);
 800562c:	4669      	mov	r1, sp
 800562e:	a803      	add	r0, sp, #12
 8005630:	f001 f96a 	bl	8006908 <strcat>
    }

    dpLocation = strlen(intString2) - 3;
 8005634:	a803      	add	r0, sp, #12
 8005636:	f7fa fdf7 	bl	8000228 <strlen>

    strncpy(floatString, intString2, dpLocation);
 800563a:	3803      	subs	r0, #3
 800563c:	b2c5      	uxtb	r5, r0
 800563e:	462a      	mov	r2, r5
 8005640:	a903      	add	r1, sp, #12
 8005642:	4620      	mov	r0, r4
 8005644:	f001 f977 	bl	8006936 <strncpy>
    floatString[dpLocation] = '\0';
 8005648:	2300      	movs	r3, #0
 800564a:	5563      	strb	r3, [r4, r5]
    strcat(floatString, decimalPoint);
 800564c:	4907      	ldr	r1, [pc, #28]	; (800566c <ftoa+0xc4>)
 800564e:	4620      	mov	r0, r4
 8005650:	f001 f95a 	bl	8006908 <strcat>
    strcat(floatString, intString2 + dpLocation);
 8005654:	ab03      	add	r3, sp, #12
 8005656:	1959      	adds	r1, r3, r5
 8005658:	4620      	mov	r0, r4
 800565a:	f001 f955 	bl	8006908 <strcat>

    return floatString;
}
 800565e:	4620      	mov	r0, r4
 8005660:	b007      	add	sp, #28
 8005662:	bd30      	pop	{r4, r5, pc}
 8005664:	3a03126f 	.word	0x3a03126f
 8005668:	447a0000 	.word	0x447a0000
 800566c:	080078d8 	.word	0x080078d8

08005670 <cmdStatus>:
 * description:		    
 * parameters:
 * on return:		void
 ****************************************************************************/
void cmdStatus(int argc, const char * const * argv)
{
 8005670:	b500      	push	{lr}
	char string[30];

	fc_printf("MCU clock        %u MHz\r\n", (uint16_t) (SystemCoreClock / 1000000));
 8005672:	4b45      	ldr	r3, [pc, #276]	; (8005788 <cmdStatus+0x118>)
 * description:		    
 * parameters:
 * on return:		void
 ****************************************************************************/
void cmdStatus(int argc, const char * const * argv)
{
 8005674:	b089      	sub	sp, #36	; 0x24
	char string[30];

	fc_printf("MCU clock        %u MHz\r\n", (uint16_t) (SystemCoreClock / 1000000));
 8005676:	6819      	ldr	r1, [r3, #0]
 8005678:	4b44      	ldr	r3, [pc, #272]	; (800578c <cmdStatus+0x11c>)
 800567a:	4845      	ldr	r0, [pc, #276]	; (8005790 <cmdStatus+0x120>)
 800567c:	fbb1 f1f3 	udiv	r1, r1, r3
 8005680:	f7ff ff64 	bl	800554c <fc_printf>

	uint16_t sz;
	sz = *(__IO uint16_t*)(0x1FFFF7E0);
 8005684:	4b43      	ldr	r3, [pc, #268]	; (8005794 <cmdStatus+0x124>)
	fc_printf("MCU flash size   %u kB\r\n", sz);
 8005686:	4844      	ldr	r0, [pc, #272]	; (8005798 <cmdStatus+0x128>)
	char string[30];

	fc_printf("MCU clock        %u MHz\r\n", (uint16_t) (SystemCoreClock / 1000000));

	uint16_t sz;
	sz = *(__IO uint16_t*)(0x1FFFF7E0);
 8005688:	8819      	ldrh	r1, [r3, #0]
	fc_printf("MCU flash size   %u kB\r\n", sz);
 800568a:	b289      	uxth	r1, r1
 800568c:	f7ff ff5e 	bl	800554c <fc_printf>

	uint32_t ds0, ds1, ds2;
	ds0 = *(__IO uint32_t*)(0x1FFFF7E8);
 8005690:	4b42      	ldr	r3, [pc, #264]	; (800579c <cmdStatus+0x12c>)
	ds1 = *(__IO uint32_t*)(0x1FFFF7EC);
	ds2 = *(__IO uint32_t*)(0x1FFFF7F0);
	fc_printf("MCU unique ID    %08lX%08lX%08lX\r\n", ds0, ds1, ds2);
 8005692:	4843      	ldr	r0, [pc, #268]	; (80057a0 <cmdStatus+0x130>)
	uint16_t sz;
	sz = *(__IO uint16_t*)(0x1FFFF7E0);
	fc_printf("MCU flash size   %u kB\r\n", sz);

	uint32_t ds0, ds1, ds2;
	ds0 = *(__IO uint32_t*)(0x1FFFF7E8);
 8005694:	6819      	ldr	r1, [r3, #0]
	ds1 = *(__IO uint32_t*)(0x1FFFF7EC);
 8005696:	685a      	ldr	r2, [r3, #4]
	ds2 = *(__IO uint32_t*)(0x1FFFF7F0);
 8005698:	3308      	adds	r3, #8
 800569a:	681b      	ldr	r3, [r3, #0]
	fc_printf("MCU unique ID    %08lX%08lX%08lX\r\n", ds0, ds1, ds2);
 800569c:	f7ff ff56 	bl	800554c <fc_printf>

	float adc1 = (((float)adcGetChannel(0) * 3.309) / 4095.0) * 6.0;
 80056a0:	2000      	movs	r0, #0
 80056a2:	f7ff fe6b 	bl	800537c <adcGetChannel>
	ftoa(adc1, string);
 80056a6:	f7fb fabf 	bl	8000c28 <__aeabi_ui2f>
 80056aa:	f7fa ff29 	bl	8000500 <__aeabi_f2d>
 80056ae:	a332      	add	r3, pc, #200	; (adr r3, 8005778 <cmdStatus+0x108>)
 80056b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b4:	f7fa ff78 	bl	80005a8 <__aeabi_dmul>
 80056b8:	a331      	add	r3, pc, #196	; (adr r3, 8005780 <cmdStatus+0x110>)
 80056ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056be:	f7fb f89d 	bl	80007fc <__aeabi_ddiv>
 80056c2:	2200      	movs	r2, #0
 80056c4:	4b37      	ldr	r3, [pc, #220]	; (80057a4 <cmdStatus+0x134>)
 80056c6:	f7fa ff6f 	bl	80005a8 <__aeabi_dmul>
 80056ca:	f7fb f9a7 	bl	8000a1c <__aeabi_d2f>
 80056ce:	4669      	mov	r1, sp
 80056d0:	f7ff ff6a 	bl	80055a8 <ftoa>
	fc_printf("ADC1:            %s V\r\n", string);
 80056d4:	4669      	mov	r1, sp
 80056d6:	4834      	ldr	r0, [pc, #208]	; (80057a8 <cmdStatus+0x138>)
 80056d8:	f7ff ff38 	bl	800554c <fc_printf>

	float adc2 = (((float)adcGetChannel(1) * 3.309) / 4095.0) * 6.0;
 80056dc:	2001      	movs	r0, #1
 80056de:	f7ff fe4d 	bl	800537c <adcGetChannel>
	ftoa(adc2, string);
 80056e2:	f7fb faa1 	bl	8000c28 <__aeabi_ui2f>
 80056e6:	f7fa ff0b 	bl	8000500 <__aeabi_f2d>
 80056ea:	a323      	add	r3, pc, #140	; (adr r3, 8005778 <cmdStatus+0x108>)
 80056ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f0:	f7fa ff5a 	bl	80005a8 <__aeabi_dmul>
 80056f4:	a322      	add	r3, pc, #136	; (adr r3, 8005780 <cmdStatus+0x110>)
 80056f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056fa:	f7fb f87f 	bl	80007fc <__aeabi_ddiv>
 80056fe:	2200      	movs	r2, #0
 8005700:	4b28      	ldr	r3, [pc, #160]	; (80057a4 <cmdStatus+0x134>)
 8005702:	f7fa ff51 	bl	80005a8 <__aeabi_dmul>
 8005706:	f7fb f989 	bl	8000a1c <__aeabi_d2f>
 800570a:	4669      	mov	r1, sp
 800570c:	f7ff ff4c 	bl	80055a8 <ftoa>
	fc_printf("ADC2:            %s V\r\n", string);
 8005710:	4669      	mov	r1, sp
 8005712:	4826      	ldr	r0, [pc, #152]	; (80057ac <cmdStatus+0x13c>)
 8005714:	f7ff ff1a 	bl	800554c <fc_printf>

	float adc3 = (((float)adcGetChannel(2) * 3.309) / 4095.0) * 2.0;
 8005718:	2002      	movs	r0, #2
 800571a:	f7ff fe2f 	bl	800537c <adcGetChannel>
	ftoa(adc3, string);
 800571e:	f7fb fa83 	bl	8000c28 <__aeabi_ui2f>
 8005722:	f7fa feed 	bl	8000500 <__aeabi_f2d>
 8005726:	a314      	add	r3, pc, #80	; (adr r3, 8005778 <cmdStatus+0x108>)
 8005728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572c:	f7fa ff3c 	bl	80005a8 <__aeabi_dmul>
 8005730:	a313      	add	r3, pc, #76	; (adr r3, 8005780 <cmdStatus+0x110>)
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	f7fb f861 	bl	80007fc <__aeabi_ddiv>
 800573a:	4602      	mov	r2, r0
 800573c:	460b      	mov	r3, r1
 800573e:	f7fa fd81 	bl	8000244 <__adddf3>
 8005742:	f7fb f96b 	bl	8000a1c <__aeabi_d2f>
 8005746:	4669      	mov	r1, sp
 8005748:	f7ff ff2e 	bl	80055a8 <ftoa>
	fc_printf("ADC3:            %s V\r\n", string);
 800574c:	4669      	mov	r1, sp
 800574e:	4818      	ldr	r0, [pc, #96]	; (80057b0 <cmdStatus+0x140>)
 8005750:	f7ff fefc 	bl	800554c <fc_printf>

	ftoa(cpuTemp() / 10.0f, string);
 8005754:	f000 f914 	bl	8005980 <cpuTemp>
 8005758:	f7fb fa6a 	bl	8000c30 <__aeabi_i2f>
 800575c:	4915      	ldr	r1, [pc, #84]	; (80057b4 <cmdStatus+0x144>)
 800575e:	f7fb fb6f 	bl	8000e40 <__aeabi_fdiv>
 8005762:	4669      	mov	r1, sp
 8005764:	f7ff ff20 	bl	80055a8 <ftoa>
	fc_printf("CPU Temp:        %s deg C\r\n", string);
 8005768:	4669      	mov	r1, sp
 800576a:	4813      	ldr	r0, [pc, #76]	; (80057b8 <cmdStatus+0x148>)
 800576c:	f7ff feee 	bl	800554c <fc_printf>
}
 8005770:	b009      	add	sp, #36	; 0x24
 8005772:	f85d fb04 	ldr.w	pc, [sp], #4
 8005776:	bf00      	nop
 8005778:	fdf3b646 	.word	0xfdf3b646
 800577c:	400a78d4 	.word	0x400a78d4
 8005780:	00000000 	.word	0x00000000
 8005784:	40affe00 	.word	0x40affe00
 8005788:	20000118 	.word	0x20000118
 800578c:	000f4240 	.word	0x000f4240
 8005790:	080078da 	.word	0x080078da
 8005794:	1ffff7e0 	.word	0x1ffff7e0
 8005798:	080078f4 	.word	0x080078f4
 800579c:	1ffff7e8 	.word	0x1ffff7e8
 80057a0:	0800790d 	.word	0x0800790d
 80057a4:	40180000 	.word	0x40180000
 80057a8:	08007930 	.word	0x08007930
 80057ac:	08007948 	.word	0x08007948
 80057b0:	08007960 	.word	0x08007960
 80057b4:	41200000 	.word	0x41200000
 80057b8:	08007978 	.word	0x08007978

080057bc <cmdClear>:
 * parameters:
 * on return:		void
 ****************************************************************************/

void cmdClear(int argc, const char * const * argv)
{
 80057bc:	b508      	push	{r3, lr}
	fc_printf ("\033[2J\r\n");    // ESC seq for clear entire screen
 80057be:	4804      	ldr	r0, [pc, #16]	; (80057d0 <cmdClear+0x14>)
 80057c0:	f7ff fec4 	bl	800554c <fc_printf>
	fc_printf ("\033[H\r\n");     // ESC seq for move cursor at left-top corner
}
 80057c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 ****************************************************************************/

void cmdClear(int argc, const char * const * argv)
{
	fc_printf ("\033[2J\r\n");    // ESC seq for clear entire screen
	fc_printf ("\033[H\r\n");     // ESC seq for move cursor at left-top corner
 80057c8:	4802      	ldr	r0, [pc, #8]	; (80057d4 <cmdClear+0x18>)
 80057ca:	f7ff bebf 	b.w	800554c <fc_printf>
 80057ce:	bf00      	nop
 80057d0:	08007994 	.word	0x08007994
 80057d4:	0800799b 	.word	0x0800799b

080057d8 <configureTimerForRunTimeStats>:
 80057d8:	4770      	bx	lr

080057da <getRunTimeCounterValue>:
}

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 80057da:	2000      	movs	r0, #0
 80057dc:	4770      	bx	lr

080057de <vApplicationIdleHook>:
 80057de:	4770      	bx	lr

080057e0 <vApplicationTickHook>:
 80057e0:	4770      	bx	lr

080057e2 <vApplicationMallocFailedHook>:
}
/* USER CODE END 3 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80057e2:	4770      	bx	lr

080057e4 <PreSleepProcessing>:
 80057e4:	4770      	bx	lr

080057e6 <PostSleepProcessing>:
{
/* place for user code */ 
}

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 80057e6:	4770      	bx	lr

080057e8 <microrl_run>:
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/


void microrl_run(void *pvParameters)
{
 80057e8:	b508      	push	{r3, lr}
	microrl_terminalInit();
 80057ea:	f7ff fe4b 	bl	8005484 <microrl_terminalInit>
	while(1)
	{
		microrl_terminalProcess();
 80057ee:	f7ff fe67 	bl	80054c0 <microrl_terminalProcess>
 80057f2:	e7fc      	b.n	80057ee <microrl_run+0x6>

080057f4 <vLedTask>:
	}
}

void vLedTask (void *pvParameters)
{
 80057f4:	b508      	push	{r3, lr}
    while(1)
    {
    	vTaskDelay(periodBlink);
 80057f6:	4c05      	ldr	r4, [pc, #20]	; (800580c <vLedTask+0x18>)
 80057f8:	6820      	ldr	r0, [r4, #0]
 80057fa:	f7ff fb37 	bl	8004e6c <vTaskDelay>
    	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80057fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005802:	4803      	ldr	r0, [pc, #12]	; (8005810 <vLedTask+0x1c>)
 8005804:	f7fc fb62 	bl	8001ecc <HAL_GPIO_TogglePin>
 8005808:	e7f6      	b.n	80057f8 <vLedTask+0x4>
 800580a:	bf00      	nop
 800580c:	20002ed4 	.word	0x20002ed4
 8005810:	40011000 	.word	0x40011000

08005814 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8005814:	b530      	push	{r4, r5, lr}
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005816:	f44f 3380 	mov.w	r3, #65536	; 0x10000
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800581a:	b097      	sub	sp, #92	; 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800581c:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800581e:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005820:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005822:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005824:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005826:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005828:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800582c:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800582e:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005830:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005832:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005834:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005836:	f7fc ff3d 	bl	80026b4 <HAL_RCC_OscConfig>
 800583a:	b100      	cbz	r0, 800583e <SystemClock_Config+0x2a>
 800583c:	e7fe      	b.n	800583c <SystemClock_Config+0x28>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800583e:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005840:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005842:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005846:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005848:	4621      	mov	r1, r4
 800584a:	a801      	add	r0, sp, #4
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800584c:	9501      	str	r5, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800584e:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005850:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005852:	f7fd f9d7 	bl	8002c04 <HAL_RCC_ClockConfig>
 8005856:	b100      	cbz	r0, 800585a <SystemClock_Config+0x46>
 8005858:	e7fe      	b.n	8005858 <SystemClock_Config+0x44>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800585a:	2310      	movs	r3, #16
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800585c:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800585e:	a806      	add	r0, sp, #24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8005860:	9306      	str	r3, [sp, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005862:	f7fd fa9f 	bl	8002da4 <HAL_RCCEx_PeriphCLKConfig>
 8005866:	4604      	mov	r4, r0
 8005868:	b100      	cbz	r0, 800586c <SystemClock_Config+0x58>
 800586a:	e7fe      	b.n	800586a <SystemClock_Config+0x56>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800586c:	f7fd fa7c 	bl	8002d68 <HAL_RCC_GetHCLKFreq>
 8005870:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005874:	fbb0 f0f3 	udiv	r0, r0, r3
 8005878:	f7fb ffc0 	bl	80017fc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800587c:	2004      	movs	r0, #4
 800587e:	f7fb ffd3 	bl	8001828 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8005882:	4622      	mov	r2, r4
 8005884:	4629      	mov	r1, r5
 8005886:	f04f 30ff 	mov.w	r0, #4294967295
 800588a:	f7fb ff77 	bl	800177c <HAL_NVIC_SetPriority>
}
 800588e:	b017      	add	sp, #92	; 0x5c
 8005890:	bd30      	pop	{r4, r5, pc}
	...

08005894 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8005894:	b500      	push	{lr}
 8005896:	b08d      	sub	sp, #52	; 0x34
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005898:	4c30      	ldr	r4, [pc, #192]	; (800595c <main+0xc8>)
{

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800589a:	f7fb fc41 	bl	8001120 <HAL_Init>

	periodBlink = 100;
 800589e:	4b30      	ldr	r3, [pc, #192]	; (8005960 <main+0xcc>)
 80058a0:	2264      	movs	r2, #100	; 0x64
 80058a2:	601a      	str	r2, [r3, #0]
//
//	/* Enable all interrupts */
//	__set_PRIMASK(0);

	/* Configure the system clock */
	SystemClock_Config();
 80058a4:	f7ff ffb6 	bl	8005814 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80058a8:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80058aa:	2200      	movs	r2, #0
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80058ac:	f043 0310 	orr.w	r3, r3, #16
 80058b0:	61a3      	str	r3, [r4, #24]
 80058b2:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80058b4:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80058b8:	f003 0310 	and.w	r3, r3, #16
 80058bc:	9305      	str	r3, [sp, #20]
 80058be:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80058c0:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80058c2:	4828      	ldr	r0, [pc, #160]	; (8005964 <main+0xd0>)

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80058c4:	f043 0320 	orr.w	r3, r3, #32
 80058c8:	61a3      	str	r3, [r4, #24]
 80058ca:	69a3      	ldr	r3, [r4, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058cc:	2601      	movs	r6, #1

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80058ce:	f003 0320 	and.w	r3, r3, #32
 80058d2:	9306      	str	r3, [sp, #24]
 80058d4:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80058d6:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058d8:	2502      	movs	r5, #2
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80058da:	f043 0304 	orr.w	r3, r3, #4
 80058de:	61a3      	str	r3, [r4, #24]
 80058e0:	69a3      	ldr	r3, [r4, #24]
 80058e2:	f003 0304 	and.w	r3, r3, #4
 80058e6:	9307      	str	r3, [sp, #28]
 80058e8:	9b07      	ldr	r3, [sp, #28]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80058ea:	f7fc faeb 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80058ee:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058f2:	a908      	add	r1, sp, #32
 80058f4:	481b      	ldr	r0, [pc, #108]	; (8005964 <main+0xd0>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80058f6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058f8:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058fa:	950b      	str	r5, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058fc:	f7fc f9fc 	bl	8001cf8 <HAL_GPIO_Init>
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005900:	6963      	ldr	r3, [r4, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8005902:	2200      	movs	r2, #0
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005904:	4333      	orrs	r3, r6
 8005906:	6163      	str	r3, [r4, #20]
 8005908:	6963      	ldr	r3, [r4, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800590a:	2105      	movs	r1, #5
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800590c:	4033      	ands	r3, r6
 800590e:	9308      	str	r3, [sp, #32]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8005910:	200b      	movs	r0, #11
	MX_ADC1_Init();
	MX_USB_DEVICE_Init();

	consoleInit();

	xTaskCreate(	vLedTask,"led",
 8005912:	2400      	movs	r4, #0
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005914:	9b08      	ldr	r3, [sp, #32]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8005916:	f7fb ff31 	bl	800177c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800591a:	200b      	movs	r0, #11
 800591c:	f7fb ff62 	bl	80017e4 <HAL_NVIC_EnableIRQ>
	SystemClock_Config();

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
	MX_DMA_Init();
	MX_ADC1_Init();
 8005920:	f7ff fce2 	bl	80052e8 <MX_ADC1_Init>
	MX_USB_DEVICE_Init();
 8005924:	f000 f92a 	bl	8005b7c <MX_USB_DEVICE_Init>

	consoleInit();
 8005928:	f7ff fda0 	bl	800546c <consoleInit>

	xTaskCreate(	vLedTask,"led",
 800592c:	4623      	mov	r3, r4
 800592e:	22c8      	movs	r2, #200	; 0xc8
 8005930:	490d      	ldr	r1, [pc, #52]	; (8005968 <main+0xd4>)
 8005932:	9403      	str	r4, [sp, #12]
 8005934:	9402      	str	r4, [sp, #8]
 8005936:	9401      	str	r4, [sp, #4]
 8005938:	9600      	str	r6, [sp, #0]
 800593a:	480c      	ldr	r0, [pc, #48]	; (800596c <main+0xd8>)
 800593c:	f7ff f862 	bl	8004a04 <xTaskGenericCreate>
					200,
					NULL,
					tskIDLE_PRIORITY + 1, //     0
					NULL);

	xTaskCreate(	microrl_run,"microrl",
 8005940:	4623      	mov	r3, r4
 8005942:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005946:	490a      	ldr	r1, [pc, #40]	; (8005970 <main+0xdc>)
 8005948:	9403      	str	r4, [sp, #12]
 800594a:	9402      	str	r4, [sp, #8]
 800594c:	9401      	str	r4, [sp, #4]
 800594e:	9500      	str	r5, [sp, #0]
 8005950:	4808      	ldr	r0, [pc, #32]	; (8005974 <main+0xe0>)
 8005952:	f7ff f857 	bl	8004a04 <xTaskGenericCreate>
					NULL,
					tskIDLE_PRIORITY + 2,
					NULL);

	/*  ,      . */
	vTaskStartScheduler();
 8005956:	f7ff f939 	bl	8004bcc <vTaskStartScheduler>
 800595a:	e7fe      	b.n	800595a <main+0xc6>
 800595c:	40021000 	.word	0x40021000
 8005960:	20002ed4 	.word	0x20002ed4
 8005964:	40011000 	.word	0x40011000
 8005968:	080079a1 	.word	0x080079a1
 800596c:	080057f5 	.word	0x080057f5
 8005970:	080079a5 	.word	0x080079a5
 8005974:	080057e9 	.word	0x080057e9

08005978 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8005978:	e7fe      	b.n	8005978 <Error_Handler>
 800597a:	0000      	movs	r0, r0
 800597c:	0000      	movs	r0, r0
	...

08005980 <cpuTemp>:

/*
 * Return CPU temperature in 0.1 degrees celsius
 */
int16_t cpuTemp(void)
{
 8005980:	b508      	push	{r3, lr}
	float Temp_Voltage = adcGetChannel(ADC_TEMP_SENSOR) * 3.3 / 4095.0;
 8005982:	2003      	movs	r0, #3
 8005984:	f7ff fcfa 	bl	800537c <adcGetChannel>
	const float STM32_TEMP_V25 = 1.43; 			/* V */
	const float STM32_TEMP_AVG_SLOPE = 4.3; 	/* mV/C */
	return ((STM32_TEMP_V25 - Temp_Voltage) * 1000.0 / STM32_TEMP_AVG_SLOPE + 25.0) * 10;
 8005988:	f7fa fda8 	bl	80004dc <__aeabi_i2d>
 800598c:	a314      	add	r3, pc, #80	; (adr r3, 80059e0 <cpuTemp+0x60>)
 800598e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005992:	f7fa fe09 	bl	80005a8 <__aeabi_dmul>
 8005996:	a314      	add	r3, pc, #80	; (adr r3, 80059e8 <cpuTemp+0x68>)
 8005998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599c:	f7fa ff2e 	bl	80007fc <__aeabi_ddiv>
 80059a0:	f7fb f83c 	bl	8000a1c <__aeabi_d2f>
 80059a4:	4601      	mov	r1, r0
 80059a6:	4814      	ldr	r0, [pc, #80]	; (80059f8 <cpuTemp+0x78>)
 80059a8:	f7fb f88c 	bl	8000ac4 <__aeabi_fsub>
 80059ac:	f7fa fda8 	bl	8000500 <__aeabi_f2d>
 80059b0:	2200      	movs	r2, #0
 80059b2:	4b12      	ldr	r3, [pc, #72]	; (80059fc <cpuTemp+0x7c>)
 80059b4:	f7fa fdf8 	bl	80005a8 <__aeabi_dmul>
 80059b8:	a30d      	add	r3, pc, #52	; (adr r3, 80059f0 <cpuTemp+0x70>)
 80059ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059be:	f7fa ff1d 	bl	80007fc <__aeabi_ddiv>
 80059c2:	2200      	movs	r2, #0
 80059c4:	4b0e      	ldr	r3, [pc, #56]	; (8005a00 <cpuTemp+0x80>)
 80059c6:	f7fa fc3d 	bl	8000244 <__adddf3>
 80059ca:	2200      	movs	r2, #0
 80059cc:	4b0d      	ldr	r3, [pc, #52]	; (8005a04 <cpuTemp+0x84>)
 80059ce:	f7fa fdeb 	bl	80005a8 <__aeabi_dmul>
 80059d2:	f7fa fffb 	bl	80009cc <__aeabi_d2iz>
}
 80059d6:	b200      	sxth	r0, r0
 80059d8:	bd08      	pop	{r3, pc}
 80059da:	bf00      	nop
 80059dc:	f3af 8000 	nop.w
 80059e0:	66666666 	.word	0x66666666
 80059e4:	400a6666 	.word	0x400a6666
 80059e8:	00000000 	.word	0x00000000
 80059ec:	40affe00 	.word	0x40affe00
 80059f0:	40000000 	.word	0x40000000
 80059f4:	40113333 	.word	0x40113333
 80059f8:	3fb70a3d 	.word	0x3fb70a3d
 80059fc:	408f4000 	.word	0x408f4000
 8005a00:	40390000 	.word	0x40390000
 8005a04:	40240000 	.word	0x40240000

08005a08 <HAL_ADC_MspInit>:
  /* USER CODE END MspInit 1 */
}

/* USER CODE BEGIN 1 */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005a08:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8005a0a:	6802      	ldr	r2, [r0, #0]
 8005a0c:	4b1d      	ldr	r3, [pc, #116]	; (8005a84 <HAL_ADC_MspInit+0x7c>)
  /* USER CODE END MspInit 1 */
}

/* USER CODE BEGIN 1 */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005a0e:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8005a10:	429a      	cmp	r2, r3
  /* USER CODE END MspInit 1 */
}

/* USER CODE BEGIN 1 */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005a12:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8005a14:	d134      	bne.n	8005a80 <HAL_ADC_MspInit+0x78>
  {
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005a16:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8005a1a:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a1c:	2403      	movs	r4, #3

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
  {
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005a1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a22:	619a      	str	r2, [r3, #24]
 8005a24:	699b      	ldr	r3, [r3, #24]
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a26:	a902      	add	r1, sp, #8

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
  {
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005a28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a2c:	9301      	str	r3, [sp, #4]
 8005a2e:	9b01      	ldr	r3, [sp, #4]
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a30:	4815      	ldr	r0, [pc, #84]	; (8005a88 <HAL_ADC_MspInit+0x80>)
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005a32:	2360      	movs	r3, #96	; 0x60
 8005a34:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a36:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a38:	f7fc f95e 	bl	8001cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005a3c:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a3e:	4813      	ldr	r0, [pc, #76]	; (8005a8c <HAL_ADC_MspInit+0x84>)
 8005a40:	a902      	add	r1, sp, #8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005a42:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a44:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a46:	f7fc f957 	bl	8001cf8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_adc1.Instance = DMA1_Channel1;
 8005a4a:	4c11      	ldr	r4, [pc, #68]	; (8005a90 <HAL_ADC_MspInit+0x88>)
 8005a4c:	4b11      	ldr	r3, [pc, #68]	; (8005a94 <HAL_ADC_MspInit+0x8c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005a4e:	4620      	mov	r0, r4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* Peripheral DMA init*/

    hdma_adc1.Instance = DMA1_Channel1;
 8005a50:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a52:	2300      	movs	r3, #0
 8005a54:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a56:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005a58:	2380      	movs	r3, #128	; 0x80
 8005a5a:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005a5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a60:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005a62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a66:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005a68:	2320      	movs	r3, #32
 8005a6a:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8005a6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005a70:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005a72:	f7fb fee5 	bl	8001840 <HAL_DMA_Init>
 8005a76:	b108      	cbz	r0, 8005a7c <HAL_ADC_MspInit+0x74>
    {
      Error_Handler();
 8005a78:	f7ff ff7e 	bl	8005978 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005a7c:	622c      	str	r4, [r5, #32]
 8005a7e:	6265      	str	r5, [r4, #36]	; 0x24

  }

}
 8005a80:	b007      	add	sp, #28
 8005a82:	bd30      	pop	{r4, r5, pc}
 8005a84:	40012400 	.word	0x40012400
 8005a88:	40010800 	.word	0x40010800
 8005a8c:	40010c00 	.word	0x40010c00
 8005a90:	20002db4 	.word	0x20002db4
 8005a94:	40020008 	.word	0x40020008

08005a98 <NMI_Handler>:
 8005a98:	4770      	bx	lr

08005a9a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005a9a:	e7fe      	b.n	8005a9a <HardFault_Handler>

08005a9c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005a9c:	e7fe      	b.n	8005a9c <MemManage_Handler>

08005a9e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8005a9e:	e7fe      	b.n	8005a9e <BusFault_Handler>

08005aa0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005aa0:	e7fe      	b.n	8005aa0 <UsageFault_Handler>

08005aa2 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8005aa2:	4770      	bx	lr

08005aa4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005aa4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005aa6:	f7fb fb4b 	bl	8001140 <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005aaa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  osSystickHandler();
 8005aae:	f7fe baaa 	b.w	8004006 <osSystickHandler>
	...

08005ab4 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005ab4:	4801      	ldr	r0, [pc, #4]	; (8005abc <DMA1_Channel1_IRQHandler+0x8>)
 8005ab6:	f7fb bf15 	b.w	80018e4 <HAL_DMA_IRQHandler>
 8005aba:	bf00      	nop
 8005abc:	20002db4 	.word	0x20002db4

08005ac0 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8005ac0:	4801      	ldr	r0, [pc, #4]	; (8005ac8 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8005ac2:	f7fc bb2b 	b.w	800211c <HAL_PCD_IRQHandler>
 8005ac6:	bf00      	nop
 8005ac8:	20003184 	.word	0x20003184

08005acc <_sbrk>:
caddr_t _sbrk ( int incr )
{
  static unsigned char *heap = NULL;
  unsigned char *prev_heap;

  if (heap == NULL) {
 8005acc:	4b04      	ldr	r3, [pc, #16]	; (8005ae0 <_sbrk+0x14>)
    return 0;  					// return non-zero for error
} // end _gettimeofday()
#endif

caddr_t _sbrk ( int incr )
{
 8005ace:	4602      	mov	r2, r0
  static unsigned char *heap = NULL;
  unsigned char *prev_heap;

  if (heap == NULL) {
 8005ad0:	6819      	ldr	r1, [r3, #0]
 8005ad2:	b909      	cbnz	r1, 8005ad8 <_sbrk+0xc>
    heap = (unsigned char *)&_end;
 8005ad4:	4903      	ldr	r1, [pc, #12]	; (8005ae4 <_sbrk+0x18>)
 8005ad6:	6019      	str	r1, [r3, #0]
  }
  prev_heap = heap;
 8005ad8:	6818      	ldr	r0, [r3, #0]

  heap += incr;
 8005ada:	4402      	add	r2, r0
 8005adc:	601a      	str	r2, [r3, #0]

  return (caddr_t) prev_heap;
}
 8005ade:	4770      	bx	lr
 8005ae0:	20002b54 	.word	0x20002b54
 8005ae4:	200037a8 	.word	0x200037a8

08005ae8 <_close>:
}

int _close(int file)
{
	return -1;
}
 8005ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aec:	4770      	bx	lr

08005aee <_fstat>:

int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005aee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005af2:	604b      	str	r3, [r1, #4]
	return 0;
}
 8005af4:	2000      	movs	r0, #0
 8005af6:	4770      	bx	lr

08005af8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005af8:	2001      	movs	r0, #1
 8005afa:	4770      	bx	lr

08005afc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005afc:	2000      	movs	r0, #0
 8005afe:	4770      	bx	lr

08005b00 <_read>:

int _read(int file, char *ptr, int len)
{
	return 0;
}
 8005b00:	2000      	movs	r0, #0
 8005b02:	4770      	bx	lr

08005b04 <_write>:

int _write(int file, char *ptr, int len)
{
 8005b04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b06:	4608      	mov	r0, r1
//	VCP_DataTx((uint8_t *) ptr, len);
	volatile uint32_t counter = 0;
 8005b08:	2500      	movs	r5, #0

	CDC_Transmit_FS((uint8_t *) ptr, len);
 8005b0a:	b291      	uxth	r1, r2
{
	return 0;
}

int _write(int file, char *ptr, int len)
{
 8005b0c:	4614      	mov	r4, r2
//	VCP_DataTx((uint8_t *) ptr, len);
	volatile uint32_t counter = 0;
 8005b0e:	9501      	str	r5, [sp, #4]

	CDC_Transmit_FS((uint8_t *) ptr, len);
 8005b10:	f000 f88e 	bl	8005c30 <CDC_Transmit_FS>

	for(counter = 0; counter < 1000000; counter ++) //  
 8005b14:	4a05      	ldr	r2, [pc, #20]	; (8005b2c <_write+0x28>)
 8005b16:	9501      	str	r5, [sp, #4]
 8005b18:	9b01      	ldr	r3, [sp, #4]
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d803      	bhi.n	8005b26 <_write+0x22>
 8005b1e:	9b01      	ldr	r3, [sp, #4]
 8005b20:	3301      	adds	r3, #1
 8005b22:	9301      	str	r3, [sp, #4]
 8005b24:	e7f8      	b.n	8005b18 <_write+0x14>
		continue;

	return len;
}
 8005b26:	4620      	mov	r0, r4
 8005b28:	b003      	add	sp, #12
 8005b2a:	bd30      	pop	{r4, r5, pc}
 8005b2c:	000f423f 	.word	0x000f423f

08005b30 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005b30:	4b0f      	ldr	r3, [pc, #60]	; (8005b70 <SystemInit+0x40>)
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	f042 0201 	orr.w	r2, r2, #1
 8005b38:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005b3a:	6859      	ldr	r1, [r3, #4]
 8005b3c:	4a0d      	ldr	r2, [pc, #52]	; (8005b74 <SystemInit+0x44>)
 8005b3e:	400a      	ands	r2, r1
 8005b40:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8005b48:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005b4c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b54:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8005b5c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8005b5e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005b62:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005b64:	4b04      	ldr	r3, [pc, #16]	; (8005b78 <SystemInit+0x48>)
 8005b66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005b6a:	609a      	str	r2, [r3, #8]
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	40021000 	.word	0x40021000
 8005b74:	f8ff0000 	.word	0xf8ff0000
 8005b78:	e000ed00 	.word	0xe000ed00

08005b7c <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 8005b7c:	b510      	push	{r4, lr}
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8005b7e:	4c09      	ldr	r4, [pc, #36]	; (8005ba4 <MX_USB_DEVICE_Init+0x28>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	4909      	ldr	r1, [pc, #36]	; (8005ba8 <MX_USB_DEVICE_Init+0x2c>)
 8005b84:	4620      	mov	r0, r4
 8005b86:	f7fd ff1f 	bl	80039c8 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 8005b8a:	4908      	ldr	r1, [pc, #32]	; (8005bac <MX_USB_DEVICE_Init+0x30>)
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	f7fd ff30 	bl	80039f2 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8005b92:	4620      	mov	r0, r4
 8005b94:	4906      	ldr	r1, [pc, #24]	; (8005bb0 <MX_USB_DEVICE_Init+0x34>)
 8005b96:	f7fd fed8 	bl	800394a <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8005b9a:	4620      	mov	r0, r4

}
 8005b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);

  USBD_Start(&hUsbDeviceFS);
 8005ba0:	f7fd bf2e 	b.w	8003a00 <USBD_Start>
 8005ba4:	20002ed8 	.word	0x20002ed8
 8005ba8:	2000012c 	.word	0x2000012c
 8005bac:	20000044 	.word	0x20000044
 8005bb0:	2000011c 	.word	0x2000011c

08005bb4 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
  /* USER CODE END 4 */ 
}
 8005bb4:	2000      	movs	r0, #0
 8005bb6:	4770      	bx	lr

08005bb8 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8005bb8:	2000      	movs	r0, #0
 8005bba:	4770      	bx	lr

08005bbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 8005bbc:	b570      	push	{r4, r5, r6, lr}
 8005bbe:	4605      	mov	r5, r0
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
 8005bc0:	680c      	ldr	r4, [r1, #0]
		memcpy(received_data, Buf, received_data_size);
 8005bc2:	4e0d      	ldr	r6, [pc, #52]	; (8005bf8 <CDC_Receive_FS+0x3c>)
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
 8005bc4:	4b0d      	ldr	r3, [pc, #52]	; (8005bfc <CDC_Receive_FS+0x40>)
		memcpy(received_data, Buf, received_data_size);
 8005bc6:	4622      	mov	r2, r4
 8005bc8:	4601      	mov	r1, r0
 8005bca:	4630      	mov	r0, r6
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
 8005bcc:	601c      	str	r4, [r3, #0]
		memcpy(received_data, Buf, received_data_size);
 8005bce:	f000 fdd4 	bl	800677a <memcpy>
		receive_total += received_data_size;
 8005bd2:	4a0b      	ldr	r2, [pc, #44]	; (8005c00 <CDC_Receive_FS+0x44>)

		consoleInput(received_data, received_data_size);
 8005bd4:	4621      	mov	r1, r4
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 8005bd6:	6813      	ldr	r3, [r2, #0]

		consoleInput(received_data, received_data_size);
 8005bd8:	4630      	mov	r0, r6
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 8005bda:	4423      	add	r3, r4

		consoleInput(received_data, received_data_size);

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8005bdc:	4c09      	ldr	r4, [pc, #36]	; (8005c04 <CDC_Receive_FS+0x48>)
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 8005bde:	6013      	str	r3, [r2, #0]

		consoleInput(received_data, received_data_size);
 8005be0:	f7ff fcc2 	bl	8005568 <consoleInput>

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8005be4:	4629      	mov	r1, r5
 8005be6:	4620      	mov	r0, r4
 8005be8:	f7fd febe 	bl	8003968 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8005bec:	4620      	mov	r0, r4
 8005bee:	f7fd fed8 	bl	80039a2 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
  /* USER CODE END 6 */ 
}
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	bd70      	pop	{r4, r5, r6, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20003140 	.word	0x20003140
 8005bfc:	200030fc 	.word	0x200030fc
 8005c00:	20002b58 	.word	0x20002b58
 8005c04:	20002ed8 	.word	0x20002ed8

08005c08 <CDC_Init_FS>:
  *         Initializes the CDC media low layer over the FS USB IP
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{ 
 8005c08:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 3 */ 
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8005c0a:	4c06      	ldr	r4, [pc, #24]	; (8005c24 <CDC_Init_FS+0x1c>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	4906      	ldr	r1, [pc, #24]	; (8005c28 <CDC_Init_FS+0x20>)
 8005c10:	4620      	mov	r0, r4
 8005c12:	f7fd fea1 	bl	8003958 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005c16:	4905      	ldr	r1, [pc, #20]	; (8005c2c <CDC_Init_FS+0x24>)
 8005c18:	4620      	mov	r0, r4
 8005c1a:	f7fd fea5 	bl	8003968 <USBD_CDC_SetRxBuffer>

  return (USBD_OK);
  /* USER CODE END 3 */ 
}
 8005c1e:	2000      	movs	r0, #0
 8005c20:	bd10      	pop	{r4, pc}
 8005c22:	bf00      	nop
 8005c24:	20002ed8 	.word	0x20002ed8
 8005c28:	20003141 	.word	0x20003141
 8005c2c:	20003100 	.word	0x20003100

08005c30 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8005c30:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8005c32:	4c09      	ldr	r4, [pc, #36]	; (8005c58 <CDC_Transmit_FS+0x28>)
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8005c34:	460a      	mov	r2, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8005c36:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 8005c3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005c3e:	b943      	cbnz	r3, 8005c52 <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8005c40:	4601      	mov	r1, r0
 8005c42:	4620      	mov	r0, r4
 8005c44:	f7fd fe88 	bl	8003958 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8005c48:	4620      	mov	r0, r4
  /* USER CODE END 7 */ 
  return result;
}
 8005c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
  if (hcdc->TxState != 0){
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8005c4e:	f7fd be91 	b.w	8003974 <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */ 
  return result;
}
 8005c52:	2001      	movs	r0, #1
 8005c54:	bd10      	pop	{r4, pc}
 8005c56:	bf00      	nop
 8005c58:	20002ed8 	.word	0x20002ed8

08005c5c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8005c5c:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 8005c5e:	4b0d      	ldr	r3, [pc, #52]	; (8005c94 <HAL_PCD_MspInit+0x38>)
 8005c60:	6802      	ldr	r2, [r0, #0]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d112      	bne.n	8005c8c <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8005c66:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 8005c6a:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8005c6c:	2014      	movs	r0, #20
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8005c6e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005c72:	61da      	str	r2, [r3, #28]
 8005c74:	69db      	ldr	r3, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8005c76:	2200      	movs	r2, #0
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8005c78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c7c:	9301      	str	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8005c7e:	2105      	movs	r1, #5
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8005c80:	9b01      	ldr	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8005c82:	f7fb fd7b 	bl	800177c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005c86:	2014      	movs	r0, #20
 8005c88:	f7fb fdac 	bl	80017e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8005c8c:	b003      	add	sp, #12
 8005c8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c92:	bf00      	nop
 8005c94:	40005c00 	.word	0x40005c00

08005c98 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005c98:	f500 717b 	add.w	r1, r0, #1004	; 0x3ec
 8005c9c:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005ca0:	f7fd bec5 	b.w	8003a2e <USBD_LL_SetupStage>

08005ca4 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005ca4:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8005ca8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005cac:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005cb0:	f7fd beea 	b.w	8003a88 <USBD_LL_DataOutStage>

08005cb4 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005cb4:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8005cb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cba:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005cbe:	f7fd bf14 	b.w	8003aea <USBD_LL_DataInStage>

08005cc2 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005cc2:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005cc6:	f7fd bf8f 	b.w	8003be8 <USBD_LL_SOF>

08005cca <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8005cca:	b510      	push	{r4, lr}
 8005ccc:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;    
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 8005cce:	2101      	movs	r1, #1
 8005cd0:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005cd4:	f7fd ff76 	bl	8003bc4 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005cd8:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
}
 8005cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005ce0:	f7fd bf51 	b.w	8003b86 <USBD_LL_Reset>

08005ce4 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005ce4:	b510      	push	{r4, lr}
 8005ce6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8005ce8:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005cec:	f7fd ff6d 	bl	8003bca <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */  
  if (hpcd->Init.low_power_enable)
 8005cf0:	69a3      	ldr	r3, [r4, #24]
 8005cf2:	b123      	cbz	r3, 8005cfe <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005cf4:	4a02      	ldr	r2, [pc, #8]	; (8005d00 <HAL_PCD_SuspendCallback+0x1c>)
 8005cf6:	6913      	ldr	r3, [r2, #16]
 8005cf8:	f043 0306 	orr.w	r3, r3, #6
 8005cfc:	6113      	str	r3, [r2, #16]
 8005cfe:	bd10      	pop	{r4, pc}
 8005d00:	e000ed00 	.word	0xe000ed00

08005d04 <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005d04:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005d08:	f7fd bf68 	b.w	8003bdc <USBD_LL_Resume>

08005d0c <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8005d0c:	b510      	push	{r4, lr}
 8005d0e:	4604      	mov	r4, r0
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8005d10:	491d      	ldr	r1, [pc, #116]	; (8005d88 <USBD_LL_Init+0x7c>)
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 8005d12:	481e      	ldr	r0, [pc, #120]	; (8005d8c <USBD_LL_Init+0x80>)
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8005d14:	2302      	movs	r3, #2
 8005d16:	2208      	movs	r2, #8
 8005d18:	f04f 0e03 	mov.w	lr, #3
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 8005d1c:	f8c0 441c 	str.w	r4, [r0, #1052]	; 0x41c
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8005d20:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
  pdev->pData = &hpcd_USB_FS;
 8005d24:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8005d2c:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8005d2e:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8005d30:	f7fc f8d0 	bl	8001ed4 <HAL_PCD_Init>
 8005d34:	b108      	cbz	r0, 8005d3a <USBD_LL_Init+0x2e>
  {
    Error_Handler();
 8005d36:	f7ff fe1f 	bl	8005978 <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	4611      	mov	r1, r2
 8005d3e:	2318      	movs	r3, #24
 8005d40:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005d44:	f7fc fc9e 	bl	8002684 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8005d48:	2358      	movs	r3, #88	; 0x58
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	2180      	movs	r1, #128	; 0x80
 8005d4e:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005d52:	f7fc fc97 	bl	8002684 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 8005d56:	23c0      	movs	r3, #192	; 0xc0
 8005d58:	2200      	movs	r2, #0
 8005d5a:	2181      	movs	r1, #129	; 0x81
 8005d5c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005d60:	f7fc fc90 	bl	8002684 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8005d64:	f44f 7388 	mov.w	r3, #272	; 0x110
 8005d68:	2200      	movs	r2, #0
 8005d6a:	2101      	movs	r1, #1
 8005d6c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005d70:	f7fc fc88 	bl	8002684 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 8005d74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d78:	2200      	movs	r2, #0
 8005d7a:	2182      	movs	r1, #130	; 0x82
 8005d7c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005d80:	f7fc fc80 	bl	8002684 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
}
 8005d84:	2000      	movs	r0, #0
 8005d86:	bd10      	pop	{r4, pc}
 8005d88:	40005c00 	.word	0x40005c00
 8005d8c:	20003184 	.word	0x20003184

08005d90 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005d90:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8005d92:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005d96:	f7fc f907 	bl	8001fa8 <HAL_PCD_Start>
 8005d9a:	2803      	cmp	r0, #3
 8005d9c:	bf9a      	itte	ls
 8005d9e:	4b02      	ldrls	r3, [pc, #8]	; (8005da8 <USBD_LL_Start+0x18>)
 8005da0:	5c18      	ldrbls	r0, [r3, r0]
 8005da2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005da4:	bd08      	pop	{r3, pc}
 8005da6:	bf00      	nop
 8005da8:	080079c5 	.word	0x080079c5

08005dac <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8005dac:	b510      	push	{r4, lr}
 8005dae:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 8005db0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005db4:	4613      	mov	r3, r2
 8005db6:	4622      	mov	r2, r4
 8005db8:	f7fc f921 	bl	8001ffe <HAL_PCD_EP_Open>
 8005dbc:	2803      	cmp	r0, #3
 8005dbe:	bf9a      	itte	ls
 8005dc0:	4b01      	ldrls	r3, [pc, #4]	; (8005dc8 <USBD_LL_OpenEP+0x1c>)
 8005dc2:	5c18      	ldrbls	r0, [r3, r0]
 8005dc4:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005dc6:	bd10      	pop	{r4, pc}
 8005dc8:	080079c5 	.word	0x080079c5

08005dcc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8005dcc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005dce:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005dd2:	f7fc f937 	bl	8002044 <HAL_PCD_EP_Close>
 8005dd6:	2803      	cmp	r0, #3
 8005dd8:	bf9a      	itte	ls
 8005dda:	4b02      	ldrls	r3, [pc, #8]	; (8005de4 <USBD_LL_CloseEP+0x18>)
 8005ddc:	5c18      	ldrbls	r0, [r3, r0]
 8005dde:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005de0:	bd08      	pop	{r3, pc}
 8005de2:	bf00      	nop
 8005de4:	080079c5 	.word	0x080079c5

08005de8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8005de8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005dea:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005dee:	f7fc fbfd 	bl	80025ec <HAL_PCD_EP_SetStall>
 8005df2:	2803      	cmp	r0, #3
 8005df4:	bf9a      	itte	ls
 8005df6:	4b02      	ldrls	r3, [pc, #8]	; (8005e00 <USBD_LL_StallEP+0x18>)
 8005df8:	5c18      	ldrbls	r0, [r3, r0]
 8005dfa:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005dfc:	bd08      	pop	{r3, pc}
 8005dfe:	bf00      	nop
 8005e00:	080079c5 	.word	0x080079c5

08005e04 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8005e04:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8005e06:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e0a:	f7fc fc18 	bl	800263e <HAL_PCD_EP_ClrStall>
 8005e0e:	2803      	cmp	r0, #3
 8005e10:	bf9a      	itte	ls
 8005e12:	4b02      	ldrls	r3, [pc, #8]	; (8005e1c <USBD_LL_ClearStallEP+0x18>)
 8005e14:	5c18      	ldrbls	r0, [r3, r0]
 8005e16:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005e18:	bd08      	pop	{r3, pc}
 8005e1a:	bf00      	nop
 8005e1c:	080079c5 	.word	0x080079c5

08005e20 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8005e20:	060a      	lsls	r2, r1, #24
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005e22:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005e26:	bf45      	ittet	mi
 8005e28:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8005e2c:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005e30:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005e34:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005e38:	bf58      	it	pl
 8005e3a:	f893 020a 	ldrbpl.w	r0, [r3, #522]	; 0x20a
  }
}
 8005e3e:	4770      	bx	lr

08005e40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8005e40:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005e42:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e46:	f7fc f8c6 	bl	8001fd6 <HAL_PCD_SetAddress>
 8005e4a:	2803      	cmp	r0, #3
 8005e4c:	bf9a      	itte	ls
 8005e4e:	4b02      	ldrls	r3, [pc, #8]	; (8005e58 <USBD_LL_SetUSBAddress+0x18>)
 8005e50:	5c18      	ldrbls	r0, [r3, r0]
 8005e52:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005e54:	bd08      	pop	{r3, pc}
 8005e56:	bf00      	nop
 8005e58:	080079c5 	.word	0x080079c5

08005e5c <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8005e5c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005e5e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e62:	f7fc f93b 	bl	80020dc <HAL_PCD_EP_Transmit>
 8005e66:	2803      	cmp	r0, #3
 8005e68:	bf9a      	itte	ls
 8005e6a:	4b02      	ldrls	r3, [pc, #8]	; (8005e74 <USBD_LL_Transmit+0x18>)
 8005e6c:	5c18      	ldrbls	r0, [r3, r0]
 8005e6e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8005e70:	bd08      	pop	{r3, pc}
 8005e72:	bf00      	nop
 8005e74:	080079c5 	.word	0x080079c5

08005e78 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8005e78:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005e7a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e7e:	f7fc f902 	bl	8002086 <HAL_PCD_EP_Receive>
 8005e82:	2803      	cmp	r0, #3
 8005e84:	bf9a      	itte	ls
 8005e86:	4b02      	ldrls	r3, [pc, #8]	; (8005e90 <USBD_LL_PrepareReceive+0x18>)
 8005e88:	5c18      	ldrbls	r0, [r3, r0]
 8005e8a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005e8c:	bd08      	pop	{r3, pc}
 8005e8e:	bf00      	nop
 8005e90:	080079c5 	.word	0x080079c5

08005e94 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 8005e94:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8005e96:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e9a:	f7fc f918 	bl	80020ce <HAL_PCD_EP_GetRxCount>
}
 8005e9e:	bd08      	pop	{r3, pc}

08005ea0 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8005ea0:	4800      	ldr	r0, [pc, #0]	; (8005ea4 <USBD_static_malloc+0x4>)
 8005ea2:	4770      	bx	lr
 8005ea4:	20002b5c 	.word	0x20002b5c

08005ea8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8005ea8:	4770      	bx	lr

08005eaa <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8005eaa:	4770      	bx	lr

08005eac <USBD_FS_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8005eac:	2312      	movs	r3, #18
 8005eae:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8005eb0:	4800      	ldr	r0, [pc, #0]	; (8005eb4 <USBD_FS_DeviceDescriptor+0x8>)
 8005eb2:	4770      	bx	lr
 8005eb4:	2000014c 	.word	0x2000014c

08005eb8 <USBD_FS_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 8005eb8:	2304      	movs	r3, #4
 8005eba:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8005ebc:	4800      	ldr	r0, [pc, #0]	; (8005ec0 <USBD_FS_LangIDStrDescriptor+0x8>)
 8005ebe:	4770      	bx	lr
 8005ec0:	20000148 	.word	0x20000148

08005ec4 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005ec4:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005ec6:	4c04      	ldr	r4, [pc, #16]	; (8005ed8 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8005ec8:	460a      	mov	r2, r1
 8005eca:	4804      	ldr	r0, [pc, #16]	; (8005edc <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8005ecc:	4621      	mov	r1, r4
 8005ece:	f7fe f83c 	bl	8003f4a <USBD_GetString>
  return USBD_StrDesc;
}
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	bd10      	pop	{r4, pc}
 8005ed6:	bf00      	nop
 8005ed8:	200035a4 	.word	0x200035a4
 8005edc:	080079c9 	.word	0x080079c9

08005ee0 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005ee0:	b510      	push	{r4, lr}
  if(speed == 0)
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8005ee2:	4c04      	ldr	r4, [pc, #16]	; (8005ef4 <USBD_FS_ProductStrDescriptor+0x14>)
 8005ee4:	460a      	mov	r2, r1
 8005ee6:	4804      	ldr	r0, [pc, #16]	; (8005ef8 <USBD_FS_ProductStrDescriptor+0x18>)
 8005ee8:	4621      	mov	r1, r4
 8005eea:	f7fe f82e 	bl	8003f4a <USBD_GetString>
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8005eee:	4620      	mov	r0, r4
 8005ef0:	bd10      	pop	{r4, pc}
 8005ef2:	bf00      	nop
 8005ef4:	200035a4 	.word	0x200035a4
 8005ef8:	080079dc 	.word	0x080079dc

08005efc <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005efc:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8005efe:	4c04      	ldr	r4, [pc, #16]	; (8005f10 <USBD_FS_SerialStrDescriptor+0x14>)
 8005f00:	460a      	mov	r2, r1
 8005f02:	4804      	ldr	r0, [pc, #16]	; (8005f14 <USBD_FS_SerialStrDescriptor+0x18>)
 8005f04:	4621      	mov	r1, r4
 8005f06:	f7fe f820 	bl	8003f4a <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	bd10      	pop	{r4, pc}
 8005f0e:	bf00      	nop
 8005f10:	200035a4 	.word	0x200035a4
 8005f14:	080079f2 	.word	0x080079f2

08005f18 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005f18:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005f1a:	4c04      	ldr	r4, [pc, #16]	; (8005f2c <USBD_FS_ConfigStrDescriptor+0x14>)
 8005f1c:	460a      	mov	r2, r1
 8005f1e:	4804      	ldr	r0, [pc, #16]	; (8005f30 <USBD_FS_ConfigStrDescriptor+0x18>)
 8005f20:	4621      	mov	r1, r4
 8005f22:	f7fe f812 	bl	8003f4a <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 8005f26:	4620      	mov	r0, r4
 8005f28:	bd10      	pop	{r4, pc}
 8005f2a:	bf00      	nop
 8005f2c:	200035a4 	.word	0x200035a4
 8005f30:	080079ff 	.word	0x080079ff

08005f34 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005f34:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005f36:	4c04      	ldr	r4, [pc, #16]	; (8005f48 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8005f38:	460a      	mov	r2, r1
 8005f3a:	4804      	ldr	r0, [pc, #16]	; (8005f4c <USBD_FS_InterfaceStrDescriptor+0x18>)
 8005f3c:	4621      	mov	r1, r4
 8005f3e:	f7fe f804 	bl	8003f4a <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8005f42:	4620      	mov	r0, r4
 8005f44:	bd10      	pop	{r4, pc}
 8005f46:	bf00      	nop
 8005f48:	200035a4 	.word	0x200035a4
 8005f4c:	08007a0a 	.word	0x08007a0a

08005f50 <split>:


//*****************************************************************************
// split cmdline to tkn array and return nmb of token
static int split (microrl_t * pThis, int limit, char const ** tkn_arr)
{
 8005f50:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i = 0;
	int ind = 0;
 8005f52:	2400      	movs	r4, #0


//*****************************************************************************
// split cmdline to tkn array and return nmb of token
static int split (microrl_t * pThis, int limit, char const ** tkn_arr)
{
 8005f54:	4605      	mov	r5, r0
	int i = 0;
 8005f56:	4623      	mov	r3, r4
		// go to the first whitespace (zerro for us)
		while ((pThis->cmdline [ind] == '\0') && (ind < limit)) {
			ind++;
		}
		if (!(ind < limit)) return i;
		tkn_arr[i++] = pThis->cmdline + ind;
 8005f58:	f100 0654 	add.w	r6, r0, #84	; 0x54
{
	int i = 0;
	int ind = 0;
	while (1) {
		// go to the first whitespace (zerro for us)
		while ((pThis->cmdline [ind] == '\0') && (ind < limit)) {
 8005f5c:	1928      	adds	r0, r5, r4
 8005f5e:	f890 0054 	ldrb.w	r0, [r0, #84]	; 0x54
 8005f62:	b928      	cbnz	r0, 8005f70 <split+0x20>
 8005f64:	428c      	cmp	r4, r1
 8005f66:	da17      	bge.n	8005f98 <split+0x48>
			ind++;
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3401      	adds	r4, #1
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	e7f5      	b.n	8005f5c <split+0xc>
		}
		if (!(ind < limit)) return i;
 8005f70:	428c      	cmp	r4, r1
 8005f72:	da11      	bge.n	8005f98 <split+0x48>
		tkn_arr[i++] = pThis->cmdline + ind;
 8005f74:	1c58      	adds	r0, r3, #1
 8005f76:	1937      	adds	r7, r6, r4
		if (i >= _COMMAND_TOKEN_NMB) {
 8005f78:	2807      	cmp	r0, #7
		// go to the first whitespace (zerro for us)
		while ((pThis->cmdline [ind] == '\0') && (ind < limit)) {
			ind++;
		}
		if (!(ind < limit)) return i;
		tkn_arr[i++] = pThis->cmdline + ind;
 8005f7a:	f842 7023 	str.w	r7, [r2, r3, lsl #2]
		if (i >= _COMMAND_TOKEN_NMB) {
 8005f7e:	dc0d      	bgt.n	8005f9c <split+0x4c>
			return -1;
		}
		// go to the first NOT whitespace (not zerro for us)
		while ((pThis->cmdline [ind] != '\0') && (ind < limit)) {
 8005f80:	192b      	adds	r3, r5, r4
 8005f82:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005f86:	b123      	cbz	r3, 8005f92 <split+0x42>
 8005f88:	428c      	cmp	r4, r1
 8005f8a:	d001      	beq.n	8005f90 <split+0x40>
			ind++;
 8005f8c:	3401      	adds	r4, #1
 8005f8e:	e7f7      	b.n	8005f80 <split+0x30>
 8005f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
		}
		if (!(ind < limit)) return i;
 8005f92:	428c      	cmp	r4, r1
 8005f94:	dbea      	blt.n	8005f6c <split+0x1c>
 8005f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ind++;
		}
		if (!(ind < limit)) return i;
		tkn_arr[i++] = pThis->cmdline + ind;
		if (i >= _COMMAND_TOKEN_NMB) {
			return -1;
 8005f9c:	f04f 30ff 	mov.w	r0, #4294967295
			ind++;
		}
		if (!(ind < limit)) return i;
	}
	return i;
}
 8005fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005fa2 <u16bit_to_str>:
//*****************************************************************************
// convert 16 bit value to string
// 0 value not supported!!! just make empty string
// Returns pointer to a buffer tail
static char *u16bit_to_str (unsigned int nmb, char * buf)
{
 8005fa2:	b513      	push	{r0, r1, r4, lr}
	char tmp_str [6] = {0,};
 8005fa4:	2300      	movs	r3, #0
	int i = 0, j;
	if (nmb <= 0xFFFF) {
 8005fa6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
//*****************************************************************************
// convert 16 bit value to string
// 0 value not supported!!! just make empty string
// Returns pointer to a buffer tail
static char *u16bit_to_str (unsigned int nmb, char * buf)
{
 8005faa:	4602      	mov	r2, r0
	char tmp_str [6] = {0,};
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	f8ad 3004 	strh.w	r3, [sp, #4]
	int i = 0, j;
	if (nmb <= 0xFFFF) {
 8005fb2:	d216      	bcs.n	8005fe2 <u16bit_to_str+0x40>
		while (nmb > 0) {
			tmp_str[i++] = (nmb % 10) + '0';
 8005fb4:	200a      	movs	r0, #10
static char *u16bit_to_str (unsigned int nmb, char * buf)
{
	char tmp_str [6] = {0,};
	int i = 0, j;
	if (nmb <= 0xFFFF) {
		while (nmb > 0) {
 8005fb6:	b14a      	cbz	r2, 8005fcc <u16bit_to_str+0x2a>
			tmp_str[i++] = (nmb % 10) + '0';
 8005fb8:	fbb2 f4f0 	udiv	r4, r2, r0
 8005fbc:	fb00 2214 	mls	r2, r0, r4, r2
 8005fc0:	3230      	adds	r2, #48	; 0x30
 8005fc2:	f80d 2003 	strb.w	r2, [sp, r3]
			nmb /=10;
 8005fc6:	4622      	mov	r2, r4
 8005fc8:	3301      	adds	r3, #1
 8005fca:	e7f4      	b.n	8005fb6 <u16bit_to_str+0x14>
 8005fcc:	4608      	mov	r0, r1
 8005fce:	eb0d 0203 	add.w	r2, sp, r3
 8005fd2:	4419      	add	r1, r3
		}
		for (j = 0; j < i; ++j)
 8005fd4:	4288      	cmp	r0, r1
 8005fd6:	d004      	beq.n	8005fe2 <u16bit_to_str+0x40>
			*(buf++) = tmp_str [i-j-1];
 8005fd8:	f812 3d01 	ldrb.w	r3, [r2, #-1]!
 8005fdc:	f800 3b01 	strb.w	r3, [r0], #1
 8005fe0:	e7f8      	b.n	8005fd4 <u16bit_to_str+0x32>
	}
	*buf = '\0';
	return buf;
}
 8005fe2:	4608      	mov	r0, r1
			nmb /=10;
		}
		for (j = 0; j < i; ++j)
			*(buf++) = tmp_str [i-j-1];
	}
	*buf = '\0';
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	700b      	strb	r3, [r1, #0]
	return buf;
}
 8005fe8:	b002      	add	sp, #8
 8005fea:	bd10      	pop	{r4, pc}

08005fec <terminal_reset_cursor.isra.2>:
#endif	
	pThis->print (str);
}

//*****************************************************************************
static void terminal_reset_cursor (microrl_t * pThis)
 8005fec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005fee:	4604      	mov	r4, r0
	snprintf (str, 16, "\033[%dD\033[%dC", \
						_COMMAND_LINE_LEN + _PROMPT_LEN + 2, _PROMPT_LEN);

#else
	char *endstr;
	strcpy (str, "\033[");
 8005ff0:	490b      	ldr	r1, [pc, #44]	; (8006020 <terminal_reset_cursor.isra.2+0x34>)
 8005ff2:	4668      	mov	r0, sp
 8005ff4:	f000 fc97 	bl	8006926 <strcpy>
	endstr = u16bit_to_str ( _COMMAND_LINE_LEN + _PROMPT_LEN + 2,str+2);
 8005ff8:	f10d 0102 	add.w	r1, sp, #2
 8005ffc:	2072      	movs	r0, #114	; 0x72
 8005ffe:	f7ff ffd0 	bl	8005fa2 <u16bit_to_str>
	strcpy (endstr, "D\033["); endstr += 3;
 8006002:	4908      	ldr	r1, [pc, #32]	; (8006024 <terminal_reset_cursor.isra.2+0x38>)
 8006004:	f000 fc8f 	bl	8006926 <strcpy>
	endstr = u16bit_to_str (_PROMPT_LEN, endstr);
 8006008:	1cc1      	adds	r1, r0, #3
 800600a:	200b      	movs	r0, #11
 800600c:	f7ff ffc9 	bl	8005fa2 <u16bit_to_str>
	strcpy (endstr, "C");
 8006010:	4905      	ldr	r1, [pc, #20]	; (8006028 <terminal_reset_cursor.isra.2+0x3c>)
 8006012:	f000 fc88 	bl	8006926 <strcpy>
#endif
	pThis->print (str);
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	4668      	mov	r0, sp
 800601a:	4798      	blx	r3
}
 800601c:	b004      	add	sp, #16
 800601e:	bd10      	pop	{r4, pc}
 8006020:	08007a19 	.word	0x08007a19
 8006024:	08007a18 	.word	0x08007a18
 8006028:	08007a1c 	.word	0x08007a1c

0800602c <terminal_move_cursor.isra.3>:
#endif


//*****************************************************************************
// set cursor at position from begin cmdline (after prompt) + offset
static void terminal_move_cursor (microrl_t * pThis, int offset)
 800602c:	b530      	push	{r4, r5, lr}
 800602e:	460c      	mov	r4, r1
 8006030:	b085      	sub	sp, #20
{
	char str[16] = {0,};
 8006032:	2210      	movs	r2, #16
 8006034:	2100      	movs	r1, #0
#endif


//*****************************************************************************
// set cursor at position from begin cmdline (after prompt) + offset
static void terminal_move_cursor (microrl_t * pThis, int offset)
 8006036:	4605      	mov	r5, r0
{
	char str[16] = {0,};
 8006038:	4668      	mov	r0, sp
 800603a:	f000 fbc4 	bl	80067c6 <memset>
	} else if (offset < 0) {
		snprintf (str, 16, "\033[%dD", -(offset));
	}
#else 
	char *endstr;
	strcpy (str, "\033[");
 800603e:	490d      	ldr	r1, [pc, #52]	; (8006074 <terminal_move_cursor.isra.3+0x48>)
 8006040:	4668      	mov	r0, sp
 8006042:	f000 fc70 	bl	8006926 <strcpy>
	if (offset > 0) {
 8006046:	2c00      	cmp	r4, #0
 8006048:	dd06      	ble.n	8006058 <terminal_move_cursor.isra.3+0x2c>
		endstr = u16bit_to_str (offset, str+2);
 800604a:	f10d 0102 	add.w	r1, sp, #2
 800604e:	4620      	mov	r0, r4
 8006050:	f7ff ffa7 	bl	8005fa2 <u16bit_to_str>
		strcpy (endstr, "C");
 8006054:	4908      	ldr	r1, [pc, #32]	; (8006078 <terminal_move_cursor.isra.3+0x4c>)
 8006056:	e006      	b.n	8006066 <terminal_move_cursor.isra.3+0x3a>
	} else if (offset < 0) {
 8006058:	d00a      	beq.n	8006070 <terminal_move_cursor.isra.3+0x44>
		endstr = u16bit_to_str (-(offset), str+2);
 800605a:	f10d 0102 	add.w	r1, sp, #2
 800605e:	4260      	negs	r0, r4
 8006060:	f7ff ff9f 	bl	8005fa2 <u16bit_to_str>
		strcpy (endstr, "D");
 8006064:	4905      	ldr	r1, [pc, #20]	; (800607c <terminal_move_cursor.isra.3+0x50>)
 8006066:	f000 fc5e 	bl	8006926 <strcpy>
	} else
		return;
#endif	
	pThis->print (str);
 800606a:	682b      	ldr	r3, [r5, #0]
 800606c:	4668      	mov	r0, sp
 800606e:	4798      	blx	r3
}
 8006070:	b005      	add	sp, #20
 8006072:	bd30      	pop	{r4, r5, pc}
 8006074:	08007a19 	.word	0x08007a19
 8006078:	08007a1c 	.word	0x08007a1c
 800607c:	08007a28 	.word	0x08007a28

08006080 <terminal_print_line>:
}

//*****************************************************************************
// print cmdline to screen, replace '\0' to wihitespace 
static void terminal_print_line (microrl_t * pThis, int pos, int cursor)
{
 8006080:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	pThis->print ("\033[K");    // delete all from cursor to end
 8006082:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
}

//*****************************************************************************
// print cmdline to screen, replace '\0' to wihitespace 
static void terminal_print_line (microrl_t * pThis, int pos, int cursor)
{
 8006086:	4604      	mov	r4, r0
	pThis->print ("\033[K");    // delete all from cursor to end
 8006088:	4813      	ldr	r0, [pc, #76]	; (80060d8 <terminal_print_line+0x58>)
}

//*****************************************************************************
// print cmdline to screen, replace '\0' to wihitespace 
static void terminal_print_line (microrl_t * pThis, int pos, int cursor)
{
 800608a:	460d      	mov	r5, r1
 800608c:	4616      	mov	r6, r2
	pThis->print ("\033[K");    // delete all from cursor to end
 800608e:	4798      	blx	r3

	char nch [] = {0,0};
 8006090:	2300      	movs	r3, #0
 8006092:	f88d 3004 	strb.w	r3, [sp, #4]
 8006096:	f88d 3005 	strb.w	r3, [sp, #5]
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
		nch [0] = pThis->cmdline [i];
		if (nch[0] == '\0')
			nch[0] = ' ';
 800609a:	2720      	movs	r7, #32
{
	pThis->print ("\033[K");    // delete all from cursor to end

	char nch [] = {0,0};
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
 800609c:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80060a0:	429d      	cmp	r5, r3
 80060a2:	da0e      	bge.n	80060c2 <terminal_print_line+0x42>
		nch [0] = pThis->cmdline [i];
 80060a4:	1963      	adds	r3, r4, r5
 80060a6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
		if (nch[0] == '\0')
 80060aa:	b113      	cbz	r3, 80060b2 <terminal_print_line+0x32>
	pThis->print ("\033[K");    // delete all from cursor to end

	char nch [] = {0,0};
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
		nch [0] = pThis->cmdline [i];
 80060ac:	f88d 3004 	strb.w	r3, [sp, #4]
 80060b0:	e001      	b.n	80060b6 <terminal_print_line+0x36>
		if (nch[0] == '\0')
			nch[0] = ' ';
 80060b2:	f88d 7004 	strb.w	r7, [sp, #4]
		pThis->print (nch);
 80060b6:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80060ba:	a801      	add	r0, sp, #4
 80060bc:	4798      	blx	r3
{
	pThis->print ("\033[K");    // delete all from cursor to end

	char nch [] = {0,0};
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
 80060be:	3501      	adds	r5, #1
 80060c0:	e7ec      	b.n	800609c <terminal_print_line+0x1c>
 80060c2:	34cc      	adds	r4, #204	; 0xcc
		if (nch[0] == '\0')
			nch[0] = ' ';
		pThis->print (nch);
	}
	
	terminal_reset_cursor (pThis);
 80060c4:	4620      	mov	r0, r4
 80060c6:	f7ff ff91 	bl	8005fec <terminal_reset_cursor.isra.2>
	terminal_move_cursor (pThis, cursor);
 80060ca:	4631      	mov	r1, r6
 80060cc:	4620      	mov	r0, r4
 80060ce:	f7ff ffad 	bl	800602c <terminal_move_cursor.isra.3>
}
 80060d2:	b003      	add	sp, #12
 80060d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060d6:	bf00      	nop
 80060d8:	08007a1e 	.word	0x08007a1e

080060dc <hist_search>:
}
#endif

#ifdef _USE_ESC_SEQ
static void hist_search (microrl_t * pThis, int dir)
{
 80060dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060e0:	4604      	mov	r4, r0
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
 80060e2:	f100 0654 	add.w	r6, r0, #84	; 0x54
// copy saved line to 'line' and return size of line
static int hist_restore_line (ring_history_t * pThis, char * line, int dir)
{
	int cnt = 0;
	// count history record	
	int header = pThis->begin;
 80060e6:	6c40      	ldr	r0, [r0, #68]	; 0x44

//*****************************************************************************
// copy saved line to 'line' and return size of line
static int hist_restore_line (ring_history_t * pThis, char * line, int dir)
{
	int cnt = 0;
 80060e8:	2300      	movs	r3, #0
	// count history record	
	int header = pThis->begin;
 80060ea:	4605      	mov	r5, r0
	while (pThis->ring_buf [header] != 0) {
 80060ec:	1962      	adds	r2, r4, r5
 80060ee:	7912      	ldrb	r2, [r2, #4]
 80060f0:	b132      	cbz	r2, 8006100 <hist_search+0x24>
		header += pThis->ring_buf [header] + 1;
 80060f2:	3201      	adds	r2, #1
 80060f4:	4415      	add	r5, r2
		if (header >= _RING_HISTORY_LEN)
 80060f6:	2d3f      	cmp	r5, #63	; 0x3f
			header -= _RING_HISTORY_LEN; 
 80060f8:	bfc8      	it	gt
 80060fa:	3d40      	subgt	r5, #64	; 0x40
		cnt++;
 80060fc:	3301      	adds	r3, #1
 80060fe:	e7f5      	b.n	80060ec <hist_search+0x10>
 8006100:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
	}

	if (dir == _HIST_UP) {
 8006102:	b991      	cbnz	r1, 800612a <hist_search+0x4e>
		if (cnt >= pThis->cur) {
 8006104:	42ab      	cmp	r3, r5
 8006106:	db72      	blt.n	80061ee <hist_search+0x112>
 8006108:	1b5b      	subs	r3, r3, r5
 800610a:	2201      	movs	r2, #1
			int header = pThis->begin;
			int j = 0;
			// found record for 'pThis->cur' index
			while ((pThis->ring_buf [header] != 0) && (cnt - j -1 != pThis->cur)) {
 800610c:	eb04 0800 	add.w	r8, r4, r0
 8006110:	f898 7004 	ldrb.w	r7, [r8, #4]
 8006114:	2f00      	cmp	r7, #0
 8006116:	d06a      	beq.n	80061ee <hist_search+0x112>
 8006118:	4293      	cmp	r3, r2
 800611a:	d032      	beq.n	8006182 <hist_search+0xa6>
				header += pThis->ring_buf [header] + 1;
 800611c:	3701      	adds	r7, #1
 800611e:	4438      	add	r0, r7
				if (header >= _RING_HISTORY_LEN)
 8006120:	283f      	cmp	r0, #63	; 0x3f
					header -= _RING_HISTORY_LEN;
 8006122:	bfc8      	it	gt
 8006124:	3840      	subgt	r0, #64	; 0x40
 8006126:	3201      	adds	r2, #1
 8006128:	e7f0      	b.n	800610c <hist_search+0x30>
				}
				return pThis->ring_buf[header];
			}
		}
	} else {
		if (pThis->cur > 0) {
 800612a:	2d00      	cmp	r5, #0
 800612c:	dd4e      	ble.n	80061cc <hist_search+0xf0>
				pThis->cur--;
 800612e:	3d01      	subs	r5, #1
 8006130:	64e5      	str	r5, [r4, #76]	; 0x4c
			int header = pThis->begin;
			int j = 0;

			while ((pThis->ring_buf [header] != 0) && (cnt - j != pThis->cur)) {
 8006132:	eb04 0800 	add.w	r8, r4, r0
 8006136:	f898 7004 	ldrb.w	r7, [r8, #4]
 800613a:	b147      	cbz	r7, 800614e <hist_search+0x72>
 800613c:	42ab      	cmp	r3, r5
 800613e:	d006      	beq.n	800614e <hist_search+0x72>
				header += pThis->ring_buf [header] + 1;
 8006140:	3701      	adds	r7, #1
 8006142:	4438      	add	r0, r7
				if (header >= _RING_HISTORY_LEN)
 8006144:	283f      	cmp	r0, #63	; 0x3f
					header -= _RING_HISTORY_LEN;
 8006146:	bfc8      	it	gt
 8006148:	3840      	subgt	r0, #64	; 0x40
 800614a:	3b01      	subs	r3, #1
 800614c:	e7f1      	b.n	8006132 <hist_search+0x56>
				j++;
			}
			if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 800614e:	19c3      	adds	r3, r0, r7
 8006150:	2b3f      	cmp	r3, #63	; 0x3f
 8006152:	f104 0904 	add.w	r9, r4, #4
 8006156:	f100 0101 	add.w	r1, r0, #1
 800615a:	dc03      	bgt.n	8006164 <hist_search+0x88>
				memcpy (line, pThis->ring_buf + header + 1, pThis->ring_buf[header]);
 800615c:	463a      	mov	r2, r7
 800615e:	4449      	add	r1, r9
 8006160:	4630      	mov	r0, r6
 8006162:	e009      	b.n	8006178 <hist_search+0x9c>
			} else {
				int part0 = _RING_HISTORY_LEN - header - 1;
 8006164:	f1c0 053f 	rsb	r5, r0, #63	; 0x3f
				memcpy (line, pThis->ring_buf + header + 1, part0);
 8006168:	462a      	mov	r2, r5
 800616a:	4449      	add	r1, r9
 800616c:	4630      	mov	r0, r6
 800616e:	f000 fb04 	bl	800677a <memcpy>
				memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
 8006172:	4649      	mov	r1, r9
 8006174:	1b7a      	subs	r2, r7, r5
 8006176:	1970      	adds	r0, r6, r5
 8006178:	f000 faff 	bl	800677a <memcpy>
			}
			return pThis->ring_buf[header];
 800617c:	f898 3004 	ldrb.w	r3, [r8, #4]
 8006180:	e025      	b.n	80061ce <hist_search+0xf2>
				j++;
			}
			if (pThis->ring_buf[header]) {
					pThis->cur++;
				// obtain saved line
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8006182:	19c3      	adds	r3, r0, r7
				if (header >= _RING_HISTORY_LEN)
					header -= _RING_HISTORY_LEN;
				j++;
			}
			if (pThis->ring_buf[header]) {
					pThis->cur++;
 8006184:	3501      	adds	r5, #1
				// obtain saved line
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8006186:	2b3f      	cmp	r3, #63	; 0x3f
				if (header >= _RING_HISTORY_LEN)
					header -= _RING_HISTORY_LEN;
				j++;
			}
			if (pThis->ring_buf[header]) {
					pThis->cur++;
 8006188:	64e5      	str	r5, [r4, #76]	; 0x4c
 800618a:	f100 0a01 	add.w	sl, r0, #1
 800618e:	f104 0504 	add.w	r5, r4, #4
				// obtain saved line
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8006192:	dc08      	bgt.n	80061a6 <hist_search+0xca>
					memset (line, 0, _COMMAND_LINE_LEN);
 8006194:	2265      	movs	r2, #101	; 0x65
 8006196:	2100      	movs	r1, #0
 8006198:	4630      	mov	r0, r6
 800619a:	f000 fb14 	bl	80067c6 <memset>
					memcpy (line, pThis->ring_buf + header + 1, pThis->ring_buf[header]);
 800619e:	463a      	mov	r2, r7
 80061a0:	eb05 010a 	add.w	r1, r5, sl
 80061a4:	e7dc      	b.n	8006160 <hist_search+0x84>
				} else {
					int part0 = _RING_HISTORY_LEN - header - 1;
 80061a6:	f1c0 093f 	rsb	r9, r0, #63	; 0x3f
					memset (line, 0, _COMMAND_LINE_LEN);
 80061aa:	2265      	movs	r2, #101	; 0x65
 80061ac:	2100      	movs	r1, #0
 80061ae:	4630      	mov	r0, r6
 80061b0:	f000 fb09 	bl	80067c6 <memset>
					memcpy (line, pThis->ring_buf + header + 1, part0);
 80061b4:	464a      	mov	r2, r9
 80061b6:	eb05 010a 	add.w	r1, r5, sl
 80061ba:	4630      	mov	r0, r6
 80061bc:	f000 fadd 	bl	800677a <memcpy>
					memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
 80061c0:	ebc9 0207 	rsb	r2, r9, r7
 80061c4:	4629      	mov	r1, r5
 80061c6:	eb06 0009 	add.w	r0, r6, r9
 80061ca:	e7d5      	b.n	8006178 <hist_search+0x9c>
				memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
			}
			return pThis->ring_buf[header];
		} else {
			/* empty line */
			return 0;
 80061cc:	4613      	mov	r3, r2
static void hist_search (microrl_t * pThis, int dir)
{
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
	if (len >= 0) {
		pThis->cursor = pThis->cmdlen = len;
		terminal_reset_cursor (pThis);
 80061ce:	f104 00cc 	add.w	r0, r4, #204	; 0xcc
#ifdef _USE_ESC_SEQ
static void hist_search (microrl_t * pThis, int dir)
{
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
	if (len >= 0) {
		pThis->cursor = pThis->cmdlen = len;
 80061d2:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
 80061d6:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
		terminal_reset_cursor (pThis);
 80061da:	f7ff ff07 	bl	8005fec <terminal_reset_cursor.isra.2>
		terminal_print_line (pThis, 0, pThis->cursor);
 80061de:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 80061e2:	4620      	mov	r0, r4
	}
}
 80061e4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
{
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
	if (len >= 0) {
		pThis->cursor = pThis->cmdlen = len;
		terminal_reset_cursor (pThis);
		terminal_print_line (pThis, 0, pThis->cursor);
 80061e8:	2100      	movs	r1, #0
 80061ea:	f7ff bf49 	b.w	8006080 <terminal_print_line>
 80061ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080061f4 <microrl_backspace>:

//*****************************************************************************
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
	if (pThis->cursor > 0) {
 80061f4:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
}

//*****************************************************************************
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
 80061f8:	b510      	push	{r4, lr}
	if (pThis->cursor > 0) {
 80061fa:	2b00      	cmp	r3, #0
}

//*****************************************************************************
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
 80061fc:	4604      	mov	r4, r0
	if (pThis->cursor > 0) {
 80061fe:	dd1e      	ble.n	800623e <microrl_backspace+0x4a>
}

//*****************************************************************************
inline static void terminal_backspace (microrl_t * pThis)
{
		pThis->print ("\033[D \033[D");
 8006200:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 8006204:	480e      	ldr	r0, [pc, #56]	; (8006240 <microrl_backspace+0x4c>)
 8006206:	4798      	blx	r3
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
	if (pThis->cursor > 0) {
		terminal_backspace (pThis);
		memmove (pThis->cmdline + pThis->cursor-1,
 8006208:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 800620c:	f8d4 20bc 	ldr.w	r2, [r4, #188]	; 0xbc
 8006210:	f104 0354 	add.w	r3, r4, #84	; 0x54
 8006214:	1a52      	subs	r2, r2, r1
 8006216:	1e48      	subs	r0, r1, #1
 8006218:	3201      	adds	r2, #1
 800621a:	4419      	add	r1, r3
 800621c:	4418      	add	r0, r3
 800621e:	f000 fab7 	bl	8006790 <memmove>
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen-pThis->cursor+1);
		pThis->cursor--;
 8006222:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
		pThis->cmdline [pThis->cmdlen] = '\0';
 8006226:	2100      	movs	r1, #0
	if (pThis->cursor > 0) {
		terminal_backspace (pThis);
		memmove (pThis->cmdline + pThis->cursor-1,
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen-pThis->cursor+1);
		pThis->cursor--;
 8006228:	3b01      	subs	r3, #1
 800622a:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
		pThis->cmdline [pThis->cmdlen] = '\0';
 800622e:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8006232:	18e2      	adds	r2, r4, r3
		pThis->cmdlen--;
 8006234:	3b01      	subs	r3, #1
		terminal_backspace (pThis);
		memmove (pThis->cmdline + pThis->cursor-1,
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen-pThis->cursor+1);
		pThis->cursor--;
		pThis->cmdline [pThis->cmdlen] = '\0';
 8006236:	f882 1054 	strb.w	r1, [r2, #84]	; 0x54
		pThis->cmdlen--;
 800623a:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
 800623e:	bd10      	pop	{r4, pc}
 8006240:	08007a22 	.word	0x08007a22

08006244 <microrl_insert_text>:
#endif

//*****************************************************************************
// insert len char of text at cursor position
static int microrl_insert_text (microrl_t * pThis, char * text, int len)
{
 8006244:	b570      	push	{r4, r5, r6, lr}
 8006246:	4615      	mov	r5, r2
	int i;
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
 8006248:	f8d0 20bc 	ldr.w	r2, [r0, #188]	; 0xbc
#endif

//*****************************************************************************
// insert len char of text at cursor position
static int microrl_insert_text (microrl_t * pThis, char * text, int len)
{
 800624c:	4604      	mov	r4, r0
	int i;
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
 800624e:	1953      	adds	r3, r2, r5
 8006250:	2b64      	cmp	r3, #100	; 0x64
#endif

//*****************************************************************************
// insert len char of text at cursor position
static int microrl_insert_text (microrl_t * pThis, char * text, int len)
{
 8006252:	460e      	mov	r6, r1
	int i;
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
 8006254:	dc27      	bgt.n	80062a6 <microrl_insert_text+0x62>
		memmove (pThis->cmdline + pThis->cursor + len,
 8006256:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 800625a:	3054      	adds	r0, #84	; 0x54
 800625c:	186b      	adds	r3, r5, r1
 800625e:	1a52      	subs	r2, r2, r1
 8006260:	4401      	add	r1, r0
 8006262:	4418      	add	r0, r3
 8006264:	f000 fa94 	bl	8006790 <memmove>
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen - pThis->cursor);
		for (i = 0; i < len; i++) {
 8006268:	2200      	movs	r2, #0
			pThis->cmdline [pThis->cursor + i] = text [i];
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
				pThis->cmdline [pThis->cursor + i] = 0;
 800626a:	4610      	mov	r0, r2
	int i;
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
		memmove (pThis->cmdline + pThis->cursor + len,
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen - pThis->cursor);
		for (i = 0; i < len; i++) {
 800626c:	42aa      	cmp	r2, r5
 800626e:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8006272:	da0a      	bge.n	800628a <microrl_insert_text+0x46>
			pThis->cmdline [pThis->cursor + i] = text [i];
 8006274:	5cb1      	ldrb	r1, [r6, r2]
 8006276:	4413      	add	r3, r2
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
 8006278:	2920      	cmp	r1, #32
 800627a:	4423      	add	r3, r4
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
		memmove (pThis->cmdline + pThis->cursor + len,
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen - pThis->cursor);
		for (i = 0; i < len; i++) {
			pThis->cmdline [pThis->cursor + i] = text [i];
 800627c:	bf14      	ite	ne
 800627e:	f883 1054 	strbne.w	r1, [r3, #84]	; 0x54
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
				pThis->cmdline [pThis->cursor + i] = 0;
 8006282:	f883 0054 	strbeq.w	r0, [r3, #84]	; 0x54
	int i;
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
		memmove (pThis->cmdline + pThis->cursor + len,
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen - pThis->cursor);
		for (i = 0; i < len; i++) {
 8006286:	3201      	adds	r2, #1
 8006288:	e7f0      	b.n	800626c <microrl_insert_text+0x28>
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
				pThis->cmdline [pThis->cursor + i] = 0;
			}
		}
		pThis->cursor += len;
		pThis->cmdlen += len;
 800628a:	f8d4 20bc 	ldr.w	r2, [r4, #188]	; 0xbc
			pThis->cmdline [pThis->cursor + i] = text [i];
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
				pThis->cmdline [pThis->cursor + i] = 0;
			}
		}
		pThis->cursor += len;
 800628e:	442b      	add	r3, r5
		pThis->cmdlen += len;
 8006290:	442a      	add	r2, r5
			pThis->cmdline [pThis->cursor + i] = text [i];
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
				pThis->cmdline [pThis->cursor + i] = 0;
			}
		}
		pThis->cursor += len;
 8006292:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
		pThis->cmdlen += len;
 8006296:	f8c4 20bc 	str.w	r2, [r4, #188]	; 0xbc
		pThis->cmdline [pThis->cmdlen] = '\0';
 800629a:	2300      	movs	r3, #0
 800629c:	4414      	add	r4, r2
 800629e:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 80062a2:	2001      	movs	r0, #1
 80062a4:	bd70      	pop	{r4, r5, r6, pc}
		return true;
	}
	return false;
 80062a6:	2000      	movs	r0, #0
}
 80062a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080062ac <microrl_init>:
	terminal_move_cursor (pThis, cursor);
}

//*****************************************************************************
void microrl_init (microrl_t * pThis, void (*print) (const char *)) 
{
 80062ac:	b570      	push	{r4, r5, r6, lr}
 80062ae:	4604      	mov	r4, r0
 80062b0:	460d      	mov	r5, r1
	memset(pThis->cmdline, 0, _COMMAND_LINE_LEN);
 80062b2:	2265      	movs	r2, #101	; 0x65
 80062b4:	2100      	movs	r1, #0
 80062b6:	3054      	adds	r0, #84	; 0x54
 80062b8:	f000 fa85 	bl	80067c6 <memset>
#ifdef _USE_HISTORY
	memset(pThis->ring_hist.ring_buf, 0, _RING_HISTORY_LEN);
 80062bc:	2240      	movs	r2, #64	; 0x40
 80062be:	2100      	movs	r1, #0
 80062c0:	1d20      	adds	r0, r4, #4
 80062c2:	f000 fa80 	bl	80067c6 <memset>
	pThis->ring_hist.begin = 0;
 80062c6:	2300      	movs	r3, #0
 80062c8:	6463      	str	r3, [r4, #68]	; 0x44
	pThis->ring_hist.end = 0;
 80062ca:	64a3      	str	r3, [r4, #72]	; 0x48
	pThis->ring_hist.cur = 0;
 80062cc:	64e3      	str	r3, [r4, #76]	; 0x4c
#endif
	pThis->cmdlen =0;
 80062ce:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
	pThis->cursor = 0;
 80062d2:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	pThis->execute = NULL;
 80062d6:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	pThis->get_completion = NULL;
 80062da:	f8c4 30c8 	str.w	r3, [r4, #200]	; 0xc8
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
 80062de:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
#endif
	pThis->prompt_str = prompt_default;
 80062e2:	4b06      	ldr	r3, [pc, #24]	; (80062fc <microrl_init+0x50>)
	pThis->print = print;
 80062e4:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
	pThis->execute = NULL;
	pThis->get_completion = NULL;
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
#endif
	pThis->prompt_str = prompt_default;
 80062e8:	681b      	ldr	r3, [r3, #0]
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
 80062ea:	4805      	ldr	r0, [pc, #20]	; (8006300 <microrl_init+0x54>)
	pThis->execute = NULL;
	pThis->get_completion = NULL;
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
#endif
	pThis->prompt_str = prompt_default;
 80062ec:	6523      	str	r3, [r4, #80]	; 0x50
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
 80062ee:	47a8      	blx	r5


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 80062f0:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80062f4:	6d20      	ldr	r0, [r4, #80]	; 0x50
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
	print_prompt (pThis);
#endif
}
 80062f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 80062fa:	4718      	bx	r3
 80062fc:	20000160 	.word	0x20000160
 8006300:	08007880 	.word	0x08007880

08006304 <microrl_set_complete_callback>:
}

//*****************************************************************************
void microrl_set_complete_callback (microrl_t * pThis, char ** (*get_completion)(int, const char* const*))
{
	pThis->get_completion = get_completion;
 8006304:	f8c0 10c8 	str.w	r1, [r0, #200]	; 0xc8
 8006308:	4770      	bx	lr

0800630a <microrl_set_execute_callback>:
}

//*****************************************************************************
void microrl_set_execute_callback (microrl_t * pThis, int (*execute)(int, const char* const*))
{
	pThis->execute = execute;
 800630a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
 800630e:	4770      	bx	lr

08006310 <microrl_set_sigint_callback>:
}
#ifdef _USE_CTLR_C
//*****************************************************************************
void microrl_set_sigint_callback (microrl_t * pThis, void (*sigintf)(void))
{
	pThis->sigint = sigintf;
 8006310:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
 8006314:	4770      	bx	lr
	...

08006318 <new_line_handler>:
	} 
}
#endif

//*****************************************************************************
void new_line_handler(microrl_t * pThis){
 8006318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800631c:	4604      	mov	r4, r0
}

//*****************************************************************************
inline static void terminal_newline (microrl_t * pThis)
{
	pThis->print (ENDL);
 800631e:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
	} 
}
#endif

//*****************************************************************************
void new_line_handler(microrl_t * pThis){
 8006322:	b088      	sub	sp, #32
}

//*****************************************************************************
inline static void terminal_newline (microrl_t * pThis)
{
	pThis->print (ENDL);
 8006324:	4839      	ldr	r0, [pc, #228]	; (800640c <new_line_handler+0xf4>)
 8006326:	4798      	blx	r3
	char const * tkn_arr [_COMMAND_TOKEN_NMB];
	int status;

	terminal_newline (pThis);
#ifdef _USE_HISTORY
	if (pThis->cmdlen > 0)
 8006328:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 800632c:	1e6b      	subs	r3, r5, #1
 800632e:	2b3d      	cmp	r3, #61	; 0x3d
 8006330:	d838      	bhi.n	80063a4 <new_line_handler+0x8c>

//*****************************************************************************
// check space for new line, remove older while not space
static int hist_is_space_for_new (ring_history_t * pThis, int len)
{
	if (pThis->ring_buf [pThis->begin] == 0)
 8006332:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006334:	18a3      	adds	r3, r4, r2
 8006336:	7919      	ldrb	r1, [r3, #4]
 8006338:	b151      	cbz	r1, 8006350 <new_line_handler+0x38>
		return true;
	if (pThis->end >= pThis->begin) {
 800633a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800633c:	429a      	cmp	r2, r3
		if (_RING_HISTORY_LEN - pThis->end + pThis->begin - 1 > len)
 800633e:	eba2 0303 	sub.w	r3, r2, r3
 8006342:	bfd4      	ite	le
 8006344:	333f      	addle	r3, #63	; 0x3f
			return true;
	}	else {
		if (pThis->begin - pThis->end - 1> len)
 8006346:	f103 33ff 	addgt.w	r3, r3, #4294967295
 800634a:	429d      	cmp	r5, r3
 800634c:	da55      	bge.n	80063fa <new_line_handler+0xe2>
 800634e:	e000      	b.n	8006352 <new_line_handler+0x3a>
	while (!hist_is_space_for_new (pThis, len)) {
		hist_erase_older (pThis);
	}
	// if it's first line
	if (pThis->ring_buf [pThis->begin] == 0) 
		pThis->ring_buf [pThis->begin] = len;
 8006350:	711d      	strb	r5, [r3, #4]
	
	// store line
	if (len < _RING_HISTORY_LEN-pThis->end-1)
 8006352:	6ca0      	ldr	r0, [r4, #72]	; 0x48
	int status;

	terminal_newline (pThis);
#ifdef _USE_HISTORY
	if (pThis->cmdlen > 0)
		hist_save_line (&pThis->ring_hist, pThis->cmdline, pThis->cmdlen);
 8006354:	f104 0854 	add.w	r8, r4, #84	; 0x54
	// if it's first line
	if (pThis->ring_buf [pThis->begin] == 0) 
		pThis->ring_buf [pThis->begin] = len;
	
	// store line
	if (len < _RING_HISTORY_LEN-pThis->end-1)
 8006358:	f1c0 063f 	rsb	r6, r0, #63	; 0x3f
 800635c:	42b5      	cmp	r5, r6
 800635e:	f104 0704 	add.w	r7, r4, #4
 8006362:	f100 0001 	add.w	r0, r0, #1
 8006366:	da03      	bge.n	8006370 <new_line_handler+0x58>
		memcpy (pThis->ring_buf + pThis->end + 1, line, len);
 8006368:	462a      	mov	r2, r5
 800636a:	4641      	mov	r1, r8
 800636c:	4438      	add	r0, r7
 800636e:	e008      	b.n	8006382 <new_line_handler+0x6a>
	else {
		int part_len = _RING_HISTORY_LEN-pThis->end-1;
		memcpy (pThis->ring_buf + pThis->end + 1, line, part_len);
 8006370:	4632      	mov	r2, r6
 8006372:	4641      	mov	r1, r8
 8006374:	4438      	add	r0, r7
 8006376:	f000 fa00 	bl	800677a <memcpy>
		memcpy (pThis->ring_buf, line + part_len, len - part_len);
 800637a:	4638      	mov	r0, r7
 800637c:	1baa      	subs	r2, r5, r6
 800637e:	eb08 0106 	add.w	r1, r8, r6
 8006382:	f000 f9fa 	bl	800677a <memcpy>
	}
	pThis->ring_buf [pThis->end] = len;
 8006386:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006388:	18e2      	adds	r2, r4, r3
 800638a:	7115      	strb	r5, [r2, #4]
	pThis->end = pThis->end + len + 1;
 800638c:	441d      	add	r5, r3
 800638e:	1c6b      	adds	r3, r5, #1
	if (pThis->end >= _RING_HISTORY_LEN)
 8006390:	2b3f      	cmp	r3, #63	; 0x3f
		pThis->end -= _RING_HISTORY_LEN;
 8006392:	bfca      	itet	gt
 8006394:	3d3f      	subgt	r5, #63	; 0x3f
		int part_len = _RING_HISTORY_LEN-pThis->end-1;
		memcpy (pThis->ring_buf + pThis->end + 1, line, part_len);
		memcpy (pThis->ring_buf, line + part_len, len - part_len);
	}
	pThis->ring_buf [pThis->end] = len;
	pThis->end = pThis->end + len + 1;
 8006396:	64a3      	strle	r3, [r4, #72]	; 0x48
	if (pThis->end >= _RING_HISTORY_LEN)
		pThis->end -= _RING_HISTORY_LEN;
 8006398:	64a5      	strgt	r5, [r4, #72]	; 0x48
	pThis->ring_buf [pThis->end] = 0;
 800639a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800639c:	2200      	movs	r2, #0
 800639e:	4423      	add	r3, r4
 80063a0:	711a      	strb	r2, [r3, #4]
	pThis->cur = 0;
 80063a2:	64e2      	str	r2, [r4, #76]	; 0x4c
	terminal_newline (pThis);
#ifdef _USE_HISTORY
	if (pThis->cmdlen > 0)
		hist_save_line (&pThis->ring_hist, pThis->cmdline, pThis->cmdlen);
#endif
	status = split (pThis, pThis->cmdlen, tkn_arr);
 80063a4:	466a      	mov	r2, sp
 80063a6:	f8d4 10bc 	ldr.w	r1, [r4, #188]	; 0xbc
 80063aa:	4620      	mov	r0, r4
 80063ac:	f7ff fdd0 	bl	8005f50 <split>
	if (status == -1){
 80063b0:	1c42      	adds	r2, r0, #1
 80063b2:	d108      	bne.n	80063c6 <new_line_handler+0xae>
		//          pThis->print ("ERROR: Max token amount exseed\n");
		pThis->print ("ERROR:too many tokens");
 80063b4:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80063b8:	4815      	ldr	r0, [pc, #84]	; (8006410 <new_line_handler+0xf8>)
 80063ba:	4798      	blx	r3
		pThis->print (ENDL);
 80063bc:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80063c0:	4812      	ldr	r0, [pc, #72]	; (800640c <new_line_handler+0xf4>)
 80063c2:	4798      	blx	r3
 80063c4:	e006      	b.n	80063d4 <new_line_handler+0xbc>
	}
	if ((status > 0) && (pThis->execute != NULL))
 80063c6:	2800      	cmp	r0, #0
 80063c8:	dd04      	ble.n	80063d4 <new_line_handler+0xbc>
 80063ca:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 80063ce:	b10b      	cbz	r3, 80063d4 <new_line_handler+0xbc>
		pThis->execute (status, tkn_arr);
 80063d0:	4669      	mov	r1, sp
 80063d2:	4798      	blx	r3
	print_prompt (pThis);
	pThis->cmdlen = 0;
 80063d4:	2500      	movs	r5, #0


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 80063d6:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80063da:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80063dc:	4798      	blx	r3
		pThis->print (ENDL);
	}
	if ((status > 0) && (pThis->execute != NULL))
		pThis->execute (status, tkn_arr);
	print_prompt (pThis);
	pThis->cmdlen = 0;
 80063de:	f8c4 50bc 	str.w	r5, [r4, #188]	; 0xbc
	pThis->cursor = 0;
 80063e2:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
	memset(pThis->cmdline, 0, _COMMAND_LINE_LEN);
 80063e6:	2265      	movs	r2, #101	; 0x65
 80063e8:	4629      	mov	r1, r5
 80063ea:	f104 0054 	add.w	r0, r4, #84	; 0x54
 80063ee:	f000 f9ea 	bl	80067c6 <memset>
#ifdef _USE_HISTORY
	pThis->ring_hist.cur = 0;
 80063f2:	64e5      	str	r5, [r4, #76]	; 0x4c
#endif
}
 80063f4:	b008      	add	sp, #32
 80063f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

//*****************************************************************************
// remove older message from ring buffer
static void hist_erase_older (ring_history_t * pThis)
{
	int new_pos = pThis->begin + pThis->ring_buf [pThis->begin] + 1;
 80063fa:	440a      	add	r2, r1
 80063fc:	1c53      	adds	r3, r2, #1
	if (new_pos >= _RING_HISTORY_LEN)
 80063fe:	2b3f      	cmp	r3, #63	; 0x3f
 8006400:	dd01      	ble.n	8006406 <new_line_handler+0xee>
		new_pos = new_pos - _RING_HISTORY_LEN;
 8006402:	f1a2 033f 	sub.w	r3, r2, #63	; 0x3f
	
	pThis->begin = new_pos;
 8006406:	6463      	str	r3, [r4, #68]	; 0x44
 8006408:	e793      	b.n	8006332 <new_line_handler+0x1a>
 800640a:	bf00      	nop
 800640c:	08007880 	.word	0x08007880
 8006410:	08007a2a 	.word	0x08007a2a

08006414 <microrl_insert_char>:
}

//*****************************************************************************

void microrl_insert_char (microrl_t * pThis, int ch)
{
 8006414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifdef _USE_ESC_SEQ
	if (pThis->escape) {
 8006418:	7845      	ldrb	r5, [r0, #1]
}

//*****************************************************************************

void microrl_insert_char (microrl_t * pThis, int ch)
{
 800641a:	b08a      	sub	sp, #40	; 0x28
 800641c:	4604      	mov	r4, r0
 800641e:	9101      	str	r1, [sp, #4]
#ifdef _USE_ESC_SEQ
	if (pThis->escape) {
 8006420:	2d00      	cmp	r5, #0
 8006422:	d054      	beq.n	80064ce <microrl_insert_char+0xba>
		if (escape_process(pThis, ch))
 8006424:	b2cb      	uxtb	r3, r1

//*****************************************************************************
// handling escape sequences
static int escape_process (microrl_t * pThis, char ch)
{
	if (ch == '[') {
 8006426:	2b5b      	cmp	r3, #91	; 0x5b
 8006428:	d101      	bne.n	800642e <microrl_insert_char+0x1a>
		pThis->escape_seq = _ESC_BRACKET;
 800642a:	2301      	movs	r3, #1
 800642c:	e02e      	b.n	800648c <microrl_insert_char+0x78>
		return 0;
	} else if (pThis->escape_seq == _ESC_BRACKET) {
 800642e:	7801      	ldrb	r1, [r0, #0]
 8006430:	2901      	cmp	r1, #1
 8006432:	d132      	bne.n	800649a <microrl_insert_char+0x86>
		if (ch == 'A') {
 8006434:	2b41      	cmp	r3, #65	; 0x41
 8006436:	d101      	bne.n	800643c <microrl_insert_char+0x28>
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_UP);
 8006438:	2100      	movs	r1, #0
 800643a:	e001      	b.n	8006440 <microrl_insert_char+0x2c>
#endif
			return 1;
		} else if (ch == 'B') {
 800643c:	2b42      	cmp	r3, #66	; 0x42
 800643e:	d102      	bne.n	8006446 <microrl_insert_char+0x32>
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_DOWN);
 8006440:	f7ff fe4c 	bl	80060dc <hist_search>
 8006444:	e14c      	b.n	80066e0 <microrl_insert_char+0x2cc>
#endif
			return 1;
		} else if (ch == 'C') {
 8006446:	2b43      	cmp	r3, #67	; 0x43
 8006448:	d10d      	bne.n	8006466 <microrl_insert_char+0x52>
			if (pThis->cursor < pThis->cmdlen) {
 800644a:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 800644e:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
 8006452:	429a      	cmp	r2, r3
 8006454:	f280 8144 	bge.w	80066e0 <microrl_insert_char+0x2cc>
				terminal_move_cursor (pThis, 1);
 8006458:	30cc      	adds	r0, #204	; 0xcc
 800645a:	f7ff fde7 	bl	800602c <terminal_move_cursor.isra.3>
				pThis->cursor++;
 800645e:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8006462:	3301      	adds	r3, #1
 8006464:	e030      	b.n	80064c8 <microrl_insert_char+0xb4>
			}
			return 1;
		} else if (ch == 'D') {
 8006466:	2b44      	cmp	r3, #68	; 0x44
 8006468:	d10d      	bne.n	8006486 <microrl_insert_char+0x72>
			if (pThis->cursor > 0) {
 800646a:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 800646e:	2b00      	cmp	r3, #0
 8006470:	f340 8136 	ble.w	80066e0 <microrl_insert_char+0x2cc>
				terminal_move_cursor (pThis, -1);
 8006474:	f04f 31ff 	mov.w	r1, #4294967295
 8006478:	30cc      	adds	r0, #204	; 0xcc
 800647a:	f7ff fdd7 	bl	800602c <terminal_move_cursor.isra.3>
				pThis->cursor--;
 800647e:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8006482:	3b01      	subs	r3, #1
 8006484:	e020      	b.n	80064c8 <microrl_insert_char+0xb4>
			}
			return 1;
		} else if (ch == '7') {
 8006486:	2b37      	cmp	r3, #55	; 0x37
 8006488:	d102      	bne.n	8006490 <microrl_insert_char+0x7c>
			pThis->escape_seq = _ESC_HOME;
 800648a:	2302      	movs	r3, #2
 800648c:	7023      	strb	r3, [r4, #0]
 800648e:	e129      	b.n	80066e4 <microrl_insert_char+0x2d0>
			return 0;
		} else if (ch == '8') {
 8006490:	2b38      	cmp	r3, #56	; 0x38
 8006492:	f040 8125 	bne.w	80066e0 <microrl_insert_char+0x2cc>
			pThis->escape_seq = _ESC_END;
 8006496:	2303      	movs	r3, #3
 8006498:	e7f8      	b.n	800648c <microrl_insert_char+0x78>
			return 0;
		} 
	} else if (ch == '~') {
 800649a:	2b7e      	cmp	r3, #126	; 0x7e
 800649c:	f040 8120 	bne.w	80066e0 <microrl_insert_char+0x2cc>
		if (pThis->escape_seq == _ESC_HOME) {
 80064a0:	2902      	cmp	r1, #2
 80064a2:	d104      	bne.n	80064ae <microrl_insert_char+0x9a>
			terminal_reset_cursor (pThis);
 80064a4:	30cc      	adds	r0, #204	; 0xcc
 80064a6:	f7ff fda1 	bl	8005fec <terminal_reset_cursor.isra.2>
			pThis->cursor = 0;
 80064aa:	2300      	movs	r3, #0
 80064ac:	e00c      	b.n	80064c8 <microrl_insert_char+0xb4>
			return 1;
		} else if (pThis->escape_seq == _ESC_END) {
 80064ae:	2903      	cmp	r1, #3
 80064b0:	f040 8116 	bne.w	80066e0 <microrl_insert_char+0x2cc>
			terminal_move_cursor (pThis, pThis->cmdlen-pThis->cursor);
 80064b4:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 80064b8:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 80064bc:	30cc      	adds	r0, #204	; 0xcc
 80064be:	1ac9      	subs	r1, r1, r3
 80064c0:	f7ff fdb4 	bl	800602c <terminal_move_cursor.isra.3>
			pThis->cursor = pThis->cmdlen;
 80064c4:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80064c8:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
 80064cc:	e108      	b.n	80066e0 <microrl_insert_char+0x2cc>
	if (pThis->escape) {
		if (escape_process(pThis, ch))
			pThis->escape = 0;
	} else {
#endif
		switch (ch) {
 80064ce:	290a      	cmp	r1, #10
 80064d0:	f000 8108 	beq.w	80066e4 <microrl_insert_char+0x2d0>
 80064d4:	dc1a      	bgt.n	800650c <microrl_insert_char+0xf8>
 80064d6:	2905      	cmp	r1, #5
 80064d8:	f000 80b4 	beq.w	8006644 <microrl_insert_char+0x230>
 80064dc:	dc0e      	bgt.n	80064fc <microrl_insert_char+0xe8>
 80064de:	2902      	cmp	r1, #2
 80064e0:	f000 80cb 	beq.w	800667a <microrl_insert_char+0x266>
 80064e4:	2903      	cmp	r1, #3
 80064e6:	f000 80e1 	beq.w	80066ac <microrl_insert_char+0x298>
 80064ea:	2901      	cmp	r1, #1
 80064ec:	f040 80e3 	bne.w	80066b6 <microrl_insert_char+0x2a2>
				terminal_move_cursor (pThis, pThis->cmdlen-pThis->cursor);
				pThis->cursor = pThis->cmdlen;
			break;
			//-----------------------------------------------------
			case KEY_SOH: // ^A
				terminal_reset_cursor (pThis);
 80064f0:	30cc      	adds	r0, #204	; 0xcc
 80064f2:	f7ff fd7b 	bl	8005fec <terminal_reset_cursor.isra.2>
				pThis->cursor = 0;
 80064f6:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
			break;
 80064fa:	e0f3      	b.n	80066e4 <microrl_insert_char+0x2d0>
	if (pThis->escape) {
		if (escape_process(pThis, ch))
			pThis->escape = 0;
	} else {
#endif
		switch (ch) {
 80064fc:	2908      	cmp	r1, #8
 80064fe:	f000 80ce 	beq.w	800669e <microrl_insert_char+0x28a>
 8006502:	dc23      	bgt.n	800654c <microrl_insert_char+0x138>
 8006504:	2906      	cmp	r1, #6
 8006506:	f000 80a8 	beq.w	800665a <microrl_insert_char+0x246>
 800650a:	e0d4      	b.n	80066b6 <microrl_insert_char+0x2a2>
 800650c:	2910      	cmp	r1, #16
 800650e:	f000 80c0 	beq.w	8006692 <microrl_insert_char+0x27e>
 8006512:	dc10      	bgt.n	8006536 <microrl_insert_char+0x122>
 8006514:	290d      	cmp	r1, #13
 8006516:	d016      	beq.n	8006546 <microrl_insert_char+0x132>
 8006518:	290e      	cmp	r1, #14
 800651a:	f000 80bc 	beq.w	8006696 <microrl_insert_char+0x282>
 800651e:	290b      	cmp	r1, #11
 8006520:	f040 80c9 	bne.w	80066b6 <microrl_insert_char+0x2a2>
				}
				terminal_print_line (pThis, 0, pThis->cursor);
			break;
			//-----------------------------------------------------
			case KEY_VT:  // ^K
				pThis->print ("\033[K");
 8006524:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 8006528:	4870      	ldr	r0, [pc, #448]	; (80066ec <microrl_insert_char+0x2d8>)
 800652a:	4798      	blx	r3
				pThis->cmdlen = pThis->cursor;
 800652c:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8006530:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
			break;
 8006534:	e0d6      	b.n	80066e4 <microrl_insert_char+0x2d0>
	if (pThis->escape) {
		if (escape_process(pThis, ch))
			pThis->escape = 0;
	} else {
#endif
		switch (ch) {
 8006536:	291b      	cmp	r1, #27
 8006538:	d078      	beq.n	800662c <microrl_insert_char+0x218>
 800653a:	297f      	cmp	r1, #127	; 0x7f
 800653c:	f000 80af 	beq.w	800669e <microrl_insert_char+0x28a>
 8006540:	2915      	cmp	r1, #21
 8006542:	d075      	beq.n	8006630 <microrl_insert_char+0x21c>
 8006544:	e0b7      	b.n	80066b6 <microrl_insert_char+0x2a2>
			//-----------------------------------------------------
#ifdef _ENDL_CR
			case KEY_CR:
				new_line_handler(pThis);
 8006546:	f7ff fee7 	bl	8006318 <new_line_handler>
			break;
 800654a:	e0cb      	b.n	80066e4 <microrl_insert_char+0x2d0>
static void microrl_get_complite (microrl_t * pThis) 
{
	char const * tkn_arr[_COMMAND_TOKEN_NMB];
	char ** compl_token; 
	
	if (pThis->get_completion == NULL) // callback was not set
 800654c:	f8d0 30c8 	ldr.w	r3, [r0, #200]	; 0xc8
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 80c7 	beq.w	80066e4 <microrl_insert_char+0x2d0>
		return;
	
	int status = split (pThis, pThis->cursor, tkn_arr);
 8006556:	aa02      	add	r2, sp, #8
 8006558:	f8d0 10c0 	ldr.w	r1, [r0, #192]	; 0xc0
 800655c:	f7ff fcf8 	bl	8005f50 <split>
	if (pThis->cmdline[pThis->cursor-1] == '\0')
 8006560:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
	char ** compl_token; 
	
	if (pThis->get_completion == NULL) // callback was not set
		return;
	
	int status = split (pThis, pThis->cursor, tkn_arr);
 8006564:	4607      	mov	r7, r0
	if (pThis->cmdline[pThis->cursor-1] == '\0')
 8006566:	4423      	add	r3, r4
 8006568:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800656c:	b933      	cbnz	r3, 800657c <microrl_insert_char+0x168>
		tkn_arr[status++] = "";
 800656e:	ab0a      	add	r3, sp, #40	; 0x28
 8006570:	4a5f      	ldr	r2, [pc, #380]	; (80066f0 <microrl_insert_char+0x2dc>)
 8006572:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8006576:	f843 2c20 	str.w	r2, [r3, #-32]
 800657a:	3701      	adds	r7, #1
	compl_token = pThis->get_completion (status, tkn_arr);
 800657c:	f8d4 30c8 	ldr.w	r3, [r4, #200]	; 0xc8
 8006580:	a902      	add	r1, sp, #8
 8006582:	4638      	mov	r0, r7
 8006584:	4798      	blx	r3
 8006586:	4605      	mov	r5, r0
	if (compl_token[0] != NULL) {
 8006588:	6800      	ldr	r0, [r0, #0]
 800658a:	2800      	cmp	r0, #0
 800658c:	f000 80aa 	beq.w	80066e4 <microrl_insert_char+0x2d0>
		int i = 0;
		int len;

		if (compl_token[1] == NULL) {
 8006590:	686b      	ldr	r3, [r5, #4]
 8006592:	b113      	cbz	r3, 800659a <microrl_insert_char+0x186>
 8006594:	2301      	movs	r3, #1
 8006596:	2600      	movs	r6, #0
 8006598:	e00c      	b.n	80065b4 <microrl_insert_char+0x1a0>
			len = strlen (compl_token[0]);
 800659a:	f7f9 fe45 	bl	8000228 <strlen>
 800659e:	4606      	mov	r6, r0
 80065a0:	e028      	b.n	80065f4 <microrl_insert_char+0x1e0>
{
	int len = 0;
	int i = 1;
	while (1) {
		while (arr[i]!=NULL) {
			if ((arr[i][len] != arr[i-1][len]) || 
 80065a2:	442a      	add	r2, r5
 80065a4:	f852 2c04 	ldr.w	r2, [r2, #-4]
 80065a8:	5d89      	ldrb	r1, [r1, r6]
 80065aa:	5d92      	ldrb	r2, [r2, r6]
 80065ac:	428a      	cmp	r2, r1
 80065ae:	d107      	bne.n	80065c0 <microrl_insert_char+0x1ac>
 80065b0:	b132      	cbz	r2, 80065c0 <microrl_insert_char+0x1ac>
					(arr[i][len] == '\0') || 
					(arr[i-1][len]=='\0')) 
				return len;
			len++;
 80065b2:	3601      	adds	r6, #1
static int common_len (char ** arr)
{
	int len = 0;
	int i = 1;
	while (1) {
		while (arr[i]!=NULL) {
 80065b4:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80065b8:	009a      	lsls	r2, r3, #2
 80065ba:	2900      	cmp	r1, #0
 80065bc:	d1f1      	bne.n	80065a2 <microrl_insert_char+0x18e>
 80065be:	e006      	b.n	80065ce <microrl_insert_char+0x1ba>
}

//*****************************************************************************
inline static void terminal_newline (microrl_t * pThis)
{
	pThis->print (ENDL);
 80065c0:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80065c4:	484b      	ldr	r0, [pc, #300]	; (80066f4 <microrl_insert_char+0x2e0>)
 80065c6:	4798      	blx	r3
 80065c8:	f1a5 0804 	sub.w	r8, r5, #4
 80065cc:	e001      	b.n	80065d2 <microrl_insert_char+0x1be>
					(arr[i][len] == '\0') || 
					(arr[i-1][len]=='\0')) 
				return len;
			len++;
		}
		i++;
 80065ce:	3301      	adds	r3, #1
 80065d0:	e7f0      	b.n	80065b4 <microrl_insert_char+0x1a0>
		if (compl_token[1] == NULL) {
			len = strlen (compl_token[0]);
		} else {
			len = common_len (compl_token);
			terminal_newline (pThis);
			while (compl_token [i] != NULL) {
 80065d2:	f858 0f04 	ldr.w	r0, [r8, #4]!
				pThis->print (compl_token[i]);
 80065d6:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
		if (compl_token[1] == NULL) {
			len = strlen (compl_token[0]);
		} else {
			len = common_len (compl_token);
			terminal_newline (pThis);
			while (compl_token [i] != NULL) {
 80065da:	b128      	cbz	r0, 80065e8 <microrl_insert_char+0x1d4>
				pThis->print (compl_token[i]);
 80065dc:	4798      	blx	r3
				pThis->print (" ");
 80065de:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80065e2:	4845      	ldr	r0, [pc, #276]	; (80066f8 <microrl_insert_char+0x2e4>)
 80065e4:	4798      	blx	r3
 80065e6:	e7f4      	b.n	80065d2 <microrl_insert_char+0x1be>
}

//*****************************************************************************
inline static void terminal_newline (microrl_t * pThis)
{
	pThis->print (ENDL);
 80065e8:	4842      	ldr	r0, [pc, #264]	; (80066f4 <microrl_insert_char+0x2e0>)
 80065ea:	4798      	blx	r3


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 80065ec:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80065f0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80065f2:	4798      	blx	r3
			}
			terminal_newline (pThis);
			print_prompt (pThis);
		}
		
		if (len) {
 80065f4:	b19e      	cbz	r6, 800661e <microrl_insert_char+0x20a>
			microrl_insert_text (pThis, compl_token[0] + strlen(tkn_arr[status-1]), 
 80065f6:	ab0a      	add	r3, sp, #40	; 0x28
 80065f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80065fc:	f857 0c24 	ldr.w	r0, [r7, #-36]
 8006600:	f7f9 fe12 	bl	8000228 <strlen>
 8006604:	6829      	ldr	r1, [r5, #0]
 8006606:	1a32      	subs	r2, r6, r0
 8006608:	4401      	add	r1, r0
 800660a:	4620      	mov	r0, r4
 800660c:	f7ff fe1a 	bl	8006244 <microrl_insert_text>
																	len - strlen(tkn_arr[status-1]));
			if (compl_token[1] == NULL) 
 8006610:	686b      	ldr	r3, [r5, #4]
 8006612:	b923      	cbnz	r3, 800661e <microrl_insert_char+0x20a>
				microrl_insert_text (pThis, " ", 1);
 8006614:	2201      	movs	r2, #1
 8006616:	4938      	ldr	r1, [pc, #224]	; (80066f8 <microrl_insert_char+0x2e4>)
 8006618:	4620      	mov	r0, r4
 800661a:	f7ff fe13 	bl	8006244 <microrl_insert_text>
		}
		terminal_reset_cursor (pThis);
 800661e:	f104 00cc 	add.w	r0, r4, #204	; 0xcc
 8006622:	f7ff fce3 	bl	8005fec <terminal_reset_cursor.isra.2>
		terminal_print_line (pThis, 0, pThis->cursor);
 8006626:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 800662a:	e009      	b.n	8006640 <microrl_insert_char+0x22c>
			break;
#endif
			//-----------------------------------------------------
			case KEY_ESC:
#ifdef _USE_ESC_SEQ
				pThis->escape = 1;
 800662c:	2301      	movs	r3, #1
 800662e:	e058      	b.n	80066e2 <microrl_insert_char+0x2ce>
#endif
			break;
			//-----------------------------------------------------
			case KEY_NAK: // ^U
					while (pThis->cursor > 0) {
 8006630:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 8006634:	2a00      	cmp	r2, #0
 8006636:	dd03      	ble.n	8006640 <microrl_insert_char+0x22c>
					microrl_backspace (pThis);
 8006638:	4620      	mov	r0, r4
 800663a:	f7ff fddb 	bl	80061f4 <microrl_backspace>
 800663e:	e7f7      	b.n	8006630 <microrl_insert_char+0x21c>
				}
				terminal_print_line (pThis, 0, pThis->cursor);
 8006640:	2100      	movs	r1, #0
 8006642:	e049      	b.n	80066d8 <microrl_insert_char+0x2c4>
				pThis->print ("\033[K");
				pThis->cmdlen = pThis->cursor;
			break;
			//-----------------------------------------------------
			case KEY_ENQ: // ^E
				terminal_move_cursor (pThis, pThis->cmdlen-pThis->cursor);
 8006644:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8006648:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 800664c:	30cc      	adds	r0, #204	; 0xcc
 800664e:	1ac9      	subs	r1, r1, r3
 8006650:	f7ff fcec 	bl	800602c <terminal_move_cursor.isra.3>
				pThis->cursor = pThis->cmdlen;
 8006654:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8006658:	e00c      	b.n	8006674 <microrl_insert_char+0x260>
				terminal_reset_cursor (pThis);
				pThis->cursor = 0;
			break;
			//-----------------------------------------------------
			case KEY_ACK: // ^F
			if (pThis->cursor < pThis->cmdlen) {
 800665a:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 800665e:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
 8006662:	429a      	cmp	r2, r3
 8006664:	da3e      	bge.n	80066e4 <microrl_insert_char+0x2d0>
				terminal_move_cursor (pThis, 1);
 8006666:	2101      	movs	r1, #1
 8006668:	30cc      	adds	r0, #204	; 0xcc
 800666a:	f7ff fcdf 	bl	800602c <terminal_move_cursor.isra.3>
				pThis->cursor++;
 800666e:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8006672:	3301      	adds	r3, #1
 8006674:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
 8006678:	e034      	b.n	80066e4 <microrl_insert_char+0x2d0>
			}
			break;
			//-----------------------------------------------------
			case KEY_STX: // ^B
			if (pThis->cursor) {
 800667a:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 800667e:	b38b      	cbz	r3, 80066e4 <microrl_insert_char+0x2d0>
				terminal_move_cursor (pThis, -1);
 8006680:	f04f 31ff 	mov.w	r1, #4294967295
 8006684:	30cc      	adds	r0, #204	; 0xcc
 8006686:	f7ff fcd1 	bl	800602c <terminal_move_cursor.isra.3>
				pThis->cursor--;
 800668a:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 800668e:	3b01      	subs	r3, #1
 8006690:	e7f0      	b.n	8006674 <microrl_insert_char+0x260>
			}
			break;
			//-----------------------------------------------------
			case KEY_DLE: //^P
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_UP);
 8006692:	4629      	mov	r1, r5
 8006694:	e000      	b.n	8006698 <microrl_insert_char+0x284>
#endif
			break;
			//-----------------------------------------------------
			case KEY_SO: //^N
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_DOWN);
 8006696:	2101      	movs	r1, #1
 8006698:	f7ff fd20 	bl	80060dc <hist_search>
#endif
			break;
 800669c:	e022      	b.n	80066e4 <microrl_insert_char+0x2d0>
			//-----------------------------------------------------
			case KEY_DEL: // Backspace
			case KEY_BS: // ^U
				microrl_backspace (pThis);
 800669e:	4620      	mov	r0, r4
 80066a0:	f7ff fda8 	bl	80061f4 <microrl_backspace>
				terminal_print_line (pThis, pThis->cursor, pThis->cursor);
 80066a4:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 80066a8:	4611      	mov	r1, r2
 80066aa:	e015      	b.n	80066d8 <microrl_insert_char+0x2c4>
			break;
#ifdef _USE_CTLR_C
			case KEY_ETX:
			if (pThis->sigint != NULL)
 80066ac:	f8d0 30d0 	ldr.w	r3, [r0, #208]	; 0xd0
 80066b0:	b1c3      	cbz	r3, 80066e4 <microrl_insert_char+0x2d0>
				pThis->sigint();
 80066b2:	4798      	blx	r3
 80066b4:	e016      	b.n	80066e4 <microrl_insert_char+0x2d0>
			break;
#endif
			//-----------------------------------------------------
			default:
			if (((ch == ' ') && (pThis->cmdlen == 0)) || IS_CONTROL_CHAR(ch))
 80066b6:	2920      	cmp	r1, #32
 80066b8:	d103      	bne.n	80066c2 <microrl_insert_char+0x2ae>
 80066ba:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80066be:	b913      	cbnz	r3, 80066c6 <microrl_insert_char+0x2b2>
 80066c0:	e010      	b.n	80066e4 <microrl_insert_char+0x2d0>
 80066c2:	291f      	cmp	r1, #31
 80066c4:	dd0e      	ble.n	80066e4 <microrl_insert_char+0x2d0>
				break;
			if (microrl_insert_text (pThis, (char*)&ch, 1))
 80066c6:	2201      	movs	r2, #1
 80066c8:	a901      	add	r1, sp, #4
 80066ca:	4620      	mov	r0, r4
 80066cc:	f7ff fdba 	bl	8006244 <microrl_insert_text>
 80066d0:	b140      	cbz	r0, 80066e4 <microrl_insert_char+0x2d0>
				terminal_print_line (pThis, pThis->cursor-1, pThis->cursor);
 80066d2:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 80066d6:	1e51      	subs	r1, r2, #1
 80066d8:	4620      	mov	r0, r4
 80066da:	f7ff fcd1 	bl	8006080 <terminal_print_line>
			break;
		}
#ifdef _USE_ESC_SEQ
	}
#endif
}
 80066de:	e001      	b.n	80066e4 <microrl_insert_char+0x2d0>
void microrl_insert_char (microrl_t * pThis, int ch)
{
#ifdef _USE_ESC_SEQ
	if (pThis->escape) {
		if (escape_process(pThis, ch))
			pThis->escape = 0;
 80066e0:	2300      	movs	r3, #0
 80066e2:	7063      	strb	r3, [r4, #1]
			break;
		}
#ifdef _USE_ESC_SEQ
	}
#endif
}
 80066e4:	b00a      	add	sp, #40	; 0x28
 80066e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066ea:	bf00      	nop
 80066ec:	08007a1e 	.word	0x08007a1e
 80066f0:	0800790c 	.word	0x0800790c
 80066f4:	08007880 	.word	0x08007880
 80066f8:	08007be4 	.word	0x08007be4

080066fc <__libc_init_array>:
 80066fc:	4b0e      	ldr	r3, [pc, #56]	; (8006738 <__libc_init_array+0x3c>)
 80066fe:	b570      	push	{r4, r5, r6, lr}
 8006700:	461e      	mov	r6, r3
 8006702:	4c0e      	ldr	r4, [pc, #56]	; (800673c <__libc_init_array+0x40>)
 8006704:	2500      	movs	r5, #0
 8006706:	1ae4      	subs	r4, r4, r3
 8006708:	10a4      	asrs	r4, r4, #2
 800670a:	42a5      	cmp	r5, r4
 800670c:	d004      	beq.n	8006718 <__libc_init_array+0x1c>
 800670e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006712:	4798      	blx	r3
 8006714:	3501      	adds	r5, #1
 8006716:	e7f8      	b.n	800670a <__libc_init_array+0xe>
 8006718:	f001 f87e 	bl	8007818 <_init>
 800671c:	4b08      	ldr	r3, [pc, #32]	; (8006740 <__libc_init_array+0x44>)
 800671e:	4c09      	ldr	r4, [pc, #36]	; (8006744 <__libc_init_array+0x48>)
 8006720:	461e      	mov	r6, r3
 8006722:	1ae4      	subs	r4, r4, r3
 8006724:	10a4      	asrs	r4, r4, #2
 8006726:	2500      	movs	r5, #0
 8006728:	42a5      	cmp	r5, r4
 800672a:	d004      	beq.n	8006736 <__libc_init_array+0x3a>
 800672c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006730:	4798      	blx	r3
 8006732:	3501      	adds	r5, #1
 8006734:	e7f8      	b.n	8006728 <__libc_init_array+0x2c>
 8006736:	bd70      	pop	{r4, r5, r6, pc}
 8006738:	08007c14 	.word	0x08007c14
 800673c:	08007c14 	.word	0x08007c14
 8006740:	08007c14 	.word	0x08007c14
 8006744:	08007c18 	.word	0x08007c18

08006748 <__itoa>:
 8006748:	1e93      	subs	r3, r2, #2
 800674a:	2b22      	cmp	r3, #34	; 0x22
 800674c:	b510      	push	{r4, lr}
 800674e:	460c      	mov	r4, r1
 8006750:	d902      	bls.n	8006758 <__itoa+0x10>
 8006752:	2000      	movs	r0, #0
 8006754:	7008      	strb	r0, [r1, #0]
 8006756:	bd10      	pop	{r4, pc}
 8006758:	2a0a      	cmp	r2, #10
 800675a:	d106      	bne.n	800676a <__itoa+0x22>
 800675c:	2800      	cmp	r0, #0
 800675e:	da04      	bge.n	800676a <__itoa+0x22>
 8006760:	232d      	movs	r3, #45	; 0x2d
 8006762:	700b      	strb	r3, [r1, #0]
 8006764:	4240      	negs	r0, r0
 8006766:	2101      	movs	r1, #1
 8006768:	e000      	b.n	800676c <__itoa+0x24>
 800676a:	2100      	movs	r1, #0
 800676c:	4421      	add	r1, r4
 800676e:	f000 f90f 	bl	8006990 <__utoa>
 8006772:	4620      	mov	r0, r4
 8006774:	bd10      	pop	{r4, pc}

08006776 <itoa>:
 8006776:	f7ff bfe7 	b.w	8006748 <__itoa>

0800677a <memcpy>:
 800677a:	b510      	push	{r4, lr}
 800677c:	1e43      	subs	r3, r0, #1
 800677e:	440a      	add	r2, r1
 8006780:	4291      	cmp	r1, r2
 8006782:	d004      	beq.n	800678e <memcpy+0x14>
 8006784:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006788:	f803 4f01 	strb.w	r4, [r3, #1]!
 800678c:	e7f8      	b.n	8006780 <memcpy+0x6>
 800678e:	bd10      	pop	{r4, pc}

08006790 <memmove>:
 8006790:	4288      	cmp	r0, r1
 8006792:	b510      	push	{r4, lr}
 8006794:	eb01 0302 	add.w	r3, r1, r2
 8006798:	d801      	bhi.n	800679e <memmove+0xe>
 800679a:	1e42      	subs	r2, r0, #1
 800679c:	e00b      	b.n	80067b6 <memmove+0x26>
 800679e:	4298      	cmp	r0, r3
 80067a0:	d2fb      	bcs.n	800679a <memmove+0xa>
 80067a2:	1881      	adds	r1, r0, r2
 80067a4:	1ad2      	subs	r2, r2, r3
 80067a6:	42d3      	cmn	r3, r2
 80067a8:	d004      	beq.n	80067b4 <memmove+0x24>
 80067aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067ae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80067b2:	e7f8      	b.n	80067a6 <memmove+0x16>
 80067b4:	bd10      	pop	{r4, pc}
 80067b6:	4299      	cmp	r1, r3
 80067b8:	d004      	beq.n	80067c4 <memmove+0x34>
 80067ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067be:	f802 4f01 	strb.w	r4, [r2, #1]!
 80067c2:	e7f8      	b.n	80067b6 <memmove+0x26>
 80067c4:	bd10      	pop	{r4, pc}

080067c6 <memset>:
 80067c6:	4603      	mov	r3, r0
 80067c8:	4402      	add	r2, r0
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d002      	beq.n	80067d4 <memset+0xe>
 80067ce:	f803 1b01 	strb.w	r1, [r3], #1
 80067d2:	e7fa      	b.n	80067ca <memset+0x4>
 80067d4:	4770      	bx	lr
	...

080067d8 <iprintf>:
 80067d8:	b40f      	push	{r0, r1, r2, r3}
 80067da:	4b0a      	ldr	r3, [pc, #40]	; (8006804 <iprintf+0x2c>)
 80067dc:	b513      	push	{r0, r1, r4, lr}
 80067de:	681c      	ldr	r4, [r3, #0]
 80067e0:	b124      	cbz	r4, 80067ec <iprintf+0x14>
 80067e2:	69a3      	ldr	r3, [r4, #24]
 80067e4:	b913      	cbnz	r3, 80067ec <iprintf+0x14>
 80067e6:	4620      	mov	r0, r4
 80067e8:	f000 fad6 	bl	8006d98 <__sinit>
 80067ec:	ab05      	add	r3, sp, #20
 80067ee:	9a04      	ldr	r2, [sp, #16]
 80067f0:	68a1      	ldr	r1, [r4, #8]
 80067f2:	4620      	mov	r0, r4
 80067f4:	9301      	str	r3, [sp, #4]
 80067f6:	f000 fc8b 	bl	8007110 <_vfiprintf_r>
 80067fa:	b002      	add	sp, #8
 80067fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006800:	b004      	add	sp, #16
 8006802:	4770      	bx	lr
 8006804:	200001c8 	.word	0x200001c8

08006808 <_puts_r>:
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	460e      	mov	r6, r1
 800680c:	4605      	mov	r5, r0
 800680e:	b118      	cbz	r0, 8006818 <_puts_r+0x10>
 8006810:	6983      	ldr	r3, [r0, #24]
 8006812:	b90b      	cbnz	r3, 8006818 <_puts_r+0x10>
 8006814:	f000 fac0 	bl	8006d98 <__sinit>
 8006818:	69ab      	ldr	r3, [r5, #24]
 800681a:	68ac      	ldr	r4, [r5, #8]
 800681c:	b913      	cbnz	r3, 8006824 <_puts_r+0x1c>
 800681e:	4628      	mov	r0, r5
 8006820:	f000 faba 	bl	8006d98 <__sinit>
 8006824:	4b22      	ldr	r3, [pc, #136]	; (80068b0 <_puts_r+0xa8>)
 8006826:	429c      	cmp	r4, r3
 8006828:	d101      	bne.n	800682e <_puts_r+0x26>
 800682a:	686c      	ldr	r4, [r5, #4]
 800682c:	e008      	b.n	8006840 <_puts_r+0x38>
 800682e:	4b21      	ldr	r3, [pc, #132]	; (80068b4 <_puts_r+0xac>)
 8006830:	429c      	cmp	r4, r3
 8006832:	d101      	bne.n	8006838 <_puts_r+0x30>
 8006834:	68ac      	ldr	r4, [r5, #8]
 8006836:	e003      	b.n	8006840 <_puts_r+0x38>
 8006838:	4b1f      	ldr	r3, [pc, #124]	; (80068b8 <_puts_r+0xb0>)
 800683a:	429c      	cmp	r4, r3
 800683c:	bf08      	it	eq
 800683e:	68ec      	ldreq	r4, [r5, #12]
 8006840:	89a3      	ldrh	r3, [r4, #12]
 8006842:	071b      	lsls	r3, r3, #28
 8006844:	d501      	bpl.n	800684a <_puts_r+0x42>
 8006846:	6923      	ldr	r3, [r4, #16]
 8006848:	b93b      	cbnz	r3, 800685a <_puts_r+0x52>
 800684a:	4621      	mov	r1, r4
 800684c:	4628      	mov	r0, r5
 800684e:	f000 f945 	bl	8006adc <__swsetup_r>
 8006852:	b110      	cbz	r0, 800685a <_puts_r+0x52>
 8006854:	f04f 30ff 	mov.w	r0, #4294967295
 8006858:	bd70      	pop	{r4, r5, r6, pc}
 800685a:	3e01      	subs	r6, #1
 800685c:	68a3      	ldr	r3, [r4, #8]
 800685e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006862:	3b01      	subs	r3, #1
 8006864:	60a3      	str	r3, [r4, #8]
 8006866:	b191      	cbz	r1, 800688e <_puts_r+0x86>
 8006868:	2b00      	cmp	r3, #0
 800686a:	da04      	bge.n	8006876 <_puts_r+0x6e>
 800686c:	69a2      	ldr	r2, [r4, #24]
 800686e:	4293      	cmp	r3, r2
 8006870:	db06      	blt.n	8006880 <_puts_r+0x78>
 8006872:	290a      	cmp	r1, #10
 8006874:	d004      	beq.n	8006880 <_puts_r+0x78>
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	1c5a      	adds	r2, r3, #1
 800687a:	6022      	str	r2, [r4, #0]
 800687c:	7019      	strb	r1, [r3, #0]
 800687e:	e7ed      	b.n	800685c <_puts_r+0x54>
 8006880:	4622      	mov	r2, r4
 8006882:	4628      	mov	r0, r5
 8006884:	f000 f8d6 	bl	8006a34 <__swbuf_r>
 8006888:	3001      	adds	r0, #1
 800688a:	d1e7      	bne.n	800685c <_puts_r+0x54>
 800688c:	e7e2      	b.n	8006854 <_puts_r+0x4c>
 800688e:	2b00      	cmp	r3, #0
 8006890:	da08      	bge.n	80068a4 <_puts_r+0x9c>
 8006892:	4622      	mov	r2, r4
 8006894:	210a      	movs	r1, #10
 8006896:	4628      	mov	r0, r5
 8006898:	f000 f8cc 	bl	8006a34 <__swbuf_r>
 800689c:	3001      	adds	r0, #1
 800689e:	d0d9      	beq.n	8006854 <_puts_r+0x4c>
 80068a0:	200a      	movs	r0, #10
 80068a2:	bd70      	pop	{r4, r5, r6, pc}
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	200a      	movs	r0, #10
 80068a8:	1c5a      	adds	r2, r3, #1
 80068aa:	6022      	str	r2, [r4, #0]
 80068ac:	7018      	strb	r0, [r3, #0]
 80068ae:	bd70      	pop	{r4, r5, r6, pc}
 80068b0:	08007b7c 	.word	0x08007b7c
 80068b4:	08007b9c 	.word	0x08007b9c
 80068b8:	08007bbc 	.word	0x08007bbc

080068bc <puts>:
 80068bc:	4b02      	ldr	r3, [pc, #8]	; (80068c8 <puts+0xc>)
 80068be:	4601      	mov	r1, r0
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	f7ff bfa1 	b.w	8006808 <_puts_r>
 80068c6:	bf00      	nop
 80068c8:	200001c8 	.word	0x200001c8

080068cc <strcasecmp>:
 80068cc:	4b0d      	ldr	r3, [pc, #52]	; (8006904 <strcasecmp+0x38>)
 80068ce:	b530      	push	{r4, r5, lr}
 80068d0:	681d      	ldr	r5, [r3, #0]
 80068d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80068d6:	18ea      	adds	r2, r5, r3
 80068d8:	7852      	ldrb	r2, [r2, #1]
 80068da:	f002 0203 	and.w	r2, r2, #3
 80068de:	2a01      	cmp	r2, #1
 80068e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068e4:	bf08      	it	eq
 80068e6:	3320      	addeq	r3, #32
 80068e8:	18ac      	adds	r4, r5, r2
 80068ea:	7864      	ldrb	r4, [r4, #1]
 80068ec:	f004 0403 	and.w	r4, r4, #3
 80068f0:	2c01      	cmp	r4, #1
 80068f2:	bf08      	it	eq
 80068f4:	3220      	addeq	r2, #32
 80068f6:	1a9b      	subs	r3, r3, r2
 80068f8:	d101      	bne.n	80068fe <strcasecmp+0x32>
 80068fa:	2a00      	cmp	r2, #0
 80068fc:	d1e9      	bne.n	80068d2 <strcasecmp+0x6>
 80068fe:	4618      	mov	r0, r3
 8006900:	bd30      	pop	{r4, r5, pc}
 8006902:	bf00      	nop
 8006904:	20000164 	.word	0x20000164

08006908 <strcat>:
 8006908:	4602      	mov	r2, r0
 800690a:	b510      	push	{r4, lr}
 800690c:	4613      	mov	r3, r2
 800690e:	781c      	ldrb	r4, [r3, #0]
 8006910:	3201      	adds	r2, #1
 8006912:	2c00      	cmp	r4, #0
 8006914:	d1fa      	bne.n	800690c <strcat+0x4>
 8006916:	3b01      	subs	r3, #1
 8006918:	f811 2b01 	ldrb.w	r2, [r1], #1
 800691c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006920:	2a00      	cmp	r2, #0
 8006922:	d1f9      	bne.n	8006918 <strcat+0x10>
 8006924:	bd10      	pop	{r4, pc}

08006926 <strcpy>:
 8006926:	4603      	mov	r3, r0
 8006928:	f811 2b01 	ldrb.w	r2, [r1], #1
 800692c:	f803 2b01 	strb.w	r2, [r3], #1
 8006930:	2a00      	cmp	r2, #0
 8006932:	d1f9      	bne.n	8006928 <strcpy+0x2>
 8006934:	4770      	bx	lr

08006936 <strncpy>:
 8006936:	4603      	mov	r3, r0
 8006938:	b510      	push	{r4, lr}
 800693a:	b142      	cbz	r2, 800694e <strncpy+0x18>
 800693c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006940:	3a01      	subs	r2, #1
 8006942:	f803 4b01 	strb.w	r4, [r3], #1
 8006946:	2c00      	cmp	r4, #0
 8006948:	d1f7      	bne.n	800693a <strncpy+0x4>
 800694a:	441a      	add	r2, r3
 800694c:	e000      	b.n	8006950 <strncpy+0x1a>
 800694e:	bd10      	pop	{r4, pc}
 8006950:	4293      	cmp	r3, r2
 8006952:	d002      	beq.n	800695a <strncpy+0x24>
 8006954:	f803 4b01 	strb.w	r4, [r3], #1
 8006958:	e7fa      	b.n	8006950 <strncpy+0x1a>
 800695a:	bd10      	pop	{r4, pc}

0800695c <strstr>:
 800695c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800695e:	7803      	ldrb	r3, [r0, #0]
 8006960:	b963      	cbnz	r3, 800697c <strstr+0x20>
 8006962:	780b      	ldrb	r3, [r1, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	bf18      	it	ne
 8006968:	2000      	movne	r0, #0
 800696a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800696c:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8006970:	b162      	cbz	r2, 800698c <strstr+0x30>
 8006972:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8006976:	4630      	mov	r0, r6
 8006978:	4297      	cmp	r7, r2
 800697a:	d0f7      	beq.n	800696c <strstr+0x10>
 800697c:	4603      	mov	r3, r0
 800697e:	1c46      	adds	r6, r0, #1
 8006980:	7800      	ldrb	r0, [r0, #0]
 8006982:	b110      	cbz	r0, 800698a <strstr+0x2e>
 8006984:	1e4d      	subs	r5, r1, #1
 8006986:	1e5c      	subs	r4, r3, #1
 8006988:	e7f0      	b.n	800696c <strstr+0x10>
 800698a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800698c:	4618      	mov	r0, r3
 800698e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006990 <__utoa>:
 8006990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006992:	b08b      	sub	sp, #44	; 0x2c
 8006994:	4603      	mov	r3, r0
 8006996:	460f      	mov	r7, r1
 8006998:	466d      	mov	r5, sp
 800699a:	4c1a      	ldr	r4, [pc, #104]	; (8006a04 <__utoa+0x74>)
 800699c:	f104 0e20 	add.w	lr, r4, #32
 80069a0:	462e      	mov	r6, r5
 80069a2:	6820      	ldr	r0, [r4, #0]
 80069a4:	6861      	ldr	r1, [r4, #4]
 80069a6:	3408      	adds	r4, #8
 80069a8:	c603      	stmia	r6!, {r0, r1}
 80069aa:	4574      	cmp	r4, lr
 80069ac:	4635      	mov	r5, r6
 80069ae:	d1f7      	bne.n	80069a0 <__utoa+0x10>
 80069b0:	7921      	ldrb	r1, [r4, #4]
 80069b2:	6820      	ldr	r0, [r4, #0]
 80069b4:	7131      	strb	r1, [r6, #4]
 80069b6:	1e91      	subs	r1, r2, #2
 80069b8:	2922      	cmp	r1, #34	; 0x22
 80069ba:	6030      	str	r0, [r6, #0]
 80069bc:	f04f 0000 	mov.w	r0, #0
 80069c0:	d901      	bls.n	80069c6 <__utoa+0x36>
 80069c2:	7038      	strb	r0, [r7, #0]
 80069c4:	e01c      	b.n	8006a00 <__utoa+0x70>
 80069c6:	1e7d      	subs	r5, r7, #1
 80069c8:	fbb3 f4f2 	udiv	r4, r3, r2
 80069cc:	fb02 3314 	mls	r3, r2, r4, r3
 80069d0:	ae0a      	add	r6, sp, #40	; 0x28
 80069d2:	4433      	add	r3, r6
 80069d4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80069d8:	1c41      	adds	r1, r0, #1
 80069da:	f805 3f01 	strb.w	r3, [r5, #1]!
 80069de:	4623      	mov	r3, r4
 80069e0:	b10c      	cbz	r4, 80069e6 <__utoa+0x56>
 80069e2:	4608      	mov	r0, r1
 80069e4:	e7f0      	b.n	80069c8 <__utoa+0x38>
 80069e6:	547c      	strb	r4, [r7, r1]
 80069e8:	183a      	adds	r2, r7, r0
 80069ea:	1ac1      	subs	r1, r0, r3
 80069ec:	428b      	cmp	r3, r1
 80069ee:	da06      	bge.n	80069fe <__utoa+0x6e>
 80069f0:	5cf9      	ldrb	r1, [r7, r3]
 80069f2:	7814      	ldrb	r4, [r2, #0]
 80069f4:	54fc      	strb	r4, [r7, r3]
 80069f6:	f802 1901 	strb.w	r1, [r2], #-1
 80069fa:	3301      	adds	r3, #1
 80069fc:	e7f5      	b.n	80069ea <__utoa+0x5a>
 80069fe:	4638      	mov	r0, r7
 8006a00:	b00b      	add	sp, #44	; 0x2c
 8006a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a04:	08007a55 	.word	0x08007a55

08006a08 <viprintf>:
 8006a08:	4b09      	ldr	r3, [pc, #36]	; (8006a30 <viprintf+0x28>)
 8006a0a:	b570      	push	{r4, r5, r6, lr}
 8006a0c:	681c      	ldr	r4, [r3, #0]
 8006a0e:	4605      	mov	r5, r0
 8006a10:	460e      	mov	r6, r1
 8006a12:	b124      	cbz	r4, 8006a1e <viprintf+0x16>
 8006a14:	69a3      	ldr	r3, [r4, #24]
 8006a16:	b913      	cbnz	r3, 8006a1e <viprintf+0x16>
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f000 f9bd 	bl	8006d98 <__sinit>
 8006a1e:	4633      	mov	r3, r6
 8006a20:	462a      	mov	r2, r5
 8006a22:	68a1      	ldr	r1, [r4, #8]
 8006a24:	4620      	mov	r0, r4
 8006a26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a2a:	f000 bb71 	b.w	8007110 <_vfiprintf_r>
 8006a2e:	bf00      	nop
 8006a30:	200001c8 	.word	0x200001c8

08006a34 <__swbuf_r>:
 8006a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a36:	460f      	mov	r7, r1
 8006a38:	4614      	mov	r4, r2
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	b118      	cbz	r0, 8006a46 <__swbuf_r+0x12>
 8006a3e:	6983      	ldr	r3, [r0, #24]
 8006a40:	b90b      	cbnz	r3, 8006a46 <__swbuf_r+0x12>
 8006a42:	f000 f9a9 	bl	8006d98 <__sinit>
 8006a46:	4b22      	ldr	r3, [pc, #136]	; (8006ad0 <__swbuf_r+0x9c>)
 8006a48:	429c      	cmp	r4, r3
 8006a4a:	d101      	bne.n	8006a50 <__swbuf_r+0x1c>
 8006a4c:	6874      	ldr	r4, [r6, #4]
 8006a4e:	e008      	b.n	8006a62 <__swbuf_r+0x2e>
 8006a50:	4b20      	ldr	r3, [pc, #128]	; (8006ad4 <__swbuf_r+0xa0>)
 8006a52:	429c      	cmp	r4, r3
 8006a54:	d101      	bne.n	8006a5a <__swbuf_r+0x26>
 8006a56:	68b4      	ldr	r4, [r6, #8]
 8006a58:	e003      	b.n	8006a62 <__swbuf_r+0x2e>
 8006a5a:	4b1f      	ldr	r3, [pc, #124]	; (8006ad8 <__swbuf_r+0xa4>)
 8006a5c:	429c      	cmp	r4, r3
 8006a5e:	bf08      	it	eq
 8006a60:	68f4      	ldreq	r4, [r6, #12]
 8006a62:	69a3      	ldr	r3, [r4, #24]
 8006a64:	60a3      	str	r3, [r4, #8]
 8006a66:	89a3      	ldrh	r3, [r4, #12]
 8006a68:	071a      	lsls	r2, r3, #28
 8006a6a:	d509      	bpl.n	8006a80 <__swbuf_r+0x4c>
 8006a6c:	6923      	ldr	r3, [r4, #16]
 8006a6e:	b13b      	cbz	r3, 8006a80 <__swbuf_r+0x4c>
 8006a70:	6823      	ldr	r3, [r4, #0]
 8006a72:	6920      	ldr	r0, [r4, #16]
 8006a74:	b2fd      	uxtb	r5, r7
 8006a76:	1a18      	subs	r0, r3, r0
 8006a78:	6963      	ldr	r3, [r4, #20]
 8006a7a:	4298      	cmp	r0, r3
 8006a7c:	db0f      	blt.n	8006a9e <__swbuf_r+0x6a>
 8006a7e:	e008      	b.n	8006a92 <__swbuf_r+0x5e>
 8006a80:	4621      	mov	r1, r4
 8006a82:	4630      	mov	r0, r6
 8006a84:	f000 f82a 	bl	8006adc <__swsetup_r>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	d0f1      	beq.n	8006a70 <__swbuf_r+0x3c>
 8006a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a92:	4621      	mov	r1, r4
 8006a94:	4630      	mov	r0, r6
 8006a96:	f000 f915 	bl	8006cc4 <_fflush_r>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	d1f6      	bne.n	8006a8c <__swbuf_r+0x58>
 8006a9e:	68a3      	ldr	r3, [r4, #8]
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	60a3      	str	r3, [r4, #8]
 8006aa4:	6823      	ldr	r3, [r4, #0]
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	6022      	str	r2, [r4, #0]
 8006aaa:	701f      	strb	r7, [r3, #0]
 8006aac:	6962      	ldr	r2, [r4, #20]
 8006aae:	1c43      	adds	r3, r0, #1
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d004      	beq.n	8006abe <__swbuf_r+0x8a>
 8006ab4:	89a3      	ldrh	r3, [r4, #12]
 8006ab6:	07db      	lsls	r3, r3, #31
 8006ab8:	d507      	bpl.n	8006aca <__swbuf_r+0x96>
 8006aba:	2d0a      	cmp	r5, #10
 8006abc:	d105      	bne.n	8006aca <__swbuf_r+0x96>
 8006abe:	4621      	mov	r1, r4
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	f000 f8ff 	bl	8006cc4 <_fflush_r>
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	d1e0      	bne.n	8006a8c <__swbuf_r+0x58>
 8006aca:	4628      	mov	r0, r5
 8006acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	08007b7c 	.word	0x08007b7c
 8006ad4:	08007b9c 	.word	0x08007b9c
 8006ad8:	08007bbc 	.word	0x08007bbc

08006adc <__swsetup_r>:
 8006adc:	4b32      	ldr	r3, [pc, #200]	; (8006ba8 <__swsetup_r+0xcc>)
 8006ade:	b570      	push	{r4, r5, r6, lr}
 8006ae0:	681d      	ldr	r5, [r3, #0]
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	460c      	mov	r4, r1
 8006ae6:	b125      	cbz	r5, 8006af2 <__swsetup_r+0x16>
 8006ae8:	69ab      	ldr	r3, [r5, #24]
 8006aea:	b913      	cbnz	r3, 8006af2 <__swsetup_r+0x16>
 8006aec:	4628      	mov	r0, r5
 8006aee:	f000 f953 	bl	8006d98 <__sinit>
 8006af2:	4b2e      	ldr	r3, [pc, #184]	; (8006bac <__swsetup_r+0xd0>)
 8006af4:	429c      	cmp	r4, r3
 8006af6:	d101      	bne.n	8006afc <__swsetup_r+0x20>
 8006af8:	686c      	ldr	r4, [r5, #4]
 8006afa:	e008      	b.n	8006b0e <__swsetup_r+0x32>
 8006afc:	4b2c      	ldr	r3, [pc, #176]	; (8006bb0 <__swsetup_r+0xd4>)
 8006afe:	429c      	cmp	r4, r3
 8006b00:	d101      	bne.n	8006b06 <__swsetup_r+0x2a>
 8006b02:	68ac      	ldr	r4, [r5, #8]
 8006b04:	e003      	b.n	8006b0e <__swsetup_r+0x32>
 8006b06:	4b2b      	ldr	r3, [pc, #172]	; (8006bb4 <__swsetup_r+0xd8>)
 8006b08:	429c      	cmp	r4, r3
 8006b0a:	bf08      	it	eq
 8006b0c:	68ec      	ldreq	r4, [r5, #12]
 8006b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	0715      	lsls	r5, r2, #28
 8006b16:	d41d      	bmi.n	8006b54 <__swsetup_r+0x78>
 8006b18:	06d0      	lsls	r0, r2, #27
 8006b1a:	d402      	bmi.n	8006b22 <__swsetup_r+0x46>
 8006b1c:	2209      	movs	r2, #9
 8006b1e:	6032      	str	r2, [r6, #0]
 8006b20:	e03a      	b.n	8006b98 <__swsetup_r+0xbc>
 8006b22:	0751      	lsls	r1, r2, #29
 8006b24:	d512      	bpl.n	8006b4c <__swsetup_r+0x70>
 8006b26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b28:	b141      	cbz	r1, 8006b3c <__swsetup_r+0x60>
 8006b2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b2e:	4299      	cmp	r1, r3
 8006b30:	d002      	beq.n	8006b38 <__swsetup_r+0x5c>
 8006b32:	4630      	mov	r0, r6
 8006b34:	f000 fa1a 	bl	8006f6c <_free_r>
 8006b38:	2300      	movs	r3, #0
 8006b3a:	6363      	str	r3, [r4, #52]	; 0x34
 8006b3c:	89a3      	ldrh	r3, [r4, #12]
 8006b3e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b42:	81a3      	strh	r3, [r4, #12]
 8006b44:	2300      	movs	r3, #0
 8006b46:	6063      	str	r3, [r4, #4]
 8006b48:	6923      	ldr	r3, [r4, #16]
 8006b4a:	6023      	str	r3, [r4, #0]
 8006b4c:	89a3      	ldrh	r3, [r4, #12]
 8006b4e:	f043 0308 	orr.w	r3, r3, #8
 8006b52:	81a3      	strh	r3, [r4, #12]
 8006b54:	6923      	ldr	r3, [r4, #16]
 8006b56:	b94b      	cbnz	r3, 8006b6c <__swsetup_r+0x90>
 8006b58:	89a3      	ldrh	r3, [r4, #12]
 8006b5a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b62:	d003      	beq.n	8006b6c <__swsetup_r+0x90>
 8006b64:	4621      	mov	r1, r4
 8006b66:	4630      	mov	r0, r6
 8006b68:	f000 f9c4 	bl	8006ef4 <__smakebuf_r>
 8006b6c:	89a2      	ldrh	r2, [r4, #12]
 8006b6e:	f012 0301 	ands.w	r3, r2, #1
 8006b72:	d005      	beq.n	8006b80 <__swsetup_r+0xa4>
 8006b74:	2300      	movs	r3, #0
 8006b76:	60a3      	str	r3, [r4, #8]
 8006b78:	6963      	ldr	r3, [r4, #20]
 8006b7a:	425b      	negs	r3, r3
 8006b7c:	61a3      	str	r3, [r4, #24]
 8006b7e:	e003      	b.n	8006b88 <__swsetup_r+0xac>
 8006b80:	0792      	lsls	r2, r2, #30
 8006b82:	bf58      	it	pl
 8006b84:	6963      	ldrpl	r3, [r4, #20]
 8006b86:	60a3      	str	r3, [r4, #8]
 8006b88:	6923      	ldr	r3, [r4, #16]
 8006b8a:	b95b      	cbnz	r3, 8006ba4 <__swsetup_r+0xc8>
 8006b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b90:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8006b94:	b280      	uxth	r0, r0
 8006b96:	b130      	cbz	r0, 8006ba6 <__swsetup_r+0xca>
 8006b98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b9c:	81a3      	strh	r3, [r4, #12]
 8006b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba2:	bd70      	pop	{r4, r5, r6, pc}
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	bd70      	pop	{r4, r5, r6, pc}
 8006ba8:	200001c8 	.word	0x200001c8
 8006bac:	08007b7c 	.word	0x08007b7c
 8006bb0:	08007b9c 	.word	0x08007b9c
 8006bb4:	08007bbc 	.word	0x08007bbc

08006bb8 <__sflush_r>:
 8006bb8:	898a      	ldrh	r2, [r1, #12]
 8006bba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	0710      	lsls	r0, r2, #28
 8006bc2:	460c      	mov	r4, r1
 8006bc4:	d459      	bmi.n	8006c7a <__sflush_r+0xc2>
 8006bc6:	684b      	ldr	r3, [r1, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	dc02      	bgt.n	8006bd2 <__sflush_r+0x1a>
 8006bcc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	dd17      	ble.n	8006c02 <__sflush_r+0x4a>
 8006bd2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006bd4:	b1ae      	cbz	r6, 8006c02 <__sflush_r+0x4a>
 8006bd6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006bda:	2300      	movs	r3, #0
 8006bdc:	b292      	uxth	r2, r2
 8006bde:	682f      	ldr	r7, [r5, #0]
 8006be0:	602b      	str	r3, [r5, #0]
 8006be2:	b10a      	cbz	r2, 8006be8 <__sflush_r+0x30>
 8006be4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006be6:	e015      	b.n	8006c14 <__sflush_r+0x5c>
 8006be8:	6a21      	ldr	r1, [r4, #32]
 8006bea:	2301      	movs	r3, #1
 8006bec:	4628      	mov	r0, r5
 8006bee:	47b0      	blx	r6
 8006bf0:	1c41      	adds	r1, r0, #1
 8006bf2:	d10f      	bne.n	8006c14 <__sflush_r+0x5c>
 8006bf4:	682b      	ldr	r3, [r5, #0]
 8006bf6:	b16b      	cbz	r3, 8006c14 <__sflush_r+0x5c>
 8006bf8:	2b1d      	cmp	r3, #29
 8006bfa:	d001      	beq.n	8006c00 <__sflush_r+0x48>
 8006bfc:	2b16      	cmp	r3, #22
 8006bfe:	d103      	bne.n	8006c08 <__sflush_r+0x50>
 8006c00:	602f      	str	r7, [r5, #0]
 8006c02:	2000      	movs	r0, #0
 8006c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c08:	89a3      	ldrh	r3, [r4, #12]
 8006c0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c0e:	81a3      	strh	r3, [r4, #12]
 8006c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c14:	89a3      	ldrh	r3, [r4, #12]
 8006c16:	075a      	lsls	r2, r3, #29
 8006c18:	d505      	bpl.n	8006c26 <__sflush_r+0x6e>
 8006c1a:	6863      	ldr	r3, [r4, #4]
 8006c1c:	1ac0      	subs	r0, r0, r3
 8006c1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c20:	b10b      	cbz	r3, 8006c26 <__sflush_r+0x6e>
 8006c22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c24:	1ac0      	subs	r0, r0, r3
 8006c26:	2300      	movs	r3, #0
 8006c28:	4602      	mov	r2, r0
 8006c2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c2c:	6a21      	ldr	r1, [r4, #32]
 8006c2e:	4628      	mov	r0, r5
 8006c30:	47b0      	blx	r6
 8006c32:	1c43      	adds	r3, r0, #1
 8006c34:	89a3      	ldrh	r3, [r4, #12]
 8006c36:	d106      	bne.n	8006c46 <__sflush_r+0x8e>
 8006c38:	6829      	ldr	r1, [r5, #0]
 8006c3a:	291d      	cmp	r1, #29
 8006c3c:	d839      	bhi.n	8006cb2 <__sflush_r+0xfa>
 8006c3e:	4a20      	ldr	r2, [pc, #128]	; (8006cc0 <__sflush_r+0x108>)
 8006c40:	40ca      	lsrs	r2, r1
 8006c42:	07d6      	lsls	r6, r2, #31
 8006c44:	d535      	bpl.n	8006cb2 <__sflush_r+0xfa>
 8006c46:	2200      	movs	r2, #0
 8006c48:	6062      	str	r2, [r4, #4]
 8006c4a:	6922      	ldr	r2, [r4, #16]
 8006c4c:	04d9      	lsls	r1, r3, #19
 8006c4e:	6022      	str	r2, [r4, #0]
 8006c50:	d504      	bpl.n	8006c5c <__sflush_r+0xa4>
 8006c52:	1c42      	adds	r2, r0, #1
 8006c54:	d101      	bne.n	8006c5a <__sflush_r+0xa2>
 8006c56:	682b      	ldr	r3, [r5, #0]
 8006c58:	b903      	cbnz	r3, 8006c5c <__sflush_r+0xa4>
 8006c5a:	6560      	str	r0, [r4, #84]	; 0x54
 8006c5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c5e:	602f      	str	r7, [r5, #0]
 8006c60:	2900      	cmp	r1, #0
 8006c62:	d0ce      	beq.n	8006c02 <__sflush_r+0x4a>
 8006c64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c68:	4299      	cmp	r1, r3
 8006c6a:	d002      	beq.n	8006c72 <__sflush_r+0xba>
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	f000 f97d 	bl	8006f6c <_free_r>
 8006c72:	2000      	movs	r0, #0
 8006c74:	6360      	str	r0, [r4, #52]	; 0x34
 8006c76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c7a:	690f      	ldr	r7, [r1, #16]
 8006c7c:	2f00      	cmp	r7, #0
 8006c7e:	d0c0      	beq.n	8006c02 <__sflush_r+0x4a>
 8006c80:	0793      	lsls	r3, r2, #30
 8006c82:	680e      	ldr	r6, [r1, #0]
 8006c84:	bf0c      	ite	eq
 8006c86:	694b      	ldreq	r3, [r1, #20]
 8006c88:	2300      	movne	r3, #0
 8006c8a:	ebc7 0806 	rsb	r8, r7, r6
 8006c8e:	600f      	str	r7, [r1, #0]
 8006c90:	608b      	str	r3, [r1, #8]
 8006c92:	e002      	b.n	8006c9a <__sflush_r+0xe2>
 8006c94:	4407      	add	r7, r0
 8006c96:	ebc0 0808 	rsb	r8, r0, r8
 8006c9a:	f1b8 0f00 	cmp.w	r8, #0
 8006c9e:	ddb0      	ble.n	8006c02 <__sflush_r+0x4a>
 8006ca0:	4643      	mov	r3, r8
 8006ca2:	463a      	mov	r2, r7
 8006ca4:	6a21      	ldr	r1, [r4, #32]
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006caa:	47b0      	blx	r6
 8006cac:	2800      	cmp	r0, #0
 8006cae:	dcf1      	bgt.n	8006c94 <__sflush_r+0xdc>
 8006cb0:	89a3      	ldrh	r3, [r4, #12]
 8006cb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cb6:	81a3      	strh	r3, [r4, #12]
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cc0:	20400001 	.word	0x20400001

08006cc4 <_fflush_r>:
 8006cc4:	b538      	push	{r3, r4, r5, lr}
 8006cc6:	690b      	ldr	r3, [r1, #16]
 8006cc8:	4605      	mov	r5, r0
 8006cca:	460c      	mov	r4, r1
 8006ccc:	b1db      	cbz	r3, 8006d06 <_fflush_r+0x42>
 8006cce:	b118      	cbz	r0, 8006cd8 <_fflush_r+0x14>
 8006cd0:	6983      	ldr	r3, [r0, #24]
 8006cd2:	b90b      	cbnz	r3, 8006cd8 <_fflush_r+0x14>
 8006cd4:	f000 f860 	bl	8006d98 <__sinit>
 8006cd8:	4b0c      	ldr	r3, [pc, #48]	; (8006d0c <_fflush_r+0x48>)
 8006cda:	429c      	cmp	r4, r3
 8006cdc:	d101      	bne.n	8006ce2 <_fflush_r+0x1e>
 8006cde:	686c      	ldr	r4, [r5, #4]
 8006ce0:	e008      	b.n	8006cf4 <_fflush_r+0x30>
 8006ce2:	4b0b      	ldr	r3, [pc, #44]	; (8006d10 <_fflush_r+0x4c>)
 8006ce4:	429c      	cmp	r4, r3
 8006ce6:	d101      	bne.n	8006cec <_fflush_r+0x28>
 8006ce8:	68ac      	ldr	r4, [r5, #8]
 8006cea:	e003      	b.n	8006cf4 <_fflush_r+0x30>
 8006cec:	4b09      	ldr	r3, [pc, #36]	; (8006d14 <_fflush_r+0x50>)
 8006cee:	429c      	cmp	r4, r3
 8006cf0:	bf08      	it	eq
 8006cf2:	68ec      	ldreq	r4, [r5, #12]
 8006cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cf8:	b12b      	cbz	r3, 8006d06 <_fflush_r+0x42>
 8006cfa:	4621      	mov	r1, r4
 8006cfc:	4628      	mov	r0, r5
 8006cfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d02:	f7ff bf59 	b.w	8006bb8 <__sflush_r>
 8006d06:	2000      	movs	r0, #0
 8006d08:	bd38      	pop	{r3, r4, r5, pc}
 8006d0a:	bf00      	nop
 8006d0c:	08007b7c 	.word	0x08007b7c
 8006d10:	08007b9c 	.word	0x08007b9c
 8006d14:	08007bbc 	.word	0x08007bbc

08006d18 <_cleanup_r>:
 8006d18:	4901      	ldr	r1, [pc, #4]	; (8006d20 <_cleanup_r+0x8>)
 8006d1a:	f000 b8a9 	b.w	8006e70 <_fwalk_reent>
 8006d1e:	bf00      	nop
 8006d20:	08006cc5 	.word	0x08006cc5

08006d24 <std.isra.0>:
 8006d24:	b510      	push	{r4, lr}
 8006d26:	4604      	mov	r4, r0
 8006d28:	2300      	movs	r3, #0
 8006d2a:	6003      	str	r3, [r0, #0]
 8006d2c:	6043      	str	r3, [r0, #4]
 8006d2e:	6083      	str	r3, [r0, #8]
 8006d30:	8181      	strh	r1, [r0, #12]
 8006d32:	6643      	str	r3, [r0, #100]	; 0x64
 8006d34:	81c2      	strh	r2, [r0, #14]
 8006d36:	6103      	str	r3, [r0, #16]
 8006d38:	6143      	str	r3, [r0, #20]
 8006d3a:	6183      	str	r3, [r0, #24]
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	2208      	movs	r2, #8
 8006d40:	305c      	adds	r0, #92	; 0x5c
 8006d42:	f7ff fd40 	bl	80067c6 <memset>
 8006d46:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <std.isra.0+0x38>)
 8006d48:	6224      	str	r4, [r4, #32]
 8006d4a:	6263      	str	r3, [r4, #36]	; 0x24
 8006d4c:	4b04      	ldr	r3, [pc, #16]	; (8006d60 <std.isra.0+0x3c>)
 8006d4e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d50:	4b04      	ldr	r3, [pc, #16]	; (8006d64 <std.isra.0+0x40>)
 8006d52:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d54:	4b04      	ldr	r3, [pc, #16]	; (8006d68 <std.isra.0+0x44>)
 8006d56:	6323      	str	r3, [r4, #48]	; 0x30
 8006d58:	bd10      	pop	{r4, pc}
 8006d5a:	bf00      	nop
 8006d5c:	080076a1 	.word	0x080076a1
 8006d60:	080076c3 	.word	0x080076c3
 8006d64:	080076fb 	.word	0x080076fb
 8006d68:	0800771f 	.word	0x0800771f

08006d6c <__sfmoreglue>:
 8006d6c:	b570      	push	{r4, r5, r6, lr}
 8006d6e:	2368      	movs	r3, #104	; 0x68
 8006d70:	1e4d      	subs	r5, r1, #1
 8006d72:	435d      	muls	r5, r3
 8006d74:	460e      	mov	r6, r1
 8006d76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006d7a:	f000 f943 	bl	8007004 <_malloc_r>
 8006d7e:	4604      	mov	r4, r0
 8006d80:	b140      	cbz	r0, 8006d94 <__sfmoreglue+0x28>
 8006d82:	2100      	movs	r1, #0
 8006d84:	e880 0042 	stmia.w	r0, {r1, r6}
 8006d88:	300c      	adds	r0, #12
 8006d8a:	60a0      	str	r0, [r4, #8]
 8006d8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006d90:	f7ff fd19 	bl	80067c6 <memset>
 8006d94:	4620      	mov	r0, r4
 8006d96:	bd70      	pop	{r4, r5, r6, pc}

08006d98 <__sinit>:
 8006d98:	6983      	ldr	r3, [r0, #24]
 8006d9a:	b510      	push	{r4, lr}
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	bb33      	cbnz	r3, 8006dee <__sinit+0x56>
 8006da0:	6483      	str	r3, [r0, #72]	; 0x48
 8006da2:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006da4:	6503      	str	r3, [r0, #80]	; 0x50
 8006da6:	4b12      	ldr	r3, [pc, #72]	; (8006df0 <__sinit+0x58>)
 8006da8:	4a12      	ldr	r2, [pc, #72]	; (8006df4 <__sinit+0x5c>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	6282      	str	r2, [r0, #40]	; 0x28
 8006dae:	4298      	cmp	r0, r3
 8006db0:	bf04      	itt	eq
 8006db2:	2301      	moveq	r3, #1
 8006db4:	6183      	streq	r3, [r0, #24]
 8006db6:	f000 f81f 	bl	8006df8 <__sfp>
 8006dba:	6060      	str	r0, [r4, #4]
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f000 f81b 	bl	8006df8 <__sfp>
 8006dc2:	60a0      	str	r0, [r4, #8]
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	f000 f817 	bl	8006df8 <__sfp>
 8006dca:	2200      	movs	r2, #0
 8006dcc:	60e0      	str	r0, [r4, #12]
 8006dce:	2104      	movs	r1, #4
 8006dd0:	6860      	ldr	r0, [r4, #4]
 8006dd2:	f7ff ffa7 	bl	8006d24 <std.isra.0>
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	2109      	movs	r1, #9
 8006dda:	68a0      	ldr	r0, [r4, #8]
 8006ddc:	f7ff ffa2 	bl	8006d24 <std.isra.0>
 8006de0:	2202      	movs	r2, #2
 8006de2:	2112      	movs	r1, #18
 8006de4:	68e0      	ldr	r0, [r4, #12]
 8006de6:	f7ff ff9d 	bl	8006d24 <std.isra.0>
 8006dea:	2301      	movs	r3, #1
 8006dec:	61a3      	str	r3, [r4, #24]
 8006dee:	bd10      	pop	{r4, pc}
 8006df0:	08007bdc 	.word	0x08007bdc
 8006df4:	08006d19 	.word	0x08006d19

08006df8 <__sfp>:
 8006df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dfa:	4b1c      	ldr	r3, [pc, #112]	; (8006e6c <__sfp+0x74>)
 8006dfc:	4607      	mov	r7, r0
 8006dfe:	681e      	ldr	r6, [r3, #0]
 8006e00:	69b3      	ldr	r3, [r6, #24]
 8006e02:	b913      	cbnz	r3, 8006e0a <__sfp+0x12>
 8006e04:	4630      	mov	r0, r6
 8006e06:	f7ff ffc7 	bl	8006d98 <__sinit>
 8006e0a:	3648      	adds	r6, #72	; 0x48
 8006e0c:	68b4      	ldr	r4, [r6, #8]
 8006e0e:	6873      	ldr	r3, [r6, #4]
 8006e10:	3b01      	subs	r3, #1
 8006e12:	d404      	bmi.n	8006e1e <__sfp+0x26>
 8006e14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006e18:	b17d      	cbz	r5, 8006e3a <__sfp+0x42>
 8006e1a:	3468      	adds	r4, #104	; 0x68
 8006e1c:	e7f8      	b.n	8006e10 <__sfp+0x18>
 8006e1e:	6833      	ldr	r3, [r6, #0]
 8006e20:	b10b      	cbz	r3, 8006e26 <__sfp+0x2e>
 8006e22:	6836      	ldr	r6, [r6, #0]
 8006e24:	e7f2      	b.n	8006e0c <__sfp+0x14>
 8006e26:	2104      	movs	r1, #4
 8006e28:	4638      	mov	r0, r7
 8006e2a:	f7ff ff9f 	bl	8006d6c <__sfmoreglue>
 8006e2e:	6030      	str	r0, [r6, #0]
 8006e30:	2800      	cmp	r0, #0
 8006e32:	d1f6      	bne.n	8006e22 <__sfp+0x2a>
 8006e34:	230c      	movs	r3, #12
 8006e36:	603b      	str	r3, [r7, #0]
 8006e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006e3e:	81e3      	strh	r3, [r4, #14]
 8006e40:	2301      	movs	r3, #1
 8006e42:	81a3      	strh	r3, [r4, #12]
 8006e44:	6665      	str	r5, [r4, #100]	; 0x64
 8006e46:	6025      	str	r5, [r4, #0]
 8006e48:	60a5      	str	r5, [r4, #8]
 8006e4a:	6065      	str	r5, [r4, #4]
 8006e4c:	6125      	str	r5, [r4, #16]
 8006e4e:	6165      	str	r5, [r4, #20]
 8006e50:	61a5      	str	r5, [r4, #24]
 8006e52:	2208      	movs	r2, #8
 8006e54:	4629      	mov	r1, r5
 8006e56:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006e5a:	f7ff fcb4 	bl	80067c6 <memset>
 8006e5e:	6365      	str	r5, [r4, #52]	; 0x34
 8006e60:	63a5      	str	r5, [r4, #56]	; 0x38
 8006e62:	64a5      	str	r5, [r4, #72]	; 0x48
 8006e64:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006e66:	4620      	mov	r0, r4
 8006e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e6a:	bf00      	nop
 8006e6c:	08007bdc 	.word	0x08007bdc

08006e70 <_fwalk_reent>:
 8006e70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e74:	4680      	mov	r8, r0
 8006e76:	4689      	mov	r9, r1
 8006e78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006e7c:	2600      	movs	r6, #0
 8006e7e:	b194      	cbz	r4, 8006ea6 <_fwalk_reent+0x36>
 8006e80:	68a5      	ldr	r5, [r4, #8]
 8006e82:	6867      	ldr	r7, [r4, #4]
 8006e84:	3f01      	subs	r7, #1
 8006e86:	d40c      	bmi.n	8006ea2 <_fwalk_reent+0x32>
 8006e88:	89ab      	ldrh	r3, [r5, #12]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d907      	bls.n	8006e9e <_fwalk_reent+0x2e>
 8006e8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e92:	3301      	adds	r3, #1
 8006e94:	d003      	beq.n	8006e9e <_fwalk_reent+0x2e>
 8006e96:	4629      	mov	r1, r5
 8006e98:	4640      	mov	r0, r8
 8006e9a:	47c8      	blx	r9
 8006e9c:	4306      	orrs	r6, r0
 8006e9e:	3568      	adds	r5, #104	; 0x68
 8006ea0:	e7f0      	b.n	8006e84 <_fwalk_reent+0x14>
 8006ea2:	6824      	ldr	r4, [r4, #0]
 8006ea4:	e7eb      	b.n	8006e7e <_fwalk_reent+0xe>
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006eac <__swhatbuf_r>:
 8006eac:	b570      	push	{r4, r5, r6, lr}
 8006eae:	460e      	mov	r6, r1
 8006eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb4:	b090      	sub	sp, #64	; 0x40
 8006eb6:	2900      	cmp	r1, #0
 8006eb8:	4614      	mov	r4, r2
 8006eba:	461d      	mov	r5, r3
 8006ebc:	da06      	bge.n	8006ecc <__swhatbuf_r+0x20>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	602b      	str	r3, [r5, #0]
 8006ec2:	89b3      	ldrh	r3, [r6, #12]
 8006ec4:	061a      	lsls	r2, r3, #24
 8006ec6:	d50e      	bpl.n	8006ee6 <__swhatbuf_r+0x3a>
 8006ec8:	2340      	movs	r3, #64	; 0x40
 8006eca:	e00e      	b.n	8006eea <__swhatbuf_r+0x3e>
 8006ecc:	aa01      	add	r2, sp, #4
 8006ece:	f000 fc4d 	bl	800776c <_fstat_r>
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	dbf3      	blt.n	8006ebe <__swhatbuf_r+0x12>
 8006ed6:	9a02      	ldr	r2, [sp, #8]
 8006ed8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006edc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006ee0:	425a      	negs	r2, r3
 8006ee2:	415a      	adcs	r2, r3
 8006ee4:	602a      	str	r2, [r5, #0]
 8006ee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006eea:	2000      	movs	r0, #0
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	b010      	add	sp, #64	; 0x40
 8006ef0:	bd70      	pop	{r4, r5, r6, pc}
	...

08006ef4 <__smakebuf_r>:
 8006ef4:	898b      	ldrh	r3, [r1, #12]
 8006ef6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ef8:	079e      	lsls	r6, r3, #30
 8006efa:	4605      	mov	r5, r0
 8006efc:	460c      	mov	r4, r1
 8006efe:	d410      	bmi.n	8006f22 <__smakebuf_r+0x2e>
 8006f00:	ab01      	add	r3, sp, #4
 8006f02:	466a      	mov	r2, sp
 8006f04:	f7ff ffd2 	bl	8006eac <__swhatbuf_r>
 8006f08:	9900      	ldr	r1, [sp, #0]
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	4628      	mov	r0, r5
 8006f0e:	f000 f879 	bl	8007004 <_malloc_r>
 8006f12:	b968      	cbnz	r0, 8006f30 <__smakebuf_r+0x3c>
 8006f14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f18:	059a      	lsls	r2, r3, #22
 8006f1a:	d422      	bmi.n	8006f62 <__smakebuf_r+0x6e>
 8006f1c:	f043 0302 	orr.w	r3, r3, #2
 8006f20:	81a3      	strh	r3, [r4, #12]
 8006f22:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f26:	6023      	str	r3, [r4, #0]
 8006f28:	6123      	str	r3, [r4, #16]
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	6163      	str	r3, [r4, #20]
 8006f2e:	e018      	b.n	8006f62 <__smakebuf_r+0x6e>
 8006f30:	4b0d      	ldr	r3, [pc, #52]	; (8006f68 <__smakebuf_r+0x74>)
 8006f32:	62ab      	str	r3, [r5, #40]	; 0x28
 8006f34:	89a3      	ldrh	r3, [r4, #12]
 8006f36:	6020      	str	r0, [r4, #0]
 8006f38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f3c:	81a3      	strh	r3, [r4, #12]
 8006f3e:	9b00      	ldr	r3, [sp, #0]
 8006f40:	6120      	str	r0, [r4, #16]
 8006f42:	6163      	str	r3, [r4, #20]
 8006f44:	9b01      	ldr	r3, [sp, #4]
 8006f46:	b14b      	cbz	r3, 8006f5c <__smakebuf_r+0x68>
 8006f48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	f000 fc1f 	bl	8007790 <_isatty_r>
 8006f52:	b118      	cbz	r0, 8006f5c <__smakebuf_r+0x68>
 8006f54:	89a3      	ldrh	r3, [r4, #12]
 8006f56:	f043 0301 	orr.w	r3, r3, #1
 8006f5a:	81a3      	strh	r3, [r4, #12]
 8006f5c:	89a0      	ldrh	r0, [r4, #12]
 8006f5e:	4330      	orrs	r0, r6
 8006f60:	81a0      	strh	r0, [r4, #12]
 8006f62:	b002      	add	sp, #8
 8006f64:	bd70      	pop	{r4, r5, r6, pc}
 8006f66:	bf00      	nop
 8006f68:	08006d19 	.word	0x08006d19

08006f6c <_free_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4605      	mov	r5, r0
 8006f70:	2900      	cmp	r1, #0
 8006f72:	d044      	beq.n	8006ffe <_free_r+0x92>
 8006f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f78:	1f0c      	subs	r4, r1, #4
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	bfb8      	it	lt
 8006f7e:	18e4      	addlt	r4, r4, r3
 8006f80:	f000 fc36 	bl	80077f0 <__malloc_lock>
 8006f84:	4a1e      	ldr	r2, [pc, #120]	; (8007000 <_free_r+0x94>)
 8006f86:	6813      	ldr	r3, [r2, #0]
 8006f88:	4611      	mov	r1, r2
 8006f8a:	b913      	cbnz	r3, 8006f92 <_free_r+0x26>
 8006f8c:	6063      	str	r3, [r4, #4]
 8006f8e:	6014      	str	r4, [r2, #0]
 8006f90:	e030      	b.n	8006ff4 <_free_r+0x88>
 8006f92:	42a3      	cmp	r3, r4
 8006f94:	d90d      	bls.n	8006fb2 <_free_r+0x46>
 8006f96:	6822      	ldr	r2, [r4, #0]
 8006f98:	18a0      	adds	r0, r4, r2
 8006f9a:	4283      	cmp	r3, r0
 8006f9c:	bf01      	itttt	eq
 8006f9e:	6818      	ldreq	r0, [r3, #0]
 8006fa0:	685b      	ldreq	r3, [r3, #4]
 8006fa2:	1812      	addeq	r2, r2, r0
 8006fa4:	6022      	streq	r2, [r4, #0]
 8006fa6:	6063      	str	r3, [r4, #4]
 8006fa8:	600c      	str	r4, [r1, #0]
 8006faa:	e023      	b.n	8006ff4 <_free_r+0x88>
 8006fac:	42a2      	cmp	r2, r4
 8006fae:	d803      	bhi.n	8006fb8 <_free_r+0x4c>
 8006fb0:	4613      	mov	r3, r2
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	2a00      	cmp	r2, #0
 8006fb6:	d1f9      	bne.n	8006fac <_free_r+0x40>
 8006fb8:	6818      	ldr	r0, [r3, #0]
 8006fba:	1819      	adds	r1, r3, r0
 8006fbc:	42a1      	cmp	r1, r4
 8006fbe:	d10b      	bne.n	8006fd8 <_free_r+0x6c>
 8006fc0:	6821      	ldr	r1, [r4, #0]
 8006fc2:	4401      	add	r1, r0
 8006fc4:	1858      	adds	r0, r3, r1
 8006fc6:	4282      	cmp	r2, r0
 8006fc8:	6019      	str	r1, [r3, #0]
 8006fca:	d113      	bne.n	8006ff4 <_free_r+0x88>
 8006fcc:	6810      	ldr	r0, [r2, #0]
 8006fce:	6852      	ldr	r2, [r2, #4]
 8006fd0:	4401      	add	r1, r0
 8006fd2:	6019      	str	r1, [r3, #0]
 8006fd4:	605a      	str	r2, [r3, #4]
 8006fd6:	e00d      	b.n	8006ff4 <_free_r+0x88>
 8006fd8:	d902      	bls.n	8006fe0 <_free_r+0x74>
 8006fda:	230c      	movs	r3, #12
 8006fdc:	602b      	str	r3, [r5, #0]
 8006fde:	e009      	b.n	8006ff4 <_free_r+0x88>
 8006fe0:	6821      	ldr	r1, [r4, #0]
 8006fe2:	1860      	adds	r0, r4, r1
 8006fe4:	4282      	cmp	r2, r0
 8006fe6:	bf01      	itttt	eq
 8006fe8:	6810      	ldreq	r0, [r2, #0]
 8006fea:	6852      	ldreq	r2, [r2, #4]
 8006fec:	1809      	addeq	r1, r1, r0
 8006fee:	6021      	streq	r1, [r4, #0]
 8006ff0:	6062      	str	r2, [r4, #4]
 8006ff2:	605c      	str	r4, [r3, #4]
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ffa:	f000 bbfa 	b.w	80077f2 <__malloc_unlock>
 8006ffe:	bd38      	pop	{r3, r4, r5, pc}
 8007000:	20002d80 	.word	0x20002d80

08007004 <_malloc_r>:
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	1ccd      	adds	r5, r1, #3
 8007008:	f025 0503 	bic.w	r5, r5, #3
 800700c:	3508      	adds	r5, #8
 800700e:	2d0c      	cmp	r5, #12
 8007010:	bf38      	it	cc
 8007012:	250c      	movcc	r5, #12
 8007014:	2d00      	cmp	r5, #0
 8007016:	4606      	mov	r6, r0
 8007018:	db01      	blt.n	800701e <_malloc_r+0x1a>
 800701a:	42a9      	cmp	r1, r5
 800701c:	d902      	bls.n	8007024 <_malloc_r+0x20>
 800701e:	230c      	movs	r3, #12
 8007020:	6033      	str	r3, [r6, #0]
 8007022:	e046      	b.n	80070b2 <_malloc_r+0xae>
 8007024:	f000 fbe4 	bl	80077f0 <__malloc_lock>
 8007028:	4b23      	ldr	r3, [pc, #140]	; (80070b8 <_malloc_r+0xb4>)
 800702a:	681c      	ldr	r4, [r3, #0]
 800702c:	461a      	mov	r2, r3
 800702e:	4621      	mov	r1, r4
 8007030:	b1a1      	cbz	r1, 800705c <_malloc_r+0x58>
 8007032:	680b      	ldr	r3, [r1, #0]
 8007034:	1b5b      	subs	r3, r3, r5
 8007036:	d40e      	bmi.n	8007056 <_malloc_r+0x52>
 8007038:	2b0b      	cmp	r3, #11
 800703a:	d903      	bls.n	8007044 <_malloc_r+0x40>
 800703c:	600b      	str	r3, [r1, #0]
 800703e:	18cc      	adds	r4, r1, r3
 8007040:	50cd      	str	r5, [r1, r3]
 8007042:	e01e      	b.n	8007082 <_malloc_r+0x7e>
 8007044:	428c      	cmp	r4, r1
 8007046:	bf0b      	itete	eq
 8007048:	6863      	ldreq	r3, [r4, #4]
 800704a:	684b      	ldrne	r3, [r1, #4]
 800704c:	6013      	streq	r3, [r2, #0]
 800704e:	6063      	strne	r3, [r4, #4]
 8007050:	bf18      	it	ne
 8007052:	460c      	movne	r4, r1
 8007054:	e015      	b.n	8007082 <_malloc_r+0x7e>
 8007056:	460c      	mov	r4, r1
 8007058:	6849      	ldr	r1, [r1, #4]
 800705a:	e7e9      	b.n	8007030 <_malloc_r+0x2c>
 800705c:	4c17      	ldr	r4, [pc, #92]	; (80070bc <_malloc_r+0xb8>)
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	b91b      	cbnz	r3, 800706a <_malloc_r+0x66>
 8007062:	4630      	mov	r0, r6
 8007064:	f000 fb0c 	bl	8007680 <_sbrk_r>
 8007068:	6020      	str	r0, [r4, #0]
 800706a:	4629      	mov	r1, r5
 800706c:	4630      	mov	r0, r6
 800706e:	f000 fb07 	bl	8007680 <_sbrk_r>
 8007072:	1c43      	adds	r3, r0, #1
 8007074:	d018      	beq.n	80070a8 <_malloc_r+0xa4>
 8007076:	1cc4      	adds	r4, r0, #3
 8007078:	f024 0403 	bic.w	r4, r4, #3
 800707c:	42a0      	cmp	r0, r4
 800707e:	d10d      	bne.n	800709c <_malloc_r+0x98>
 8007080:	6025      	str	r5, [r4, #0]
 8007082:	4630      	mov	r0, r6
 8007084:	f000 fbb5 	bl	80077f2 <__malloc_unlock>
 8007088:	f104 000b 	add.w	r0, r4, #11
 800708c:	1d23      	adds	r3, r4, #4
 800708e:	f020 0007 	bic.w	r0, r0, #7
 8007092:	1ac3      	subs	r3, r0, r3
 8007094:	d00e      	beq.n	80070b4 <_malloc_r+0xb0>
 8007096:	425a      	negs	r2, r3
 8007098:	50e2      	str	r2, [r4, r3]
 800709a:	bd70      	pop	{r4, r5, r6, pc}
 800709c:	1a21      	subs	r1, r4, r0
 800709e:	4630      	mov	r0, r6
 80070a0:	f000 faee 	bl	8007680 <_sbrk_r>
 80070a4:	3001      	adds	r0, #1
 80070a6:	d1eb      	bne.n	8007080 <_malloc_r+0x7c>
 80070a8:	230c      	movs	r3, #12
 80070aa:	6033      	str	r3, [r6, #0]
 80070ac:	4630      	mov	r0, r6
 80070ae:	f000 fba0 	bl	80077f2 <__malloc_unlock>
 80070b2:	2000      	movs	r0, #0
 80070b4:	bd70      	pop	{r4, r5, r6, pc}
 80070b6:	bf00      	nop
 80070b8:	20002d80 	.word	0x20002d80
 80070bc:	20002d7c 	.word	0x20002d7c

080070c0 <__sfputc_r>:
 80070c0:	6893      	ldr	r3, [r2, #8]
 80070c2:	b410      	push	{r4}
 80070c4:	3b01      	subs	r3, #1
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	6093      	str	r3, [r2, #8]
 80070ca:	da08      	bge.n	80070de <__sfputc_r+0x1e>
 80070cc:	6994      	ldr	r4, [r2, #24]
 80070ce:	42a3      	cmp	r3, r4
 80070d0:	db02      	blt.n	80070d8 <__sfputc_r+0x18>
 80070d2:	b2cb      	uxtb	r3, r1
 80070d4:	2b0a      	cmp	r3, #10
 80070d6:	d102      	bne.n	80070de <__sfputc_r+0x1e>
 80070d8:	bc10      	pop	{r4}
 80070da:	f7ff bcab 	b.w	8006a34 <__swbuf_r>
 80070de:	6813      	ldr	r3, [r2, #0]
 80070e0:	1c58      	adds	r0, r3, #1
 80070e2:	6010      	str	r0, [r2, #0]
 80070e4:	7019      	strb	r1, [r3, #0]
 80070e6:	b2c8      	uxtb	r0, r1
 80070e8:	bc10      	pop	{r4}
 80070ea:	4770      	bx	lr

080070ec <__sfputs_r>:
 80070ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ee:	4606      	mov	r6, r0
 80070f0:	460f      	mov	r7, r1
 80070f2:	4614      	mov	r4, r2
 80070f4:	18d5      	adds	r5, r2, r3
 80070f6:	42ac      	cmp	r4, r5
 80070f8:	d008      	beq.n	800710c <__sfputs_r+0x20>
 80070fa:	463a      	mov	r2, r7
 80070fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007100:	4630      	mov	r0, r6
 8007102:	f7ff ffdd 	bl	80070c0 <__sfputc_r>
 8007106:	1c43      	adds	r3, r0, #1
 8007108:	d1f5      	bne.n	80070f6 <__sfputs_r+0xa>
 800710a:	e000      	b.n	800710e <__sfputs_r+0x22>
 800710c:	2000      	movs	r0, #0
 800710e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007110 <_vfiprintf_r>:
 8007110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007114:	b09d      	sub	sp, #116	; 0x74
 8007116:	460c      	mov	r4, r1
 8007118:	4617      	mov	r7, r2
 800711a:	9303      	str	r3, [sp, #12]
 800711c:	4606      	mov	r6, r0
 800711e:	b118      	cbz	r0, 8007128 <_vfiprintf_r+0x18>
 8007120:	6983      	ldr	r3, [r0, #24]
 8007122:	b90b      	cbnz	r3, 8007128 <_vfiprintf_r+0x18>
 8007124:	f7ff fe38 	bl	8006d98 <__sinit>
 8007128:	4b7f      	ldr	r3, [pc, #508]	; (8007328 <_vfiprintf_r+0x218>)
 800712a:	429c      	cmp	r4, r3
 800712c:	d101      	bne.n	8007132 <_vfiprintf_r+0x22>
 800712e:	6874      	ldr	r4, [r6, #4]
 8007130:	e008      	b.n	8007144 <_vfiprintf_r+0x34>
 8007132:	4b7e      	ldr	r3, [pc, #504]	; (800732c <_vfiprintf_r+0x21c>)
 8007134:	429c      	cmp	r4, r3
 8007136:	d101      	bne.n	800713c <_vfiprintf_r+0x2c>
 8007138:	68b4      	ldr	r4, [r6, #8]
 800713a:	e003      	b.n	8007144 <_vfiprintf_r+0x34>
 800713c:	4b7c      	ldr	r3, [pc, #496]	; (8007330 <_vfiprintf_r+0x220>)
 800713e:	429c      	cmp	r4, r3
 8007140:	bf08      	it	eq
 8007142:	68f4      	ldreq	r4, [r6, #12]
 8007144:	89a3      	ldrh	r3, [r4, #12]
 8007146:	0718      	lsls	r0, r3, #28
 8007148:	d50c      	bpl.n	8007164 <_vfiprintf_r+0x54>
 800714a:	6923      	ldr	r3, [r4, #16]
 800714c:	b153      	cbz	r3, 8007164 <_vfiprintf_r+0x54>
 800714e:	2300      	movs	r3, #0
 8007150:	9309      	str	r3, [sp, #36]	; 0x24
 8007152:	2320      	movs	r3, #32
 8007154:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007158:	2330      	movs	r3, #48	; 0x30
 800715a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800715e:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 8007334 <_vfiprintf_r+0x224>
 8007162:	e044      	b.n	80071ee <_vfiprintf_r+0xde>
 8007164:	4621      	mov	r1, r4
 8007166:	4630      	mov	r0, r6
 8007168:	f7ff fcb8 	bl	8006adc <__swsetup_r>
 800716c:	2800      	cmp	r0, #0
 800716e:	d0ee      	beq.n	800714e <_vfiprintf_r+0x3e>
 8007170:	f04f 30ff 	mov.w	r0, #4294967295
 8007174:	e0d5      	b.n	8007322 <_vfiprintf_r+0x212>
 8007176:	9a03      	ldr	r2, [sp, #12]
 8007178:	1d11      	adds	r1, r2, #4
 800717a:	6812      	ldr	r2, [r2, #0]
 800717c:	9103      	str	r1, [sp, #12]
 800717e:	2a00      	cmp	r2, #0
 8007180:	f280 808c 	bge.w	800729c <_vfiprintf_r+0x18c>
 8007184:	4252      	negs	r2, r2
 8007186:	f043 0002 	orr.w	r0, r3, #2
 800718a:	9207      	str	r2, [sp, #28]
 800718c:	9004      	str	r0, [sp, #16]
 800718e:	f898 3000 	ldrb.w	r3, [r8]
 8007192:	2b2e      	cmp	r3, #46	; 0x2e
 8007194:	f000 8084 	beq.w	80072a0 <_vfiprintf_r+0x190>
 8007198:	2203      	movs	r2, #3
 800719a:	f898 1000 	ldrb.w	r1, [r8]
 800719e:	4865      	ldr	r0, [pc, #404]	; (8007334 <_vfiprintf_r+0x224>)
 80071a0:	f000 fb18 	bl	80077d4 <memchr>
 80071a4:	b148      	cbz	r0, 80071ba <_vfiprintf_r+0xaa>
 80071a6:	2340      	movs	r3, #64	; 0x40
 80071a8:	ebcb 0000 	rsb	r0, fp, r0
 80071ac:	fa03 f000 	lsl.w	r0, r3, r0
 80071b0:	9b04      	ldr	r3, [sp, #16]
 80071b2:	f108 0801 	add.w	r8, r8, #1
 80071b6:	4318      	orrs	r0, r3
 80071b8:	9004      	str	r0, [sp, #16]
 80071ba:	f898 1000 	ldrb.w	r1, [r8]
 80071be:	2206      	movs	r2, #6
 80071c0:	485d      	ldr	r0, [pc, #372]	; (8007338 <_vfiprintf_r+0x228>)
 80071c2:	f108 0701 	add.w	r7, r8, #1
 80071c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071ca:	f000 fb03 	bl	80077d4 <memchr>
 80071ce:	2800      	cmp	r0, #0
 80071d0:	f000 8095 	beq.w	80072fe <_vfiprintf_r+0x1ee>
 80071d4:	4b59      	ldr	r3, [pc, #356]	; (800733c <_vfiprintf_r+0x22c>)
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f040 8088 	bne.w	80072ec <_vfiprintf_r+0x1dc>
 80071dc:	9b03      	ldr	r3, [sp, #12]
 80071de:	3307      	adds	r3, #7
 80071e0:	f023 0307 	bic.w	r3, r3, #7
 80071e4:	3308      	adds	r3, #8
 80071e6:	9303      	str	r3, [sp, #12]
 80071e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071ea:	4453      	add	r3, sl
 80071ec:	9309      	str	r3, [sp, #36]	; 0x24
 80071ee:	46b8      	mov	r8, r7
 80071f0:	4645      	mov	r5, r8
 80071f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80071f6:	b91b      	cbnz	r3, 8007200 <_vfiprintf_r+0xf0>
 80071f8:	ebb8 0907 	subs.w	r9, r8, r7
 80071fc:	d00f      	beq.n	800721e <_vfiprintf_r+0x10e>
 80071fe:	e003      	b.n	8007208 <_vfiprintf_r+0xf8>
 8007200:	2b25      	cmp	r3, #37	; 0x25
 8007202:	d0f9      	beq.n	80071f8 <_vfiprintf_r+0xe8>
 8007204:	46a8      	mov	r8, r5
 8007206:	e7f3      	b.n	80071f0 <_vfiprintf_r+0xe0>
 8007208:	464b      	mov	r3, r9
 800720a:	463a      	mov	r2, r7
 800720c:	4621      	mov	r1, r4
 800720e:	4630      	mov	r0, r6
 8007210:	f7ff ff6c 	bl	80070ec <__sfputs_r>
 8007214:	3001      	adds	r0, #1
 8007216:	d07f      	beq.n	8007318 <_vfiprintf_r+0x208>
 8007218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800721a:	444b      	add	r3, r9
 800721c:	9309      	str	r3, [sp, #36]	; 0x24
 800721e:	f898 3000 	ldrb.w	r3, [r8]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d078      	beq.n	8007318 <_vfiprintf_r+0x208>
 8007226:	2300      	movs	r3, #0
 8007228:	f04f 32ff 	mov.w	r2, #4294967295
 800722c:	9304      	str	r3, [sp, #16]
 800722e:	9307      	str	r3, [sp, #28]
 8007230:	9205      	str	r2, [sp, #20]
 8007232:	9306      	str	r3, [sp, #24]
 8007234:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007238:	931a      	str	r3, [sp, #104]	; 0x68
 800723a:	2701      	movs	r7, #1
 800723c:	2205      	movs	r2, #5
 800723e:	7829      	ldrb	r1, [r5, #0]
 8007240:	483f      	ldr	r0, [pc, #252]	; (8007340 <_vfiprintf_r+0x230>)
 8007242:	f000 fac7 	bl	80077d4 <memchr>
 8007246:	f105 0801 	add.w	r8, r5, #1
 800724a:	9b04      	ldr	r3, [sp, #16]
 800724c:	b138      	cbz	r0, 800725e <_vfiprintf_r+0x14e>
 800724e:	4a3c      	ldr	r2, [pc, #240]	; (8007340 <_vfiprintf_r+0x230>)
 8007250:	4645      	mov	r5, r8
 8007252:	1a80      	subs	r0, r0, r2
 8007254:	fa07 f000 	lsl.w	r0, r7, r0
 8007258:	4318      	orrs	r0, r3
 800725a:	9004      	str	r0, [sp, #16]
 800725c:	e7ee      	b.n	800723c <_vfiprintf_r+0x12c>
 800725e:	06d9      	lsls	r1, r3, #27
 8007260:	bf44      	itt	mi
 8007262:	2220      	movmi	r2, #32
 8007264:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007268:	071a      	lsls	r2, r3, #28
 800726a:	bf44      	itt	mi
 800726c:	222b      	movmi	r2, #43	; 0x2b
 800726e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007272:	782a      	ldrb	r2, [r5, #0]
 8007274:	2a2a      	cmp	r2, #42	; 0x2a
 8007276:	f43f af7e 	beq.w	8007176 <_vfiprintf_r+0x66>
 800727a:	9a07      	ldr	r2, [sp, #28]
 800727c:	2100      	movs	r1, #0
 800727e:	200a      	movs	r0, #10
 8007280:	46a8      	mov	r8, r5
 8007282:	f898 3000 	ldrb.w	r3, [r8]
 8007286:	3501      	adds	r5, #1
 8007288:	3b30      	subs	r3, #48	; 0x30
 800728a:	2b09      	cmp	r3, #9
 800728c:	d803      	bhi.n	8007296 <_vfiprintf_r+0x186>
 800728e:	fb00 3202 	mla	r2, r0, r2, r3
 8007292:	2101      	movs	r1, #1
 8007294:	e7f4      	b.n	8007280 <_vfiprintf_r+0x170>
 8007296:	2900      	cmp	r1, #0
 8007298:	f43f af79 	beq.w	800718e <_vfiprintf_r+0x7e>
 800729c:	9207      	str	r2, [sp, #28]
 800729e:	e776      	b.n	800718e <_vfiprintf_r+0x7e>
 80072a0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80072a4:	2b2a      	cmp	r3, #42	; 0x2a
 80072a6:	d10b      	bne.n	80072c0 <_vfiprintf_r+0x1b0>
 80072a8:	9b03      	ldr	r3, [sp, #12]
 80072aa:	f108 0802 	add.w	r8, r8, #2
 80072ae:	1d1a      	adds	r2, r3, #4
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	9203      	str	r2, [sp, #12]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	bfb8      	it	lt
 80072b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80072bc:	9305      	str	r3, [sp, #20]
 80072be:	e76b      	b.n	8007198 <_vfiprintf_r+0x88>
 80072c0:	2300      	movs	r3, #0
 80072c2:	4619      	mov	r1, r3
 80072c4:	9305      	str	r3, [sp, #20]
 80072c6:	f108 0001 	add.w	r0, r8, #1
 80072ca:	250a      	movs	r5, #10
 80072cc:	4680      	mov	r8, r0
 80072ce:	f898 2000 	ldrb.w	r2, [r8]
 80072d2:	3001      	adds	r0, #1
 80072d4:	3a30      	subs	r2, #48	; 0x30
 80072d6:	2a09      	cmp	r2, #9
 80072d8:	d803      	bhi.n	80072e2 <_vfiprintf_r+0x1d2>
 80072da:	fb05 2101 	mla	r1, r5, r1, r2
 80072de:	2301      	movs	r3, #1
 80072e0:	e7f4      	b.n	80072cc <_vfiprintf_r+0x1bc>
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f43f af58 	beq.w	8007198 <_vfiprintf_r+0x88>
 80072e8:	9105      	str	r1, [sp, #20]
 80072ea:	e755      	b.n	8007198 <_vfiprintf_r+0x88>
 80072ec:	ab03      	add	r3, sp, #12
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	4622      	mov	r2, r4
 80072f2:	4b14      	ldr	r3, [pc, #80]	; (8007344 <_vfiprintf_r+0x234>)
 80072f4:	a904      	add	r1, sp, #16
 80072f6:	4630      	mov	r0, r6
 80072f8:	f3af 8000 	nop.w
 80072fc:	e007      	b.n	800730e <_vfiprintf_r+0x1fe>
 80072fe:	ab03      	add	r3, sp, #12
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	4622      	mov	r2, r4
 8007304:	4b0f      	ldr	r3, [pc, #60]	; (8007344 <_vfiprintf_r+0x234>)
 8007306:	a904      	add	r1, sp, #16
 8007308:	4630      	mov	r0, r6
 800730a:	f000 f893 	bl	8007434 <_printf_i>
 800730e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007312:	4682      	mov	sl, r0
 8007314:	f47f af68 	bne.w	80071e8 <_vfiprintf_r+0xd8>
 8007318:	89a3      	ldrh	r3, [r4, #12]
 800731a:	065b      	lsls	r3, r3, #25
 800731c:	f53f af28 	bmi.w	8007170 <_vfiprintf_r+0x60>
 8007320:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007322:	b01d      	add	sp, #116	; 0x74
 8007324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007328:	08007b7c 	.word	0x08007b7c
 800732c:	08007b9c 	.word	0x08007b9c
 8007330:	08007bbc 	.word	0x08007bbc
 8007334:	08007be6 	.word	0x08007be6
 8007338:	08007bea 	.word	0x08007bea
 800733c:	00000000 	.word	0x00000000
 8007340:	08007be0 	.word	0x08007be0
 8007344:	080070ed 	.word	0x080070ed

08007348 <_printf_common>:
 8007348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800734c:	4691      	mov	r9, r2
 800734e:	461f      	mov	r7, r3
 8007350:	690a      	ldr	r2, [r1, #16]
 8007352:	688b      	ldr	r3, [r1, #8]
 8007354:	4606      	mov	r6, r0
 8007356:	4293      	cmp	r3, r2
 8007358:	bfb8      	it	lt
 800735a:	4613      	movlt	r3, r2
 800735c:	f8c9 3000 	str.w	r3, [r9]
 8007360:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007364:	460c      	mov	r4, r1
 8007366:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800736a:	b112      	cbz	r2, 8007372 <_printf_common+0x2a>
 800736c:	3301      	adds	r3, #1
 800736e:	f8c9 3000 	str.w	r3, [r9]
 8007372:	6823      	ldr	r3, [r4, #0]
 8007374:	0699      	lsls	r1, r3, #26
 8007376:	bf42      	ittt	mi
 8007378:	f8d9 3000 	ldrmi.w	r3, [r9]
 800737c:	3302      	addmi	r3, #2
 800737e:	f8c9 3000 	strmi.w	r3, [r9]
 8007382:	6825      	ldr	r5, [r4, #0]
 8007384:	f015 0506 	ands.w	r5, r5, #6
 8007388:	d110      	bne.n	80073ac <_printf_common+0x64>
 800738a:	f104 0a19 	add.w	sl, r4, #25
 800738e:	e007      	b.n	80073a0 <_printf_common+0x58>
 8007390:	2301      	movs	r3, #1
 8007392:	4652      	mov	r2, sl
 8007394:	4639      	mov	r1, r7
 8007396:	4630      	mov	r0, r6
 8007398:	47c0      	blx	r8
 800739a:	3001      	adds	r0, #1
 800739c:	d01a      	beq.n	80073d4 <_printf_common+0x8c>
 800739e:	3501      	adds	r5, #1
 80073a0:	68e3      	ldr	r3, [r4, #12]
 80073a2:	f8d9 2000 	ldr.w	r2, [r9]
 80073a6:	1a9b      	subs	r3, r3, r2
 80073a8:	429d      	cmp	r5, r3
 80073aa:	dbf1      	blt.n	8007390 <_printf_common+0x48>
 80073ac:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80073b0:	6822      	ldr	r2, [r4, #0]
 80073b2:	3300      	adds	r3, #0
 80073b4:	bf18      	it	ne
 80073b6:	2301      	movne	r3, #1
 80073b8:	0692      	lsls	r2, r2, #26
 80073ba:	d50f      	bpl.n	80073dc <_printf_common+0x94>
 80073bc:	18e1      	adds	r1, r4, r3
 80073be:	2030      	movs	r0, #48	; 0x30
 80073c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80073c4:	1c5a      	adds	r2, r3, #1
 80073c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80073ca:	4422      	add	r2, r4
 80073cc:	3302      	adds	r3, #2
 80073ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80073d2:	e003      	b.n	80073dc <_printf_common+0x94>
 80073d4:	f04f 30ff 	mov.w	r0, #4294967295
 80073d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073e0:	4639      	mov	r1, r7
 80073e2:	4630      	mov	r0, r6
 80073e4:	47c0      	blx	r8
 80073e6:	3001      	adds	r0, #1
 80073e8:	d0f4      	beq.n	80073d4 <_printf_common+0x8c>
 80073ea:	6822      	ldr	r2, [r4, #0]
 80073ec:	f8d9 5000 	ldr.w	r5, [r9]
 80073f0:	68e3      	ldr	r3, [r4, #12]
 80073f2:	f002 0206 	and.w	r2, r2, #6
 80073f6:	2a04      	cmp	r2, #4
 80073f8:	bf08      	it	eq
 80073fa:	1b5d      	subeq	r5, r3, r5
 80073fc:	6922      	ldr	r2, [r4, #16]
 80073fe:	68a3      	ldr	r3, [r4, #8]
 8007400:	bf0c      	ite	eq
 8007402:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007406:	2500      	movne	r5, #0
 8007408:	4293      	cmp	r3, r2
 800740a:	bfc4      	itt	gt
 800740c:	1a9b      	subgt	r3, r3, r2
 800740e:	18ed      	addgt	r5, r5, r3
 8007410:	f04f 0900 	mov.w	r9, #0
 8007414:	341a      	adds	r4, #26
 8007416:	454d      	cmp	r5, r9
 8007418:	d009      	beq.n	800742e <_printf_common+0xe6>
 800741a:	2301      	movs	r3, #1
 800741c:	4622      	mov	r2, r4
 800741e:	4639      	mov	r1, r7
 8007420:	4630      	mov	r0, r6
 8007422:	47c0      	blx	r8
 8007424:	3001      	adds	r0, #1
 8007426:	d0d5      	beq.n	80073d4 <_printf_common+0x8c>
 8007428:	f109 0901 	add.w	r9, r9, #1
 800742c:	e7f3      	b.n	8007416 <_printf_common+0xce>
 800742e:	2000      	movs	r0, #0
 8007430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007434 <_printf_i>:
 8007434:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007438:	4617      	mov	r7, r2
 800743a:	7e0a      	ldrb	r2, [r1, #24]
 800743c:	b085      	sub	sp, #20
 800743e:	2a6e      	cmp	r2, #110	; 0x6e
 8007440:	4698      	mov	r8, r3
 8007442:	4606      	mov	r6, r0
 8007444:	460c      	mov	r4, r1
 8007446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007448:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800744c:	f000 80ae 	beq.w	80075ac <_printf_i+0x178>
 8007450:	d811      	bhi.n	8007476 <_printf_i+0x42>
 8007452:	2a63      	cmp	r2, #99	; 0x63
 8007454:	d022      	beq.n	800749c <_printf_i+0x68>
 8007456:	d809      	bhi.n	800746c <_printf_i+0x38>
 8007458:	2a00      	cmp	r2, #0
 800745a:	f000 80bb 	beq.w	80075d4 <_printf_i+0x1a0>
 800745e:	2a58      	cmp	r2, #88	; 0x58
 8007460:	f040 80ca 	bne.w	80075f8 <_printf_i+0x1c4>
 8007464:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007468:	4983      	ldr	r1, [pc, #524]	; (8007678 <_printf_i+0x244>)
 800746a:	e055      	b.n	8007518 <_printf_i+0xe4>
 800746c:	2a64      	cmp	r2, #100	; 0x64
 800746e:	d01e      	beq.n	80074ae <_printf_i+0x7a>
 8007470:	2a69      	cmp	r2, #105	; 0x69
 8007472:	d01c      	beq.n	80074ae <_printf_i+0x7a>
 8007474:	e0c0      	b.n	80075f8 <_printf_i+0x1c4>
 8007476:	2a73      	cmp	r2, #115	; 0x73
 8007478:	f000 80b0 	beq.w	80075dc <_printf_i+0x1a8>
 800747c:	d809      	bhi.n	8007492 <_printf_i+0x5e>
 800747e:	2a6f      	cmp	r2, #111	; 0x6f
 8007480:	d02e      	beq.n	80074e0 <_printf_i+0xac>
 8007482:	2a70      	cmp	r2, #112	; 0x70
 8007484:	f040 80b8 	bne.w	80075f8 <_printf_i+0x1c4>
 8007488:	680a      	ldr	r2, [r1, #0]
 800748a:	f042 0220 	orr.w	r2, r2, #32
 800748e:	600a      	str	r2, [r1, #0]
 8007490:	e03e      	b.n	8007510 <_printf_i+0xdc>
 8007492:	2a75      	cmp	r2, #117	; 0x75
 8007494:	d024      	beq.n	80074e0 <_printf_i+0xac>
 8007496:	2a78      	cmp	r2, #120	; 0x78
 8007498:	d03a      	beq.n	8007510 <_printf_i+0xdc>
 800749a:	e0ad      	b.n	80075f8 <_printf_i+0x1c4>
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80074a2:	1d11      	adds	r1, r2, #4
 80074a4:	6019      	str	r1, [r3, #0]
 80074a6:	6813      	ldr	r3, [r2, #0]
 80074a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074ac:	e0a8      	b.n	8007600 <_printf_i+0x1cc>
 80074ae:	6821      	ldr	r1, [r4, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80074b6:	d002      	beq.n	80074be <_printf_i+0x8a>
 80074b8:	1d11      	adds	r1, r2, #4
 80074ba:	6019      	str	r1, [r3, #0]
 80074bc:	e008      	b.n	80074d0 <_printf_i+0x9c>
 80074be:	f011 0f40 	tst.w	r1, #64	; 0x40
 80074c2:	f102 0104 	add.w	r1, r2, #4
 80074c6:	6019      	str	r1, [r3, #0]
 80074c8:	d002      	beq.n	80074d0 <_printf_i+0x9c>
 80074ca:	f9b2 3000 	ldrsh.w	r3, [r2]
 80074ce:	e000      	b.n	80074d2 <_printf_i+0x9e>
 80074d0:	6813      	ldr	r3, [r2, #0]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	da3c      	bge.n	8007550 <_printf_i+0x11c>
 80074d6:	222d      	movs	r2, #45	; 0x2d
 80074d8:	425b      	negs	r3, r3
 80074da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80074de:	e037      	b.n	8007550 <_printf_i+0x11c>
 80074e0:	6821      	ldr	r1, [r4, #0]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	f011 0f80 	tst.w	r1, #128	; 0x80
 80074e8:	d002      	beq.n	80074f0 <_printf_i+0xbc>
 80074ea:	1d11      	adds	r1, r2, #4
 80074ec:	6019      	str	r1, [r3, #0]
 80074ee:	e007      	b.n	8007500 <_printf_i+0xcc>
 80074f0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80074f4:	f102 0104 	add.w	r1, r2, #4
 80074f8:	6019      	str	r1, [r3, #0]
 80074fa:	d001      	beq.n	8007500 <_printf_i+0xcc>
 80074fc:	8813      	ldrh	r3, [r2, #0]
 80074fe:	e000      	b.n	8007502 <_printf_i+0xce>
 8007500:	6813      	ldr	r3, [r2, #0]
 8007502:	7e22      	ldrb	r2, [r4, #24]
 8007504:	495c      	ldr	r1, [pc, #368]	; (8007678 <_printf_i+0x244>)
 8007506:	2a6f      	cmp	r2, #111	; 0x6f
 8007508:	bf14      	ite	ne
 800750a:	220a      	movne	r2, #10
 800750c:	2208      	moveq	r2, #8
 800750e:	e01b      	b.n	8007548 <_printf_i+0x114>
 8007510:	2278      	movs	r2, #120	; 0x78
 8007512:	495a      	ldr	r1, [pc, #360]	; (800767c <_printf_i+0x248>)
 8007514:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007518:	6822      	ldr	r2, [r4, #0]
 800751a:	6818      	ldr	r0, [r3, #0]
 800751c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007520:	f100 0504 	add.w	r5, r0, #4
 8007524:	601d      	str	r5, [r3, #0]
 8007526:	d103      	bne.n	8007530 <_printf_i+0xfc>
 8007528:	0655      	lsls	r5, r2, #25
 800752a:	d501      	bpl.n	8007530 <_printf_i+0xfc>
 800752c:	8803      	ldrh	r3, [r0, #0]
 800752e:	e000      	b.n	8007532 <_printf_i+0xfe>
 8007530:	6803      	ldr	r3, [r0, #0]
 8007532:	07d0      	lsls	r0, r2, #31
 8007534:	bf44      	itt	mi
 8007536:	f042 0220 	orrmi.w	r2, r2, #32
 800753a:	6022      	strmi	r2, [r4, #0]
 800753c:	b91b      	cbnz	r3, 8007546 <_printf_i+0x112>
 800753e:	6822      	ldr	r2, [r4, #0]
 8007540:	f022 0220 	bic.w	r2, r2, #32
 8007544:	6022      	str	r2, [r4, #0]
 8007546:	2210      	movs	r2, #16
 8007548:	2000      	movs	r0, #0
 800754a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800754e:	e001      	b.n	8007554 <_printf_i+0x120>
 8007550:	4949      	ldr	r1, [pc, #292]	; (8007678 <_printf_i+0x244>)
 8007552:	220a      	movs	r2, #10
 8007554:	6865      	ldr	r5, [r4, #4]
 8007556:	2d00      	cmp	r5, #0
 8007558:	60a5      	str	r5, [r4, #8]
 800755a:	db08      	blt.n	800756e <_printf_i+0x13a>
 800755c:	6820      	ldr	r0, [r4, #0]
 800755e:	f020 0004 	bic.w	r0, r0, #4
 8007562:	6020      	str	r0, [r4, #0]
 8007564:	b92b      	cbnz	r3, 8007572 <_printf_i+0x13e>
 8007566:	2d00      	cmp	r5, #0
 8007568:	d17d      	bne.n	8007666 <_printf_i+0x232>
 800756a:	4675      	mov	r5, lr
 800756c:	e00c      	b.n	8007588 <_printf_i+0x154>
 800756e:	2b00      	cmp	r3, #0
 8007570:	d079      	beq.n	8007666 <_printf_i+0x232>
 8007572:	4675      	mov	r5, lr
 8007574:	fbb3 f0f2 	udiv	r0, r3, r2
 8007578:	fb02 3310 	mls	r3, r2, r0, r3
 800757c:	5ccb      	ldrb	r3, [r1, r3]
 800757e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007582:	4603      	mov	r3, r0
 8007584:	2800      	cmp	r0, #0
 8007586:	d1f5      	bne.n	8007574 <_printf_i+0x140>
 8007588:	2a08      	cmp	r2, #8
 800758a:	d10b      	bne.n	80075a4 <_printf_i+0x170>
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	07da      	lsls	r2, r3, #31
 8007590:	d508      	bpl.n	80075a4 <_printf_i+0x170>
 8007592:	6923      	ldr	r3, [r4, #16]
 8007594:	6862      	ldr	r2, [r4, #4]
 8007596:	429a      	cmp	r2, r3
 8007598:	bfde      	ittt	le
 800759a:	2330      	movle	r3, #48	; 0x30
 800759c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80075a4:	ebc5 030e 	rsb	r3, r5, lr
 80075a8:	6123      	str	r3, [r4, #16]
 80075aa:	e02e      	b.n	800760a <_printf_i+0x1d6>
 80075ac:	6808      	ldr	r0, [r1, #0]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	f010 0f80 	tst.w	r0, #128	; 0x80
 80075b4:	6949      	ldr	r1, [r1, #20]
 80075b6:	d003      	beq.n	80075c0 <_printf_i+0x18c>
 80075b8:	1d10      	adds	r0, r2, #4
 80075ba:	6018      	str	r0, [r3, #0]
 80075bc:	6813      	ldr	r3, [r2, #0]
 80075be:	e008      	b.n	80075d2 <_printf_i+0x19e>
 80075c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80075c4:	f102 0004 	add.w	r0, r2, #4
 80075c8:	6018      	str	r0, [r3, #0]
 80075ca:	6813      	ldr	r3, [r2, #0]
 80075cc:	d001      	beq.n	80075d2 <_printf_i+0x19e>
 80075ce:	8019      	strh	r1, [r3, #0]
 80075d0:	e000      	b.n	80075d4 <_printf_i+0x1a0>
 80075d2:	6019      	str	r1, [r3, #0]
 80075d4:	2300      	movs	r3, #0
 80075d6:	6123      	str	r3, [r4, #16]
 80075d8:	4675      	mov	r5, lr
 80075da:	e016      	b.n	800760a <_printf_i+0x1d6>
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	1d11      	adds	r1, r2, #4
 80075e0:	6019      	str	r1, [r3, #0]
 80075e2:	6815      	ldr	r5, [r2, #0]
 80075e4:	2100      	movs	r1, #0
 80075e6:	6862      	ldr	r2, [r4, #4]
 80075e8:	4628      	mov	r0, r5
 80075ea:	f000 f8f3 	bl	80077d4 <memchr>
 80075ee:	b108      	cbz	r0, 80075f4 <_printf_i+0x1c0>
 80075f0:	1b40      	subs	r0, r0, r5
 80075f2:	6060      	str	r0, [r4, #4]
 80075f4:	6863      	ldr	r3, [r4, #4]
 80075f6:	e004      	b.n	8007602 <_printf_i+0x1ce>
 80075f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075fc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007600:	2301      	movs	r3, #1
 8007602:	6123      	str	r3, [r4, #16]
 8007604:	2300      	movs	r3, #0
 8007606:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800760a:	f8cd 8000 	str.w	r8, [sp]
 800760e:	463b      	mov	r3, r7
 8007610:	aa03      	add	r2, sp, #12
 8007612:	4621      	mov	r1, r4
 8007614:	4630      	mov	r0, r6
 8007616:	f7ff fe97 	bl	8007348 <_printf_common>
 800761a:	3001      	adds	r0, #1
 800761c:	d102      	bne.n	8007624 <_printf_i+0x1f0>
 800761e:	f04f 30ff 	mov.w	r0, #4294967295
 8007622:	e026      	b.n	8007672 <_printf_i+0x23e>
 8007624:	6923      	ldr	r3, [r4, #16]
 8007626:	462a      	mov	r2, r5
 8007628:	4639      	mov	r1, r7
 800762a:	4630      	mov	r0, r6
 800762c:	47c0      	blx	r8
 800762e:	3001      	adds	r0, #1
 8007630:	d0f5      	beq.n	800761e <_printf_i+0x1ea>
 8007632:	6823      	ldr	r3, [r4, #0]
 8007634:	079b      	lsls	r3, r3, #30
 8007636:	d510      	bpl.n	800765a <_printf_i+0x226>
 8007638:	2500      	movs	r5, #0
 800763a:	f104 0919 	add.w	r9, r4, #25
 800763e:	e007      	b.n	8007650 <_printf_i+0x21c>
 8007640:	2301      	movs	r3, #1
 8007642:	464a      	mov	r2, r9
 8007644:	4639      	mov	r1, r7
 8007646:	4630      	mov	r0, r6
 8007648:	47c0      	blx	r8
 800764a:	3001      	adds	r0, #1
 800764c:	d0e7      	beq.n	800761e <_printf_i+0x1ea>
 800764e:	3501      	adds	r5, #1
 8007650:	68e3      	ldr	r3, [r4, #12]
 8007652:	9a03      	ldr	r2, [sp, #12]
 8007654:	1a9b      	subs	r3, r3, r2
 8007656:	429d      	cmp	r5, r3
 8007658:	dbf2      	blt.n	8007640 <_printf_i+0x20c>
 800765a:	68e0      	ldr	r0, [r4, #12]
 800765c:	9b03      	ldr	r3, [sp, #12]
 800765e:	4298      	cmp	r0, r3
 8007660:	bfb8      	it	lt
 8007662:	4618      	movlt	r0, r3
 8007664:	e005      	b.n	8007672 <_printf_i+0x23e>
 8007666:	780b      	ldrb	r3, [r1, #0]
 8007668:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800766c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007670:	e78a      	b.n	8007588 <_printf_i+0x154>
 8007672:	b005      	add	sp, #20
 8007674:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007678:	08007bf1 	.word	0x08007bf1
 800767c:	08007c02 	.word	0x08007c02

08007680 <_sbrk_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	4c06      	ldr	r4, [pc, #24]	; (800769c <_sbrk_r+0x1c>)
 8007684:	2300      	movs	r3, #0
 8007686:	4605      	mov	r5, r0
 8007688:	4608      	mov	r0, r1
 800768a:	6023      	str	r3, [r4, #0]
 800768c:	f7fe fa1e 	bl	8005acc <_sbrk>
 8007690:	1c43      	adds	r3, r0, #1
 8007692:	d102      	bne.n	800769a <_sbrk_r+0x1a>
 8007694:	6823      	ldr	r3, [r4, #0]
 8007696:	b103      	cbz	r3, 800769a <_sbrk_r+0x1a>
 8007698:	602b      	str	r3, [r5, #0]
 800769a:	bd38      	pop	{r3, r4, r5, pc}
 800769c:	200037a4 	.word	0x200037a4

080076a0 <__sread>:
 80076a0:	b510      	push	{r4, lr}
 80076a2:	460c      	mov	r4, r1
 80076a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076a8:	f000 f8a4 	bl	80077f4 <_read_r>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	bfab      	itete	ge
 80076b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80076b2:	89a3      	ldrhlt	r3, [r4, #12]
 80076b4:	181b      	addge	r3, r3, r0
 80076b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80076ba:	bfac      	ite	ge
 80076bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80076be:	81a3      	strhlt	r3, [r4, #12]
 80076c0:	bd10      	pop	{r4, pc}

080076c2 <__swrite>:
 80076c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076c6:	461f      	mov	r7, r3
 80076c8:	898b      	ldrh	r3, [r1, #12]
 80076ca:	4605      	mov	r5, r0
 80076cc:	05db      	lsls	r3, r3, #23
 80076ce:	460c      	mov	r4, r1
 80076d0:	4616      	mov	r6, r2
 80076d2:	d505      	bpl.n	80076e0 <__swrite+0x1e>
 80076d4:	2302      	movs	r3, #2
 80076d6:	2200      	movs	r2, #0
 80076d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076dc:	f000 f868 	bl	80077b0 <_lseek_r>
 80076e0:	89a3      	ldrh	r3, [r4, #12]
 80076e2:	4632      	mov	r2, r6
 80076e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076e8:	81a3      	strh	r3, [r4, #12]
 80076ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076ee:	463b      	mov	r3, r7
 80076f0:	4628      	mov	r0, r5
 80076f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076f6:	f000 b817 	b.w	8007728 <_write_r>

080076fa <__sseek>:
 80076fa:	b510      	push	{r4, lr}
 80076fc:	460c      	mov	r4, r1
 80076fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007702:	f000 f855 	bl	80077b0 <_lseek_r>
 8007706:	1c43      	adds	r3, r0, #1
 8007708:	89a3      	ldrh	r3, [r4, #12]
 800770a:	bf15      	itete	ne
 800770c:	6560      	strne	r0, [r4, #84]	; 0x54
 800770e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007712:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007716:	81a3      	strheq	r3, [r4, #12]
 8007718:	bf18      	it	ne
 800771a:	81a3      	strhne	r3, [r4, #12]
 800771c:	bd10      	pop	{r4, pc}

0800771e <__sclose>:
 800771e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007722:	f000 b813 	b.w	800774c <_close_r>
	...

08007728 <_write_r>:
 8007728:	b538      	push	{r3, r4, r5, lr}
 800772a:	4c07      	ldr	r4, [pc, #28]	; (8007748 <_write_r+0x20>)
 800772c:	4605      	mov	r5, r0
 800772e:	4608      	mov	r0, r1
 8007730:	4611      	mov	r1, r2
 8007732:	2200      	movs	r2, #0
 8007734:	6022      	str	r2, [r4, #0]
 8007736:	461a      	mov	r2, r3
 8007738:	f7fe f9e4 	bl	8005b04 <_write>
 800773c:	1c43      	adds	r3, r0, #1
 800773e:	d102      	bne.n	8007746 <_write_r+0x1e>
 8007740:	6823      	ldr	r3, [r4, #0]
 8007742:	b103      	cbz	r3, 8007746 <_write_r+0x1e>
 8007744:	602b      	str	r3, [r5, #0]
 8007746:	bd38      	pop	{r3, r4, r5, pc}
 8007748:	200037a4 	.word	0x200037a4

0800774c <_close_r>:
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	4c06      	ldr	r4, [pc, #24]	; (8007768 <_close_r+0x1c>)
 8007750:	2300      	movs	r3, #0
 8007752:	4605      	mov	r5, r0
 8007754:	4608      	mov	r0, r1
 8007756:	6023      	str	r3, [r4, #0]
 8007758:	f7fe f9c6 	bl	8005ae8 <_close>
 800775c:	1c43      	adds	r3, r0, #1
 800775e:	d102      	bne.n	8007766 <_close_r+0x1a>
 8007760:	6823      	ldr	r3, [r4, #0]
 8007762:	b103      	cbz	r3, 8007766 <_close_r+0x1a>
 8007764:	602b      	str	r3, [r5, #0]
 8007766:	bd38      	pop	{r3, r4, r5, pc}
 8007768:	200037a4 	.word	0x200037a4

0800776c <_fstat_r>:
 800776c:	b538      	push	{r3, r4, r5, lr}
 800776e:	4c07      	ldr	r4, [pc, #28]	; (800778c <_fstat_r+0x20>)
 8007770:	2300      	movs	r3, #0
 8007772:	4605      	mov	r5, r0
 8007774:	4608      	mov	r0, r1
 8007776:	4611      	mov	r1, r2
 8007778:	6023      	str	r3, [r4, #0]
 800777a:	f7fe f9b8 	bl	8005aee <_fstat>
 800777e:	1c43      	adds	r3, r0, #1
 8007780:	d102      	bne.n	8007788 <_fstat_r+0x1c>
 8007782:	6823      	ldr	r3, [r4, #0]
 8007784:	b103      	cbz	r3, 8007788 <_fstat_r+0x1c>
 8007786:	602b      	str	r3, [r5, #0]
 8007788:	bd38      	pop	{r3, r4, r5, pc}
 800778a:	bf00      	nop
 800778c:	200037a4 	.word	0x200037a4

08007790 <_isatty_r>:
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4c06      	ldr	r4, [pc, #24]	; (80077ac <_isatty_r+0x1c>)
 8007794:	2300      	movs	r3, #0
 8007796:	4605      	mov	r5, r0
 8007798:	4608      	mov	r0, r1
 800779a:	6023      	str	r3, [r4, #0]
 800779c:	f7fe f9ac 	bl	8005af8 <_isatty>
 80077a0:	1c43      	adds	r3, r0, #1
 80077a2:	d102      	bne.n	80077aa <_isatty_r+0x1a>
 80077a4:	6823      	ldr	r3, [r4, #0]
 80077a6:	b103      	cbz	r3, 80077aa <_isatty_r+0x1a>
 80077a8:	602b      	str	r3, [r5, #0]
 80077aa:	bd38      	pop	{r3, r4, r5, pc}
 80077ac:	200037a4 	.word	0x200037a4

080077b0 <_lseek_r>:
 80077b0:	b538      	push	{r3, r4, r5, lr}
 80077b2:	4c07      	ldr	r4, [pc, #28]	; (80077d0 <_lseek_r+0x20>)
 80077b4:	4605      	mov	r5, r0
 80077b6:	4608      	mov	r0, r1
 80077b8:	4611      	mov	r1, r2
 80077ba:	2200      	movs	r2, #0
 80077bc:	6022      	str	r2, [r4, #0]
 80077be:	461a      	mov	r2, r3
 80077c0:	f7fe f99c 	bl	8005afc <_lseek>
 80077c4:	1c43      	adds	r3, r0, #1
 80077c6:	d102      	bne.n	80077ce <_lseek_r+0x1e>
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	b103      	cbz	r3, 80077ce <_lseek_r+0x1e>
 80077cc:	602b      	str	r3, [r5, #0]
 80077ce:	bd38      	pop	{r3, r4, r5, pc}
 80077d0:	200037a4 	.word	0x200037a4

080077d4 <memchr>:
 80077d4:	b510      	push	{r4, lr}
 80077d6:	b2c9      	uxtb	r1, r1
 80077d8:	4402      	add	r2, r0
 80077da:	4290      	cmp	r0, r2
 80077dc:	4603      	mov	r3, r0
 80077de:	d005      	beq.n	80077ec <memchr+0x18>
 80077e0:	781c      	ldrb	r4, [r3, #0]
 80077e2:	3001      	adds	r0, #1
 80077e4:	428c      	cmp	r4, r1
 80077e6:	d1f8      	bne.n	80077da <memchr+0x6>
 80077e8:	4618      	mov	r0, r3
 80077ea:	bd10      	pop	{r4, pc}
 80077ec:	2000      	movs	r0, #0
 80077ee:	bd10      	pop	{r4, pc}

080077f0 <__malloc_lock>:
 80077f0:	4770      	bx	lr

080077f2 <__malloc_unlock>:
 80077f2:	4770      	bx	lr

080077f4 <_read_r>:
 80077f4:	b538      	push	{r3, r4, r5, lr}
 80077f6:	4c07      	ldr	r4, [pc, #28]	; (8007814 <_read_r+0x20>)
 80077f8:	4605      	mov	r5, r0
 80077fa:	4608      	mov	r0, r1
 80077fc:	4611      	mov	r1, r2
 80077fe:	2200      	movs	r2, #0
 8007800:	6022      	str	r2, [r4, #0]
 8007802:	461a      	mov	r2, r3
 8007804:	f7fe f97c 	bl	8005b00 <_read>
 8007808:	1c43      	adds	r3, r0, #1
 800780a:	d102      	bne.n	8007812 <_read_r+0x1e>
 800780c:	6823      	ldr	r3, [r4, #0]
 800780e:	b103      	cbz	r3, 8007812 <_read_r+0x1e>
 8007810:	602b      	str	r3, [r5, #0]
 8007812:	bd38      	pop	{r3, r4, r5, pc}
 8007814:	200037a4 	.word	0x200037a4

08007818 <_init>:
 8007818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781a:	bf00      	nop
 800781c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800781e:	bc08      	pop	{r3}
 8007820:	469e      	mov	lr, r3
 8007822:	4770      	bx	lr

08007824 <_fini>:
 8007824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007826:	bf00      	nop
 8007828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800782a:	bc08      	pop	{r3}
 800782c:	469e      	mov	lr, r3
 800782e:	4770      	bx	lr
