{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654986911668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654986911668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 15:35:11 2022 " "Processing started: Sat Jun 11 15:35:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654986911668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986911668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986911668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654986911900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654986911900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset reset TopLevel.sv(3) " "Verilog HDL Declaration information at TopLevel.sv(3): object \"Reset\" differs only in case from object \"reset\" in the same scope" {  } { { "TopLevel.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654986916978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986916979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986916979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986916981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986916981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookup " "Found entity 1: lookup" {  } { { "lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986916982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986916982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.sv 1 1 " "Found 1 design units, including 1 entities, in source file if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986916984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986916984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMem.sv(21) " "Verilog HDL warning at DataMem.sv(21): extended using \"x\" or \"z\"" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654986916985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986916985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986916985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986916986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986916986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654986916987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654986916987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654986917014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:PC1 " "Elaborating entity \"IF\" for hierarchy \"IF:PC1\"" {  } { { "TopLevel.sv" "PC1" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986917015 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "241 0 255 IF.sv(14) " "Verilog HDL warning at IF.sv(14): number of words (241) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1654986917016 "|TopLevel|IF:PC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.data_a 0 IF.sv(11) " "Net \"instructionMemory.data_a\" at IF.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654986917016 "|TopLevel|IF:PC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.waddr_a 0 IF.sv(11) " "Net \"instructionMemory.waddr_a\" at IF.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654986917016 "|TopLevel|IF:PC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionMemory.we_a 0 IF.sv(11) " "Net \"instructionMemory.we_a\" at IF.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654986917016 "|TopLevel|IF:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl\"" {  } { { "TopLevel.sv" "ctrl" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986917016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF1\"" {  } { { "TopLevel.sv" "RF1" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986917017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "TopLevel.sv" "alu" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986917018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookup lookup:lk " "Elaborating entity \"lookup\" for hierarchy \"lookup:lk\"" {  } { { "TopLevel.sv" "lk" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986917019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DM1 " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DM1\"" {  } { { "TopLevel.sv" "DM1" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654986917019 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[0\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[0\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986917151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[1\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[1\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986917151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[2\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[2\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986917151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[3\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[3\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986917151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[4\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[4\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986917151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[5\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[5\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986917151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[6\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[6\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986917151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMem:DM1\|DataOut\[7\] " "Converted tri-state buffer \"DataMem:DM1\|DataOut\[7\]\" feeding internal logic into a wire" {  } { { "DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1654986917151 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1654986917151 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataMem:DM1\|Core " "RAM logic \"DataMem:DM1\|Core\" is uninferred due to asynchronous read logic" {  } { { "DataMem.sv" "Core" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654986917189 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654986917189 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/db/TopLevel.ram0_IF_931.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/db/TopLevel.ram0_IF_931.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1654986917192 ""}
