-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bckgndYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_full_n : IN STD_LOGIC;
    bckgndYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    width_val : IN STD_LOGIC_VECTOR (15 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    ZplateHorContStart_val : IN STD_LOGIC_VECTOR (15 downto 0);
    patternId_val : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i233_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    empty_41 : IN STD_LOGIC_VECTOR (7 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    shl_i : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateHorContDelta_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateVerContStart_val : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    ZplateVerContDelta_val : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp11_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp_i287 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub35_i : IN STD_LOGIC_VECTOR (16 downto 0);
    empty : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln565 : IN STD_LOGIC_VECTOR (1 downto 0);
    cmp121_i : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0217_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0217_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0217_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0215_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0215_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0215_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0213_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0213_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0213_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (7 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_0_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_5_0_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_6B : STD_LOGIC_VECTOR (7 downto 0) := "01101011";
    constant ap_const_lv8_15 : STD_LOGIC_VECTOR (7 downto 0) := "00010101";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_80_1 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_2 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_3 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_4 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_80_5 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_80_6 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_80_7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_2B : STD_LOGIC_VECTOR (7 downto 0) := "00101011";
    constant ap_const_lv8_55 : STD_LOGIC_VECTOR (7 downto 0) := "01010101";
    constant ap_const_lv8_80_9 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_10 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_11 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_12 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_13 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_14 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_15 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_80_16 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1D : STD_LOGIC_VECTOR (7 downto 0) := "00011101";
    constant ap_const_lv8_95 : STD_LOGIC_VECTOR (7 downto 0) := "10010101";
    constant ap_const_lv8_4C : STD_LOGIC_VECTOR (7 downto 0) := "01001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_17 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_18 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_21 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_22 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_23 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_25 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv15_1080 : STD_LOGIC_VECTOR (14 downto 0) := "001000010000000";
    constant ap_const_lv15_7FD5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010101";
    constant ap_const_lv16_8080 : STD_LOGIC_VECTOR (15 downto 0) := "1000000010000000";
    constant ap_const_lv16_FF95 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv16_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010110";
    constant ap_const_lv16_FFAB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101011";
    constant ap_const_lv13_1D : STD_LOGIC_VECTOR (12 downto 0) := "0000000011101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln565_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal xBar_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_4_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_3_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_ce0 : STD_LOGIC;
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_5_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal reg_1048 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal patternId_val_read_reg_3687 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred423_state22 : BOOLEAN;
    signal ap_predicate_pred428_state22 : BOOLEAN;
    signal ap_predicate_pred434_state22 : BOOLEAN;
    signal reg_1052 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1056 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp121_i_read_reg_3626 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i287_read_read_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i287_read_reg_3635 : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_read_read_fu_554_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln565_cast_fu_1060_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln565_cast_reg_3703 : STD_LOGIC_VECTOR (15 downto 0);
    signal barWidth_cast_cast_fu_1064_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_reg_3710 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv2_i_i10_i233_cast_cast_fu_1068_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_i_i10_i233_cast_cast_reg_3715 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln565_reg_3720 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_3720_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln565_1_fu_1112_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln565_10_fu_1120_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_10_reg_3729_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1072_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_3735_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln549_fu_1130_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_3745_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_fu_1136_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_3751_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1746_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_3757_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_fu_1160_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1726_reg_3761_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_3766_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_3771_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_3775_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_3779 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_fu_1254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_3783_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_3787 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_3787_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_3787_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_3787_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_3791 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_3791_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_3791_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_3791_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_3795_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_3799_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_3803_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_3807_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_3811_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1478_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1483_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_3823_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_3827_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_fu_1578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_3831_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_int_s_fu_1613_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln3_reg_3845 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_3845_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_3845_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_3845_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_3845_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_3845_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_3845_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_3845_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_reg_3865 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_11_reg_3870 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_reg_3875 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1194_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal urem_ln1281_reg_3955 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgSinTableArray_9bit_0_load_reg_3960 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_load_reg_3965 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_load_reg_3970 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_load_reg_3975 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_load_reg_3980 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1200_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal urem_ln1285_reg_3985 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgSinTableArray_9bit_0_load_1_reg_3990 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_load_1_reg_3995 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_load_1_reg_4000 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_load_1_reg_4005 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_load_1_reg_4010 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1206_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal urem_ln1289_reg_4015 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgSinTableArray_9bit_0_load_2_reg_4020 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_load_2_reg_4025 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_load_2_reg_4030 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_load_2_reg_4035 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_load_2_reg_4040 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1802_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_4045 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1844_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_reg_4050 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1886_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_reg_4055 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_fu_1934_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4065 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4065_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_1984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4070 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4070_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4070_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4070_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1302_fu_1992_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1302_1_fu_1996_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1302_1_reg_4082 : STD_LOGIC_VECTOR (15 downto 0);
    signal tpgSinTableArray_load_reg_4094 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_3536_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_4137 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln9_reg_4142 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_4202 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_reg_4207 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1314_fu_2563_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1314_reg_4212 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1314_reg_4212_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2049_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1356_reg_4232 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1356_reg_4232_pp0_iter21_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1356_fu_2576_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_reg_4238 : STD_LOGIC_VECTOR (26 downto 0);
    signal pix_7_reg_4258 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_8_reg_4263 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_9_reg_4268 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_4273 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_5_reg_4278 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_6_reg_4283 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1655_fu_2610_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1655_reg_4288 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1309_fu_2648_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1309_reg_4298 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1311_fu_2656_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1311_reg_4303 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1356_1_fu_2695_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1356_1_reg_4308 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1212_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1212_ap_ce : STD_LOGIC;
    signal ap_predicate_op93_call_state1 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp93 : BOOLEAN;
    signal grp_reg_int_s_fu_1613_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_1613_ap_ce : STD_LOGIC;
    signal ap_predicate_op217_call_state4 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp217 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter12_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter13_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter14_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter15_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter16_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter17_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter18_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter19_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter20_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter22_hHatch_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1281_fu_1763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1285_fu_1771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1289_fu_1779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1355_fu_1913_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1809_fu_2362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1601_fu_2397_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1420_fu_2469_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1809_1_fu_2501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1601_1_fu_2515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred423_state21 : BOOLEAN;
    signal zext_ln1420_1_fu_2569_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred428_state21 : BOOLEAN;
    signal zext_ln1260_fu_2584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred434_state21 : BOOLEAN;
    signal zext_ln589_fu_3436_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1610_state23 : BOOLEAN;
    signal zext_ln1101_fu_2707_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1628_state22 : BOOLEAN;
    signal ap_predicate_pred1634_state22 : BOOLEAN;
    signal ap_predicate_pred1624_state23 : BOOLEAN;
    signal zext_ln1257_fu_2480_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1652_state20 : BOOLEAN;
    signal ap_predicate_pred1658_state20 : BOOLEAN;
    signal add_ln1341_fu_1637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1674_state6 : BOOLEAN;
    signal ap_predicate_pred1680_state6 : BOOLEAN;
    signal zext_ln1393_fu_2269_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1703_state19 : BOOLEAN;
    signal ap_predicate_pred1709_state19 : BOOLEAN;
    signal zext_ln1412_fu_2297_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1724_state19 : BOOLEAN;
    signal ap_predicate_pred1699_state19 : BOOLEAN;
    signal zext_ln693_fu_3118_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1740_state23 : BOOLEAN;
    signal add_ln1575_fu_2197_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1754_state19 : BOOLEAN;
    signal ap_predicate_pred1760_state19 : BOOLEAN;
    signal zext_ln1593_fu_2227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1774_state19 : BOOLEAN;
    signal ap_predicate_pred1750_state19 : BOOLEAN;
    signal add_ln1664_fu_2614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1790_state22 : BOOLEAN;
    signal zext_ln1758_fu_2101_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1809_state19 : BOOLEAN;
    signal ap_predicate_pred1815_state19 : BOOLEAN;
    signal zext_ln1775_fu_2155_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1768_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred1834_state19 : BOOLEAN;
    signal select_ln718_fu_2779_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_i_fu_2838_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln2_fu_3044_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1586_state23 : BOOLEAN;
    signal ap_predicate_pred1591_state23 : BOOLEAN;
    signal ap_predicate_pred1862_state23 : BOOLEAN;
    signal ap_predicate_pred1790_state23 : BOOLEAN;
    signal ap_predicate_pred1874_state23 : BOOLEAN;
    signal ap_predicate_pred423_state23 : BOOLEAN;
    signal ap_predicate_pred1557_state23 : BOOLEAN;
    signal ap_predicate_pred1425_state23 : BOOLEAN;
    signal ap_predicate_pred428_state23 : BOOLEAN;
    signal ap_predicate_pred1443_state23 : BOOLEAN;
    signal ap_predicate_pred434_state23 : BOOLEAN;
    signal ap_predicate_pred1918_state23 : BOOLEAN;
    signal ap_predicate_pred1926_state23 : BOOLEAN;
    signal ap_predicate_pred1933_state23 : BOOLEAN;
    signal ap_predicate_pred1940_state23 : BOOLEAN;
    signal ap_predicate_pred1947_state23 : BOOLEAN;
    signal ap_predicate_pred1955_state23 : BOOLEAN;
    signal p_0_0_065_i_fu_2821_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_3026_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_066_i_fu_2804_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_3008_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1532_fu_3106_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1439_fu_3182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1359_fu_3249_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_108_fu_3402_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1072_fu_3424_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1101_fu_2701_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred1997_state19 : BOOLEAN;
    signal sub_ln1256_fu_1587_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1252_fu_1583_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_predicate_pred2022_state5 : BOOLEAN;
    signal add_ln1343_fu_1649_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1412_fu_2291_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2035_state18 : BOOLEAN;
    signal sub_ln1411_fu_1541_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1407_fu_1552_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1388_fu_1520_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1393_fu_2263_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2079_state18 : BOOLEAN;
    signal sub_ln1490_fu_1466_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1480_fu_1484_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2101_state22 : BOOLEAN;
    signal ap_predicate_pred2114_state22 : BOOLEAN;
    signal ap_predicate_pred2121_state22 : BOOLEAN;
    signal add_ln1461_fu_1432_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1593_fu_2221_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2157_state18 : BOOLEAN;
    signal sub_ln1592_fu_1391_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1588_fu_1402_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1570_fu_1370_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2199_state18 : BOOLEAN;
    signal lfsr_r_1_fu_2918_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_2954_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_b_1_fu_2990_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1775_fu_2149_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2215_state18 : BOOLEAN;
    signal add_ln1774_fu_2137_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1770_fu_2177_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred1827_state19 : BOOLEAN;
    signal add_ln1753_fu_1334_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1758_fu_2095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred2253_state18 : BOOLEAN;
    signal phi_mul_fu_426 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln573_fu_1674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_430 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln565_fu_1106_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_434 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal hdata_flag_1_fu_438 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rampVal_3_flag_1_fu_442 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal or_ln1746_fu_1142_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln565_9_fu_1116_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1563_fu_1170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1194_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1200_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1200_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1206_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1206_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1381_fu_1248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1330_fu_1272_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1095_fu_1296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1751_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1568_fu_1350_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1568_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1454_fu_1418_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1454_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1386_fu_1500_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1386_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1250_fu_1568_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1250_fu_1572_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3510_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln3_fu_1697_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3519_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1709_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1709_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1718_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1718_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1727_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1727_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1709_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1718_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1727_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_fu_1802_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1802_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1802_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1802_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1802_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1802_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1844_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1844_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1844_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1844_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1844_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1844_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1886_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1886_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1886_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1886_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1886_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1886_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1281_fu_1917_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_fu_1922_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1281_1_fu_1930_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1285_fu_1942_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_12_fu_1947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1285_1_fu_1955_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1289_fu_1967_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_14_fu_1972_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1289_1_fu_1980_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_fu_1959_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2049_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln565_5_fu_2087_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_2_fu_2075_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1768_fu_2127_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1770_fu_2171_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_3_fu_2079_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln2_fu_2252_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln565_6_fu_2091_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_4_fu_2083_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1778_fu_2336_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln5_fu_2340_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1778_1_fu_2352_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1778_fu_2356_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1596_fu_2371_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1596_1_fu_2387_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln4_fu_2375_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_2391_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3527_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1304_1_fu_2405_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3544_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3554_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1304_3_fu_2411_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1304_1_fu_2408_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1304_1_fu_2405_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_2_fu_2415_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_3_fu_2411_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1304_3_fu_2411_p2 : signal is "no";
    signal trunc_ln1415_fu_2443_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln3_fu_2447_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1415_1_fu_2459_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1415_fu_2463_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_7_fu_2328_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1257_fu_2474_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1601_fu_2511_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3564_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_2525_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1303_1_fu_2536_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3572_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1303_1_fu_2536_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1303_fu_2532_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1303_2_fu_2539_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1629_fu_2603_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3580_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_fu_2632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_2639_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1356_fu_2680_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_1_fu_2685_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_8_fu_2595_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_2894_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1838_fu_2890_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1839_fu_2912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_2902_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_19_fu_2930_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1845_fu_2926_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1846_fu_2948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_2938_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_20_fu_2966_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1852_fu_2962_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1853_fu_2984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_2974_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_4_fu_2998_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_fu_3016_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_3034_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln565_fu_2741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1545_fu_3112_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_10_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_3226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1356_2_fu_3233_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1356_fu_3242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_1_fu_2745_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1084_fu_3430_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3510_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3510_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3510_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3519_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3527_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3527_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3527_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3536_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3536_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3544_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3554_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3554_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3554_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3564_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3564_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3564_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3572_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3572_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3580_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3580_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1194_ce : STD_LOGIC;
    signal grp_fu_1200_ce : STD_LOGIC;
    signal grp_fu_1206_ce : STD_LOGIC;
    signal grp_fu_1709_ce : STD_LOGIC;
    signal grp_fu_1718_ce : STD_LOGIC;
    signal grp_fu_1727_ce : STD_LOGIC;
    signal grp_fu_2049_ce : STD_LOGIC;
    signal grp_fu_3510_ce : STD_LOGIC;
    signal grp_fu_3519_ce : STD_LOGIC;
    signal grp_fu_3527_ce : STD_LOGIC;
    signal grp_fu_3536_ce : STD_LOGIC;
    signal grp_fu_3544_ce : STD_LOGIC;
    signal grp_fu_3554_ce : STD_LOGIC;
    signal grp_fu_3564_ce : STD_LOGIC;
    signal grp_fu_3572_ce : STD_LOGIC;
    signal grp_fu_3580_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_1709_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1718_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1727_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_3544_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3554_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3554_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3564_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3580_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3580_p20 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_condition_3361 : BOOLEAN;
    signal ap_condition_1831 : BOOLEAN;
    signal ap_condition_3377 : BOOLEAN;
    signal ap_condition_3380 : BOOLEAN;
    signal ap_condition_3385 : BOOLEAN;
    signal ap_condition_3389 : BOOLEAN;
    signal ap_condition_3392 : BOOLEAN;
    signal ap_condition_3397 : BOOLEAN;
    signal ap_condition_3401 : BOOLEAN;
    signal ap_condition_3404 : BOOLEAN;
    signal ap_condition_3409 : BOOLEAN;
    signal ap_condition_3416 : BOOLEAN;
    signal ap_condition_3420 : BOOLEAN;
    signal ap_condition_3423 : BOOLEAN;
    signal ap_condition_3429 : BOOLEAN;
    signal ap_condition_3434 : BOOLEAN;
    signal ap_condition_3437 : BOOLEAN;
    signal ap_condition_3442 : BOOLEAN;
    signal ap_condition_3446 : BOOLEAN;
    signal ap_condition_3451 : BOOLEAN;
    signal ap_condition_3456 : BOOLEAN;
    signal ap_condition_3460 : BOOLEAN;
    signal ap_condition_3465 : BOOLEAN;
    signal ap_condition_3469 : BOOLEAN;
    signal ap_condition_3473 : BOOLEAN;
    signal ap_condition_3478 : BOOLEAN;
    signal tmp_fu_1802_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_1802_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_1802_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_1802_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_1802_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1844_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1844_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1844_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1844_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1844_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1886_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1886_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1886_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1886_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1886_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_0_0_066_i_fu_2804_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_066_i_fu_2804_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_066_i_fu_2804_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_065_i_fu_2821_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_065_i_fu_2821_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_065_i_fu_2821_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0_i_fu_2838_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0_i_fu_2838_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0_i_fu_2838_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d_val : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (8 downto 0);
        din4 : IN STD_LOGIC_VECTOR (8 downto 0);
        def : IN STD_LOGIC_VECTOR (8 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mul_20s_9ns_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component design_1_v_tpg_0_0_sparsemux_7_16_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (15 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (15 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (15 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    tpgBarSelYuv_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelYuv_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgSinTableArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0);

    tpgSinTableArray_9bit_0_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgSinTableArray_9bit_3_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_3_address0,
        ce0 => tpgSinTableArray_9bit_3_ce0,
        q0 => tpgSinTableArray_9bit_3_q0,
        address1 => tpgSinTableArray_9bit_3_address1,
        ce1 => tpgSinTableArray_9bit_3_ce1,
        q1 => tpgSinTableArray_9bit_3_q1,
        address2 => tpgSinTableArray_9bit_3_address2,
        ce2 => tpgSinTableArray_9bit_3_ce2,
        q2 => tpgSinTableArray_9bit_3_q2);

    tpgSinTableArray_9bit_4_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_4_address0,
        ce0 => tpgSinTableArray_9bit_4_ce0,
        q0 => tpgSinTableArray_9bit_4_q0,
        address1 => tpgSinTableArray_9bit_4_address1,
        ce1 => tpgSinTableArray_9bit_4_ce1,
        q1 => tpgSinTableArray_9bit_4_q1,
        address2 => tpgSinTableArray_9bit_4_address2,
        ce2 => tpgSinTableArray_9bit_4_ce2,
        q2 => tpgSinTableArray_9bit_4_q2);

    tpgCheckerBoardArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelYuv_601_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_601_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelYuv_709_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0,
        q0 => DPtpgBarSelYuv_709_u_q0);

    DPtpgBarSelYuv_709_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0,
        q0 => DPtpgBarSelYuv_709_v_q0);

    grp_reg_ap_uint_10_s_fu_1212 : component design_1_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d_val => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_1212_ap_return,
        ap_ce => grp_reg_ap_uint_10_s_fu_1212_ap_ce);

    grp_reg_int_s_fu_1613 : component design_1_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_1613_d,
        ap_return => grp_reg_int_s_fu_1613_ap_return,
        ap_ce => grp_reg_int_s_fu_1613_ap_ce);

    urem_11ns_4ns_3_15_1_U26 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln565_10_fu_1120_p1,
        din1 => grp_fu_1194_p1,
        ce => grp_fu_1194_ce,
        dout => grp_fu_1194_p2);

    urem_11ns_4ns_3_15_1_U27 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1200_p0,
        din1 => grp_fu_1200_p1,
        ce => grp_fu_1200_ce,
        dout => grp_fu_1200_p2);

    urem_11ns_4ns_3_15_1_U28 : component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1206_p0,
        din1 => grp_fu_1206_p1,
        ce => grp_fu_1206_ce,
        dout => grp_fu_1206_p2);

    mul_11ns_13ns_23_2_1_U29 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1709_p0,
        din1 => grp_fu_1709_p1,
        ce => grp_fu_1709_ce,
        dout => grp_fu_1709_p2);

    mul_11ns_13ns_23_2_1_U30 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1718_p0,
        din1 => grp_fu_1718_p1,
        ce => grp_fu_1718_ce,
        dout => grp_fu_1718_p2);

    mul_11ns_13ns_23_2_1_U31 : component design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1727_p0,
        din1 => grp_fu_1727_p1,
        ce => grp_fu_1727_ce,
        dout => grp_fu_1727_p2);

    sparsemux_11_3_9_1_1_U32 : component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_fu_1802_p2,
        din1 => tmp_fu_1802_p4,
        din2 => tpgSinTableArray_9bit_2_load_reg_3970,
        din3 => tmp_fu_1802_p8,
        din4 => tmp_fu_1802_p10,
        def => tmp_fu_1802_p11,
        sel => tmp_fu_1802_p12,
        dout => tmp_fu_1802_p13);

    sparsemux_11_3_9_1_1_U33 : component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_s_fu_1844_p2,
        din1 => tmp_s_fu_1844_p4,
        din2 => tpgSinTableArray_9bit_2_load_1_reg_4000,
        din3 => tmp_s_fu_1844_p8,
        din4 => tmp_s_fu_1844_p10,
        def => tmp_s_fu_1844_p11,
        sel => tmp_s_fu_1844_p12,
        dout => tmp_s_fu_1844_p13);

    sparsemux_11_3_9_1_1_U34 : component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_1_fu_1886_p2,
        din1 => tmp_1_fu_1886_p4,
        din2 => tpgSinTableArray_9bit_2_load_2_reg_4030,
        din3 => tmp_1_fu_1886_p8,
        din4 => tmp_1_fu_1886_p10,
        def => tmp_1_fu_1886_p11,
        sel => tmp_1_fu_1886_p12,
        dout => tmp_1_fu_1886_p13);

    mul_20s_9ns_28_4_1_U35 : component design_1_v_tpg_0_0_mul_20s_9ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tpgSinTableArray_load_reg_4094,
        din1 => grp_fu_2049_p1,
        ce => grp_fu_2049_ce,
        dout => grp_fu_2049_p2);

    sparsemux_7_16_8_1_1_U36 : component design_1_v_tpg_0_0_sparsemux_7_16_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 8,
        CASE1 => "0000000000000001",
        din1_WIDTH => 8,
        CASE2 => "0000000000000010",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 16,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln1655_reg_4288,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        def => trunc_ln1655_reg_4288,
        sel => zext_ln565_cast_reg_3703,
        dout => p_0_0_066_i_fu_2804_p9);

    sparsemux_7_16_8_1_1_U37 : component design_1_v_tpg_0_0_sparsemux_7_16_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 8,
        CASE1 => "0000000000000001",
        din1_WIDTH => 8,
        CASE2 => "0000000000000010",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 16,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => trunc_ln1655_reg_4288,
        din2 => ap_const_lv8_0,
        def => trunc_ln1655_reg_4288,
        sel => zext_ln565_cast_reg_3703,
        dout => p_0_0_065_i_fu_2821_p9);

    sparsemux_7_16_8_1_1_U38 : component design_1_v_tpg_0_0_sparsemux_7_16_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 8,
        CASE1 => "0000000000000001",
        din1_WIDTH => 8,
        CASE2 => "0000000000000010",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 16,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => trunc_ln1655_reg_4288,
        def => trunc_ln1655_reg_4288,
        sel => zext_ln565_cast_reg_3703,
        dout => p_0_0_0_i_fu_2838_p9);

    am_addmul_16ns_1s_16ns_17_4_1_U39 : component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3510_p0,
        din1 => grp_fu_3510_p1,
        din2 => grp_fu_3510_p2,
        ce => grp_fu_3510_ce,
        dout => grp_fu_3510_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U40 : component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_reg_int_s_fu_1613_ap_return,
        din1 => ZplateHorContDelta_val,
        din2 => grp_fu_3519_p2,
        ce => grp_fu_3519_ce,
        dout => grp_fu_3519_p3);

    mac_muladd_8ns_7ns_13ns_15_4_1_U41 : component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3527_p0,
        din1 => grp_fu_3527_p1,
        din2 => grp_fu_3527_p2,
        ce => grp_fu_3527_ce,
        dout => grp_fu_3527_p3);

    mac_muladd_8ns_7s_16s_16_4_1_U42 : component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3536_p0,
        din1 => grp_fu_3536_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_3536_ce,
        dout => grp_fu_3536_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U43 : component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3544_p0,
        din1 => grp_fu_3544_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_3544_ce,
        dout => grp_fu_3544_p3);

    mac_muladd_8ns_6s_15ns_16_4_1_U44 : component design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3554_p0,
        din1 => grp_fu_3554_p1,
        din2 => grp_fu_3554_p2,
        ce => grp_fu_3554_ce,
        dout => grp_fu_3554_p3);

    mac_muladd_8ns_8ns_15ns_16_4_1_U45 : component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3564_p0,
        din1 => grp_fu_3564_p1,
        din2 => grp_fu_3564_p2,
        ce => grp_fu_3564_ce,
        dout => grp_fu_3564_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U46 : component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3572_p0,
        din1 => grp_fu_3572_p1,
        din2 => grp_fu_3536_p3,
        ce => grp_fu_3572_ce,
        dout => grp_fu_3572_p3);

    mac_muladd_8ns_5ns_16ns_17_4_1_U47 : component design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3580_p0,
        din1 => grp_fu_3580_p1,
        din2 => grp_fu_3580_p2,
        ce => grp_fu_3580_ce,
        dout => grp_fu_3580_p3);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_hHatch_reg_1026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1473_fu_1230_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1124_p2 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1072_fu_1124_p2 = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1026 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1026 <= ap_phi_reg_pp0_iter0_hHatch_reg_1026;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_reg_1026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1473_reg_3779 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_0) and (icmp_ln565_reg_3720 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1483_fu_1460_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_1454_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1026 <= ap_const_lv1_1;
            elsif ((((icmp_ln1473_reg_3779 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_0) and (icmp_ln565_reg_3720 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1483_fu_1460_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_1454_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1473_reg_3779 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_0) and (icmp_ln565_reg_3720 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1478_fu_1454_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1026 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1026 <= ap_phi_reg_pp0_iter1_hHatch_reg_1026;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_438 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1))) then 
                    hdata_flag_1_fu_438 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_426 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    phi_mul_fu_426 <= add_ln573_fu_1674_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_434 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1790_state23 = ap_const_boolean_1))) then 
                    rampVal_2_flag_1_fu_434 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_442 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 = ap_const_boolean_1))) then 
                    rampVal_3_flag_1_fu_442 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2121_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2114_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2101_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3385)) then 
                    xBar_0 <= ap_const_lv11_0;
                elsif ((ap_const_boolean_1 = ap_condition_3380)) then 
                    xBar_0 <= trunc_ln1252_fu_1583_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3377)) then 
                    xBar_0 <= sub_ln1256_fu_1587_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3397)) then 
                    xCount_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3392)) then 
                    xCount_0 <= add_ln1407_fu_1552_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3389)) then 
                    xCount_0 <= sub_ln1411_fu_1541_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3409)) then 
                    xCount_3_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3404)) then 
                    xCount_3_0 <= add_ln1588_fu_1402_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3401)) then 
                    xCount_3_0 <= sub_ln1592_fu_1391_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_4_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3434)) then 
                    xCount_4_0 <= ap_const_lv10_0_21;
                elsif ((ap_const_boolean_1 = ap_condition_3429)) then 
                    xCount_4_0 <= ap_const_lv10_0_20;
                elsif ((ap_const_boolean_1 = ap_condition_3423)) then 
                    xCount_4_0 <= add_ln1480_fu_1484_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3420)) then 
                    xCount_4_0 <= ap_const_lv10_0_19;
                elsif ((ap_const_boolean_1 = ap_condition_3416)) then 
                    xCount_4_0 <= sub_ln1490_fu_1466_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_5_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2215_state18 = ap_const_boolean_1))) then 
                    xCount_5_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3437)) then 
                    xCount_5_0 <= zext_ln1770_fu_2177_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3361)) then 
                    xCount_5_0 <= add_ln1774_fu_2137_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0))) then 
                    x_fu_430 <= add_ln565_fu_1106_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_430 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3451)) then 
                    yCount <= ap_const_lv10_0_18;
                elsif ((ap_const_boolean_1 = ap_condition_3446)) then 
                    yCount <= add_ln1388_fu_1520_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3442)) then 
                    yCount <= ap_const_lv10_0_17;
                end if;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3465)) then 
                    yCount_1 <= ap_const_lv6_0_25;
                elsif ((ap_const_boolean_1 = ap_condition_3460)) then 
                    yCount_1 <= add_ln1753_fu_1334_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3456)) then 
                    yCount_1 <= ap_const_lv6_0_24;
                end if;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((cmp_i287_read_reg_3635 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_3775) and (ap_const_lv1_1 = and_ln1454_fu_1427_p2)) or ((icmp_ln1072_reg_3735 = ap_const_lv1_0) and (cmp_i287_read_reg_3635 = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1454_fu_1427_p2)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((icmp_ln1072_fu_1124_p2 = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (cmp_i287_read_read_fu_470_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0)) or ((patternId_val = ap_const_lv8_C) and (cmp_i287_read_read_fu_470_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_fu_1218_p2) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0)))))) then 
                yCount_2 <= ap_const_lv10_0;
            elsif (((icmp_ln1072_reg_3735 = ap_const_lv1_1) and (cmp_i287_read_reg_3635 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_3775) and (ap_const_lv1_0 = and_ln1454_fu_1427_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                yCount_2 <= add_ln1461_fu_1432_p2;
            end if; 
        end if;
    end process;

    yCount_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3478)) then 
                    yCount_3 <= ap_const_lv10_0_23;
                elsif ((ap_const_boolean_1 = ap_condition_3473)) then 
                    yCount_3 <= add_ln1570_fu_1370_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3469)) then 
                    yCount_3 <= ap_const_lv10_0_22;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2022_state5 = ap_const_boolean_1))) then 
                    zonePlateVDelta <= ZplateVerContStart_val;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred1674_state6 = ap_const_boolean_1))) then 
                    zonePlateVDelta <= add_ln1343_fu_1649_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln549_1_reg_3751 <= add_ln549_1_fu_1136_p2;
                add_ln549_1_reg_3751_pp0_iter1_reg <= add_ln549_1_reg_3751;
                add_ln549_reg_3745 <= add_ln549_fu_1130_p2;
                add_ln549_reg_3745_pp0_iter1_reg <= add_ln549_reg_3745;
                and_ln1337_reg_3791 <= and_ln1337_fu_1284_p2;
                and_ln1337_reg_3791_pp0_iter1_reg <= and_ln1337_reg_3791;
                and_ln1386_reg_3823 <= and_ln1386_fu_1509_p2;
                and_ln1449_reg_3775 <= and_ln1449_fu_1218_p2;
                and_ln1449_reg_3775_pp0_iter1_reg <= and_ln1449_reg_3775;
                and_ln1454_reg_3811 <= and_ln1454_fu_1427_p2;
                and_ln1568_reg_3803 <= and_ln1568_fu_1359_p2;
                and_ln1751_reg_3799 <= and_ln1751_fu_1323_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    barWidth_cast_cast_reg_3710(10 downto 0) <= barWidth_cast_cast_fu_1064_p1(10 downto 0);
                    conv2_i_i10_i233_cast_cast_reg_3715(7 downto 0) <= conv2_i_i10_i233_cast_cast_fu_1068_p1(7 downto 0);
                icmp_ln1072_reg_3735 <= icmp_ln1072_fu_1124_p2;
                icmp_ln1072_reg_3735_pp0_iter1_reg <= icmp_ln1072_reg_3735;
                icmp_ln1095_reg_3795 <= icmp_ln1095_fu_1302_p2;
                icmp_ln1095_reg_3795_pp0_iter1_reg <= icmp_ln1095_reg_3795;
                icmp_ln1250_reg_3831 <= icmp_ln1250_fu_1578_p2;
                icmp_ln1330_reg_3787 <= icmp_ln1330_fu_1278_p2;
                icmp_ln1330_reg_3787_pp0_iter1_reg <= icmp_ln1330_reg_3787;
                icmp_ln1381_reg_3783 <= icmp_ln1381_fu_1254_p2;
                icmp_ln1381_reg_3783_pp0_iter1_reg <= icmp_ln1381_reg_3783;
                icmp_ln1405_reg_3827 <= icmp_ln1405_fu_1536_p2;
                icmp_ln1473_reg_3779 <= icmp_ln1473_fu_1230_p2;
                icmp_ln1563_reg_3771 <= icmp_ln1563_fu_1176_p2;
                icmp_ln1563_reg_3771_pp0_iter1_reg <= icmp_ln1563_reg_3771;
                icmp_ln1586_reg_3807 <= icmp_ln1586_fu_1386_p2;
                icmp_ln1629_reg_3766 <= icmp_ln1629_fu_1164_p2;
                icmp_ln1629_reg_3766_pp0_iter1_reg <= icmp_ln1629_reg_3766;
                icmp_ln1746_reg_3757 <= icmp_ln1746_fu_1148_p2;
                icmp_ln1746_reg_3757_pp0_iter1_reg <= icmp_ln1746_reg_3757;
                icmp_ln565_reg_3720 <= icmp_ln565_fu_1100_p2;
                icmp_ln565_reg_3720_pp0_iter1_reg <= icmp_ln565_reg_3720;
                trunc_ln1726_reg_3761 <= trunc_ln1726_fu_1160_p1;
                trunc_ln1726_reg_3761_pp0_iter1_reg <= trunc_ln1726_reg_3761;
                trunc_ln565_10_reg_3729 <= trunc_ln565_10_fu_1120_p1;
                trunc_ln565_10_reg_3729_pp0_iter1_reg <= trunc_ln565_10_reg_3729;
                    zext_ln565_cast_reg_3703(1 downto 0) <= zext_ln565_cast_fu_1060_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln549_1_reg_3751_pp0_iter10_reg <= add_ln549_1_reg_3751_pp0_iter9_reg;
                add_ln549_1_reg_3751_pp0_iter2_reg <= add_ln549_1_reg_3751_pp0_iter1_reg;
                add_ln549_1_reg_3751_pp0_iter3_reg <= add_ln549_1_reg_3751_pp0_iter2_reg;
                add_ln549_1_reg_3751_pp0_iter4_reg <= add_ln549_1_reg_3751_pp0_iter3_reg;
                add_ln549_1_reg_3751_pp0_iter5_reg <= add_ln549_1_reg_3751_pp0_iter4_reg;
                add_ln549_1_reg_3751_pp0_iter6_reg <= add_ln549_1_reg_3751_pp0_iter5_reg;
                add_ln549_1_reg_3751_pp0_iter7_reg <= add_ln549_1_reg_3751_pp0_iter6_reg;
                add_ln549_1_reg_3751_pp0_iter8_reg <= add_ln549_1_reg_3751_pp0_iter7_reg;
                add_ln549_1_reg_3751_pp0_iter9_reg <= add_ln549_1_reg_3751_pp0_iter8_reg;
                add_ln549_reg_3745_pp0_iter10_reg <= add_ln549_reg_3745_pp0_iter9_reg;
                add_ln549_reg_3745_pp0_iter2_reg <= add_ln549_reg_3745_pp0_iter1_reg;
                add_ln549_reg_3745_pp0_iter3_reg <= add_ln549_reg_3745_pp0_iter2_reg;
                add_ln549_reg_3745_pp0_iter4_reg <= add_ln549_reg_3745_pp0_iter3_reg;
                add_ln549_reg_3745_pp0_iter5_reg <= add_ln549_reg_3745_pp0_iter4_reg;
                add_ln549_reg_3745_pp0_iter6_reg <= add_ln549_reg_3745_pp0_iter5_reg;
                add_ln549_reg_3745_pp0_iter7_reg <= add_ln549_reg_3745_pp0_iter6_reg;
                add_ln549_reg_3745_pp0_iter8_reg <= add_ln549_reg_3745_pp0_iter7_reg;
                add_ln549_reg_3745_pp0_iter9_reg <= add_ln549_reg_3745_pp0_iter8_reg;
                and_ln1337_reg_3791_pp0_iter2_reg <= and_ln1337_reg_3791_pp0_iter1_reg;
                and_ln1337_reg_3791_pp0_iter3_reg <= and_ln1337_reg_3791_pp0_iter2_reg;
                and_ln1386_reg_3823_pp0_iter10_reg <= and_ln1386_reg_3823_pp0_iter9_reg;
                and_ln1386_reg_3823_pp0_iter11_reg <= and_ln1386_reg_3823_pp0_iter10_reg;
                and_ln1386_reg_3823_pp0_iter12_reg <= and_ln1386_reg_3823_pp0_iter11_reg;
                and_ln1386_reg_3823_pp0_iter13_reg <= and_ln1386_reg_3823_pp0_iter12_reg;
                and_ln1386_reg_3823_pp0_iter14_reg <= and_ln1386_reg_3823_pp0_iter13_reg;
                and_ln1386_reg_3823_pp0_iter15_reg <= and_ln1386_reg_3823_pp0_iter14_reg;
                and_ln1386_reg_3823_pp0_iter16_reg <= and_ln1386_reg_3823_pp0_iter15_reg;
                and_ln1386_reg_3823_pp0_iter2_reg <= and_ln1386_reg_3823;
                and_ln1386_reg_3823_pp0_iter3_reg <= and_ln1386_reg_3823_pp0_iter2_reg;
                and_ln1386_reg_3823_pp0_iter4_reg <= and_ln1386_reg_3823_pp0_iter3_reg;
                and_ln1386_reg_3823_pp0_iter5_reg <= and_ln1386_reg_3823_pp0_iter4_reg;
                and_ln1386_reg_3823_pp0_iter6_reg <= and_ln1386_reg_3823_pp0_iter5_reg;
                and_ln1386_reg_3823_pp0_iter7_reg <= and_ln1386_reg_3823_pp0_iter6_reg;
                and_ln1386_reg_3823_pp0_iter8_reg <= and_ln1386_reg_3823_pp0_iter7_reg;
                and_ln1386_reg_3823_pp0_iter9_reg <= and_ln1386_reg_3823_pp0_iter8_reg;
                and_ln1449_reg_3775_pp0_iter10_reg <= and_ln1449_reg_3775_pp0_iter9_reg;
                and_ln1449_reg_3775_pp0_iter11_reg <= and_ln1449_reg_3775_pp0_iter10_reg;
                and_ln1449_reg_3775_pp0_iter12_reg <= and_ln1449_reg_3775_pp0_iter11_reg;
                and_ln1449_reg_3775_pp0_iter13_reg <= and_ln1449_reg_3775_pp0_iter12_reg;
                and_ln1449_reg_3775_pp0_iter14_reg <= and_ln1449_reg_3775_pp0_iter13_reg;
                and_ln1449_reg_3775_pp0_iter15_reg <= and_ln1449_reg_3775_pp0_iter14_reg;
                and_ln1449_reg_3775_pp0_iter16_reg <= and_ln1449_reg_3775_pp0_iter15_reg;
                and_ln1449_reg_3775_pp0_iter17_reg <= and_ln1449_reg_3775_pp0_iter16_reg;
                and_ln1449_reg_3775_pp0_iter18_reg <= and_ln1449_reg_3775_pp0_iter17_reg;
                and_ln1449_reg_3775_pp0_iter19_reg <= and_ln1449_reg_3775_pp0_iter18_reg;
                and_ln1449_reg_3775_pp0_iter2_reg <= and_ln1449_reg_3775_pp0_iter1_reg;
                and_ln1449_reg_3775_pp0_iter3_reg <= and_ln1449_reg_3775_pp0_iter2_reg;
                and_ln1449_reg_3775_pp0_iter4_reg <= and_ln1449_reg_3775_pp0_iter3_reg;
                and_ln1449_reg_3775_pp0_iter5_reg <= and_ln1449_reg_3775_pp0_iter4_reg;
                and_ln1449_reg_3775_pp0_iter6_reg <= and_ln1449_reg_3775_pp0_iter5_reg;
                and_ln1449_reg_3775_pp0_iter7_reg <= and_ln1449_reg_3775_pp0_iter6_reg;
                and_ln1449_reg_3775_pp0_iter8_reg <= and_ln1449_reg_3775_pp0_iter7_reg;
                and_ln1449_reg_3775_pp0_iter9_reg <= and_ln1449_reg_3775_pp0_iter8_reg;
                and_ln1454_reg_3811_pp0_iter10_reg <= and_ln1454_reg_3811_pp0_iter9_reg;
                and_ln1454_reg_3811_pp0_iter11_reg <= and_ln1454_reg_3811_pp0_iter10_reg;
                and_ln1454_reg_3811_pp0_iter12_reg <= and_ln1454_reg_3811_pp0_iter11_reg;
                and_ln1454_reg_3811_pp0_iter13_reg <= and_ln1454_reg_3811_pp0_iter12_reg;
                and_ln1454_reg_3811_pp0_iter14_reg <= and_ln1454_reg_3811_pp0_iter13_reg;
                and_ln1454_reg_3811_pp0_iter15_reg <= and_ln1454_reg_3811_pp0_iter14_reg;
                and_ln1454_reg_3811_pp0_iter16_reg <= and_ln1454_reg_3811_pp0_iter15_reg;
                and_ln1454_reg_3811_pp0_iter17_reg <= and_ln1454_reg_3811_pp0_iter16_reg;
                and_ln1454_reg_3811_pp0_iter18_reg <= and_ln1454_reg_3811_pp0_iter17_reg;
                and_ln1454_reg_3811_pp0_iter19_reg <= and_ln1454_reg_3811_pp0_iter18_reg;
                and_ln1454_reg_3811_pp0_iter2_reg <= and_ln1454_reg_3811;
                and_ln1454_reg_3811_pp0_iter3_reg <= and_ln1454_reg_3811_pp0_iter2_reg;
                and_ln1454_reg_3811_pp0_iter4_reg <= and_ln1454_reg_3811_pp0_iter3_reg;
                and_ln1454_reg_3811_pp0_iter5_reg <= and_ln1454_reg_3811_pp0_iter4_reg;
                and_ln1454_reg_3811_pp0_iter6_reg <= and_ln1454_reg_3811_pp0_iter5_reg;
                and_ln1454_reg_3811_pp0_iter7_reg <= and_ln1454_reg_3811_pp0_iter6_reg;
                and_ln1454_reg_3811_pp0_iter8_reg <= and_ln1454_reg_3811_pp0_iter7_reg;
                and_ln1454_reg_3811_pp0_iter9_reg <= and_ln1454_reg_3811_pp0_iter8_reg;
                and_ln1568_reg_3803_pp0_iter10_reg <= and_ln1568_reg_3803_pp0_iter9_reg;
                and_ln1568_reg_3803_pp0_iter11_reg <= and_ln1568_reg_3803_pp0_iter10_reg;
                and_ln1568_reg_3803_pp0_iter12_reg <= and_ln1568_reg_3803_pp0_iter11_reg;
                and_ln1568_reg_3803_pp0_iter13_reg <= and_ln1568_reg_3803_pp0_iter12_reg;
                and_ln1568_reg_3803_pp0_iter14_reg <= and_ln1568_reg_3803_pp0_iter13_reg;
                and_ln1568_reg_3803_pp0_iter15_reg <= and_ln1568_reg_3803_pp0_iter14_reg;
                and_ln1568_reg_3803_pp0_iter16_reg <= and_ln1568_reg_3803_pp0_iter15_reg;
                and_ln1568_reg_3803_pp0_iter2_reg <= and_ln1568_reg_3803;
                and_ln1568_reg_3803_pp0_iter3_reg <= and_ln1568_reg_3803_pp0_iter2_reg;
                and_ln1568_reg_3803_pp0_iter4_reg <= and_ln1568_reg_3803_pp0_iter3_reg;
                and_ln1568_reg_3803_pp0_iter5_reg <= and_ln1568_reg_3803_pp0_iter4_reg;
                and_ln1568_reg_3803_pp0_iter6_reg <= and_ln1568_reg_3803_pp0_iter5_reg;
                and_ln1568_reg_3803_pp0_iter7_reg <= and_ln1568_reg_3803_pp0_iter6_reg;
                and_ln1568_reg_3803_pp0_iter8_reg <= and_ln1568_reg_3803_pp0_iter7_reg;
                and_ln1568_reg_3803_pp0_iter9_reg <= and_ln1568_reg_3803_pp0_iter8_reg;
                and_ln1751_reg_3799_pp0_iter10_reg <= and_ln1751_reg_3799_pp0_iter9_reg;
                and_ln1751_reg_3799_pp0_iter11_reg <= and_ln1751_reg_3799_pp0_iter10_reg;
                and_ln1751_reg_3799_pp0_iter12_reg <= and_ln1751_reg_3799_pp0_iter11_reg;
                and_ln1751_reg_3799_pp0_iter13_reg <= and_ln1751_reg_3799_pp0_iter12_reg;
                and_ln1751_reg_3799_pp0_iter14_reg <= and_ln1751_reg_3799_pp0_iter13_reg;
                and_ln1751_reg_3799_pp0_iter15_reg <= and_ln1751_reg_3799_pp0_iter14_reg;
                and_ln1751_reg_3799_pp0_iter16_reg <= and_ln1751_reg_3799_pp0_iter15_reg;
                and_ln1751_reg_3799_pp0_iter2_reg <= and_ln1751_reg_3799;
                and_ln1751_reg_3799_pp0_iter3_reg <= and_ln1751_reg_3799_pp0_iter2_reg;
                and_ln1751_reg_3799_pp0_iter4_reg <= and_ln1751_reg_3799_pp0_iter3_reg;
                and_ln1751_reg_3799_pp0_iter5_reg <= and_ln1751_reg_3799_pp0_iter4_reg;
                and_ln1751_reg_3799_pp0_iter6_reg <= and_ln1751_reg_3799_pp0_iter5_reg;
                and_ln1751_reg_3799_pp0_iter7_reg <= and_ln1751_reg_3799_pp0_iter6_reg;
                and_ln1751_reg_3799_pp0_iter8_reg <= and_ln1751_reg_3799_pp0_iter7_reg;
                and_ln1751_reg_3799_pp0_iter9_reg <= and_ln1751_reg_3799_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred1425_state23 <= (patternId_val = ap_const_lv8_C);
                    ap_predicate_pred1443_state23 <= (patternId_val = ap_const_lv8_A);
                    ap_predicate_pred1557_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_D);
                    ap_predicate_pred1586_state23 <= ((cmp121_i_read_reg_3626 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_13));
                    ap_predicate_pred1591_state23 <= ((cmp121_i_read_reg_3626 = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13));
                    ap_predicate_pred1610_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_1);
                    ap_predicate_pred1624_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_2);
                    ap_predicate_pred1628_state22 <= ((icmp_ln1072_reg_3735_pp0_iter19_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_2) and (icmp_ln1095_reg_3795_pp0_iter19_reg = ap_const_lv1_0));
                    ap_predicate_pred1634_state22 <= ((patternId_val_read_reg_3687 = ap_const_lv8_2) and (icmp_ln1095_reg_3795_pp0_iter19_reg = ap_const_lv1_1));
                    ap_predicate_pred1652_state20 <= ((icmp_ln1072_reg_3735_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_9) and (icmp_ln1250_reg_3831_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred1658_state20 <= ((icmp_ln1072_reg_3735_pp0_iter17_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_9));
                    ap_predicate_pred1674_state6 <= ((patternId_val = ap_const_lv8_A) and (ap_const_lv1_1 = and_ln1337_reg_3791_pp0_iter3_reg) and (icmp_ln1330_reg_3787_pp0_iter3_reg = ap_const_lv1_0));
                    ap_predicate_pred1680_state6 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_3787_pp0_iter3_reg = ap_const_lv1_1));
                    ap_predicate_pred1699_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_B));
                    ap_predicate_pred1703_state19 <= ((icmp_ln1381_reg_3783_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1386_reg_3823_pp0_iter16_reg));
                    ap_predicate_pred1709_state19 <= ((icmp_ln1381_reg_3783_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_B));
                    ap_predicate_pred1724_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_B) and (icmp_ln1405_reg_3827_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred1740_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_E);
                    ap_predicate_pred1750_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_F));
                    ap_predicate_pred1754_state19 <= ((icmp_ln1563_reg_3771_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1568_reg_3803_pp0_iter16_reg));
                    ap_predicate_pred1760_state19 <= ((icmp_ln1563_reg_3771_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_F));
                    ap_predicate_pred1774_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_F) and (icmp_ln1586_reg_3807_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred1790_state22 <= (patternId_val_read_reg_3687 = ap_const_lv8_11);
                    ap_predicate_pred1790_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_11);
                    ap_predicate_pred1809_state19 <= ((icmp_ln1746_reg_3757_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1751_reg_3799_pp0_iter16_reg));
                    ap_predicate_pred1815_state19 <= ((icmp_ln1746_reg_3757_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13));
                    ap_predicate_pred1827_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_13));
                    ap_predicate_pred1834_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13));
                    ap_predicate_pred1862_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_12);
                    ap_predicate_pred1874_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_10);
                    ap_predicate_pred1918_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_8);
                    ap_predicate_pred1926_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_7);
                    ap_predicate_pred1933_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_6);
                    ap_predicate_pred1940_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_5);
                    ap_predicate_pred1947_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_4);
                    ap_predicate_pred1955_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_3);
                    ap_predicate_pred1997_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_9));
                    ap_predicate_pred2022_state5 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_3787_pp0_iter2_reg = ap_const_lv1_1));
                    ap_predicate_pred2035_state18 <= ((icmp_ln1072_reg_3735_pp0_iter15_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_B));
                    ap_predicate_pred2079_state18 <= ((icmp_ln1381_reg_3783_pp0_iter15_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_B));
                    ap_predicate_pred2101_state22 <= ((icmp_ln1072_reg_3735_pp0_iter19_reg = ap_const_lv1_1) and (cmp_i287_read_reg_3635 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_3775_pp0_iter19_reg) and (ap_const_lv1_0 = and_ln1454_reg_3811_pp0_iter19_reg));
                    ap_predicate_pred2114_state22 <= (((icmp_ln1072_reg_3735_pp0_iter19_reg = ap_const_lv1_0) and (cmp_i287_read_reg_3635 = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1454_reg_3811_pp0_iter19_reg)) or ((cmp_i287_read_reg_3635 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_3775_pp0_iter19_reg) and (ap_const_lv1_1 = and_ln1454_reg_3811_pp0_iter19_reg)));
                    ap_predicate_pred2121_state22 <= (((cmp_i287_read_reg_3635 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1449_reg_3775_pp0_iter19_reg)) or ((icmp_ln1072_reg_3735_pp0_iter19_reg = ap_const_lv1_1) and (cmp_i287_read_reg_3635 = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C)));
                    ap_predicate_pred2157_state18 <= ((icmp_ln1072_reg_3735_pp0_iter15_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_F));
                    ap_predicate_pred2199_state18 <= ((icmp_ln1563_reg_3771_pp0_iter15_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_F));
                    ap_predicate_pred2215_state18 <= ((icmp_ln1072_reg_3735_pp0_iter15_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13));
                    ap_predicate_pred2253_state18 <= ((icmp_ln1746_reg_3757_pp0_iter15_reg = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13));
                    ap_predicate_pred423_state21 <= (patternId_val_read_reg_3687 = ap_const_lv8_F);
                    ap_predicate_pred423_state22 <= (patternId_val_read_reg_3687 = ap_const_lv8_F);
                    ap_predicate_pred423_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_F);
                    ap_predicate_pred428_state21 <= (patternId_val_read_reg_3687 = ap_const_lv8_B);
                    ap_predicate_pred428_state22 <= (patternId_val_read_reg_3687 = ap_const_lv8_B);
                    ap_predicate_pred428_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_B);
                    ap_predicate_pred434_state21 <= (patternId_val_read_reg_3687 = ap_const_lv8_9);
                    ap_predicate_pred434_state22 <= (patternId_val_read_reg_3687 = ap_const_lv8_9);
                    ap_predicate_pred434_state23 <= (patternId_val_read_reg_3687 = ap_const_lv8_9);
                b_reg_4070 <= b_fu_1984_p3;
                b_reg_4070_pp0_iter17_reg <= b_reg_4070;
                b_reg_4070_pp0_iter18_reg <= b_reg_4070_pp0_iter17_reg;
                b_reg_4070_pp0_iter19_reg <= b_reg_4070_pp0_iter18_reg;
                icmp_ln1072_reg_3735_pp0_iter10_reg <= icmp_ln1072_reg_3735_pp0_iter9_reg;
                icmp_ln1072_reg_3735_pp0_iter11_reg <= icmp_ln1072_reg_3735_pp0_iter10_reg;
                icmp_ln1072_reg_3735_pp0_iter12_reg <= icmp_ln1072_reg_3735_pp0_iter11_reg;
                icmp_ln1072_reg_3735_pp0_iter13_reg <= icmp_ln1072_reg_3735_pp0_iter12_reg;
                icmp_ln1072_reg_3735_pp0_iter14_reg <= icmp_ln1072_reg_3735_pp0_iter13_reg;
                icmp_ln1072_reg_3735_pp0_iter15_reg <= icmp_ln1072_reg_3735_pp0_iter14_reg;
                icmp_ln1072_reg_3735_pp0_iter16_reg <= icmp_ln1072_reg_3735_pp0_iter15_reg;
                icmp_ln1072_reg_3735_pp0_iter17_reg <= icmp_ln1072_reg_3735_pp0_iter16_reg;
                icmp_ln1072_reg_3735_pp0_iter18_reg <= icmp_ln1072_reg_3735_pp0_iter17_reg;
                icmp_ln1072_reg_3735_pp0_iter19_reg <= icmp_ln1072_reg_3735_pp0_iter18_reg;
                icmp_ln1072_reg_3735_pp0_iter20_reg <= icmp_ln1072_reg_3735_pp0_iter19_reg;
                icmp_ln1072_reg_3735_pp0_iter21_reg <= icmp_ln1072_reg_3735_pp0_iter20_reg;
                icmp_ln1072_reg_3735_pp0_iter2_reg <= icmp_ln1072_reg_3735_pp0_iter1_reg;
                icmp_ln1072_reg_3735_pp0_iter3_reg <= icmp_ln1072_reg_3735_pp0_iter2_reg;
                icmp_ln1072_reg_3735_pp0_iter4_reg <= icmp_ln1072_reg_3735_pp0_iter3_reg;
                icmp_ln1072_reg_3735_pp0_iter5_reg <= icmp_ln1072_reg_3735_pp0_iter4_reg;
                icmp_ln1072_reg_3735_pp0_iter6_reg <= icmp_ln1072_reg_3735_pp0_iter5_reg;
                icmp_ln1072_reg_3735_pp0_iter7_reg <= icmp_ln1072_reg_3735_pp0_iter6_reg;
                icmp_ln1072_reg_3735_pp0_iter8_reg <= icmp_ln1072_reg_3735_pp0_iter7_reg;
                icmp_ln1072_reg_3735_pp0_iter9_reg <= icmp_ln1072_reg_3735_pp0_iter8_reg;
                icmp_ln1095_reg_3795_pp0_iter10_reg <= icmp_ln1095_reg_3795_pp0_iter9_reg;
                icmp_ln1095_reg_3795_pp0_iter11_reg <= icmp_ln1095_reg_3795_pp0_iter10_reg;
                icmp_ln1095_reg_3795_pp0_iter12_reg <= icmp_ln1095_reg_3795_pp0_iter11_reg;
                icmp_ln1095_reg_3795_pp0_iter13_reg <= icmp_ln1095_reg_3795_pp0_iter12_reg;
                icmp_ln1095_reg_3795_pp0_iter14_reg <= icmp_ln1095_reg_3795_pp0_iter13_reg;
                icmp_ln1095_reg_3795_pp0_iter15_reg <= icmp_ln1095_reg_3795_pp0_iter14_reg;
                icmp_ln1095_reg_3795_pp0_iter16_reg <= icmp_ln1095_reg_3795_pp0_iter15_reg;
                icmp_ln1095_reg_3795_pp0_iter17_reg <= icmp_ln1095_reg_3795_pp0_iter16_reg;
                icmp_ln1095_reg_3795_pp0_iter18_reg <= icmp_ln1095_reg_3795_pp0_iter17_reg;
                icmp_ln1095_reg_3795_pp0_iter19_reg <= icmp_ln1095_reg_3795_pp0_iter18_reg;
                icmp_ln1095_reg_3795_pp0_iter2_reg <= icmp_ln1095_reg_3795_pp0_iter1_reg;
                icmp_ln1095_reg_3795_pp0_iter3_reg <= icmp_ln1095_reg_3795_pp0_iter2_reg;
                icmp_ln1095_reg_3795_pp0_iter4_reg <= icmp_ln1095_reg_3795_pp0_iter3_reg;
                icmp_ln1095_reg_3795_pp0_iter5_reg <= icmp_ln1095_reg_3795_pp0_iter4_reg;
                icmp_ln1095_reg_3795_pp0_iter6_reg <= icmp_ln1095_reg_3795_pp0_iter5_reg;
                icmp_ln1095_reg_3795_pp0_iter7_reg <= icmp_ln1095_reg_3795_pp0_iter6_reg;
                icmp_ln1095_reg_3795_pp0_iter8_reg <= icmp_ln1095_reg_3795_pp0_iter7_reg;
                icmp_ln1095_reg_3795_pp0_iter9_reg <= icmp_ln1095_reg_3795_pp0_iter8_reg;
                icmp_ln1250_reg_3831_pp0_iter10_reg <= icmp_ln1250_reg_3831_pp0_iter9_reg;
                icmp_ln1250_reg_3831_pp0_iter11_reg <= icmp_ln1250_reg_3831_pp0_iter10_reg;
                icmp_ln1250_reg_3831_pp0_iter12_reg <= icmp_ln1250_reg_3831_pp0_iter11_reg;
                icmp_ln1250_reg_3831_pp0_iter13_reg <= icmp_ln1250_reg_3831_pp0_iter12_reg;
                icmp_ln1250_reg_3831_pp0_iter14_reg <= icmp_ln1250_reg_3831_pp0_iter13_reg;
                icmp_ln1250_reg_3831_pp0_iter15_reg <= icmp_ln1250_reg_3831_pp0_iter14_reg;
                icmp_ln1250_reg_3831_pp0_iter16_reg <= icmp_ln1250_reg_3831_pp0_iter15_reg;
                icmp_ln1250_reg_3831_pp0_iter17_reg <= icmp_ln1250_reg_3831_pp0_iter16_reg;
                icmp_ln1250_reg_3831_pp0_iter2_reg <= icmp_ln1250_reg_3831;
                icmp_ln1250_reg_3831_pp0_iter3_reg <= icmp_ln1250_reg_3831_pp0_iter2_reg;
                icmp_ln1250_reg_3831_pp0_iter4_reg <= icmp_ln1250_reg_3831_pp0_iter3_reg;
                icmp_ln1250_reg_3831_pp0_iter5_reg <= icmp_ln1250_reg_3831_pp0_iter4_reg;
                icmp_ln1250_reg_3831_pp0_iter6_reg <= icmp_ln1250_reg_3831_pp0_iter5_reg;
                icmp_ln1250_reg_3831_pp0_iter7_reg <= icmp_ln1250_reg_3831_pp0_iter6_reg;
                icmp_ln1250_reg_3831_pp0_iter8_reg <= icmp_ln1250_reg_3831_pp0_iter7_reg;
                icmp_ln1250_reg_3831_pp0_iter9_reg <= icmp_ln1250_reg_3831_pp0_iter8_reg;
                icmp_ln1330_reg_3787_pp0_iter2_reg <= icmp_ln1330_reg_3787_pp0_iter1_reg;
                icmp_ln1330_reg_3787_pp0_iter3_reg <= icmp_ln1330_reg_3787_pp0_iter2_reg;
                icmp_ln1381_reg_3783_pp0_iter10_reg <= icmp_ln1381_reg_3783_pp0_iter9_reg;
                icmp_ln1381_reg_3783_pp0_iter11_reg <= icmp_ln1381_reg_3783_pp0_iter10_reg;
                icmp_ln1381_reg_3783_pp0_iter12_reg <= icmp_ln1381_reg_3783_pp0_iter11_reg;
                icmp_ln1381_reg_3783_pp0_iter13_reg <= icmp_ln1381_reg_3783_pp0_iter12_reg;
                icmp_ln1381_reg_3783_pp0_iter14_reg <= icmp_ln1381_reg_3783_pp0_iter13_reg;
                icmp_ln1381_reg_3783_pp0_iter15_reg <= icmp_ln1381_reg_3783_pp0_iter14_reg;
                icmp_ln1381_reg_3783_pp0_iter16_reg <= icmp_ln1381_reg_3783_pp0_iter15_reg;
                icmp_ln1381_reg_3783_pp0_iter2_reg <= icmp_ln1381_reg_3783_pp0_iter1_reg;
                icmp_ln1381_reg_3783_pp0_iter3_reg <= icmp_ln1381_reg_3783_pp0_iter2_reg;
                icmp_ln1381_reg_3783_pp0_iter4_reg <= icmp_ln1381_reg_3783_pp0_iter3_reg;
                icmp_ln1381_reg_3783_pp0_iter5_reg <= icmp_ln1381_reg_3783_pp0_iter4_reg;
                icmp_ln1381_reg_3783_pp0_iter6_reg <= icmp_ln1381_reg_3783_pp0_iter5_reg;
                icmp_ln1381_reg_3783_pp0_iter7_reg <= icmp_ln1381_reg_3783_pp0_iter6_reg;
                icmp_ln1381_reg_3783_pp0_iter8_reg <= icmp_ln1381_reg_3783_pp0_iter7_reg;
                icmp_ln1381_reg_3783_pp0_iter9_reg <= icmp_ln1381_reg_3783_pp0_iter8_reg;
                icmp_ln1405_reg_3827_pp0_iter10_reg <= icmp_ln1405_reg_3827_pp0_iter9_reg;
                icmp_ln1405_reg_3827_pp0_iter11_reg <= icmp_ln1405_reg_3827_pp0_iter10_reg;
                icmp_ln1405_reg_3827_pp0_iter12_reg <= icmp_ln1405_reg_3827_pp0_iter11_reg;
                icmp_ln1405_reg_3827_pp0_iter13_reg <= icmp_ln1405_reg_3827_pp0_iter12_reg;
                icmp_ln1405_reg_3827_pp0_iter14_reg <= icmp_ln1405_reg_3827_pp0_iter13_reg;
                icmp_ln1405_reg_3827_pp0_iter15_reg <= icmp_ln1405_reg_3827_pp0_iter14_reg;
                icmp_ln1405_reg_3827_pp0_iter16_reg <= icmp_ln1405_reg_3827_pp0_iter15_reg;
                icmp_ln1405_reg_3827_pp0_iter2_reg <= icmp_ln1405_reg_3827;
                icmp_ln1405_reg_3827_pp0_iter3_reg <= icmp_ln1405_reg_3827_pp0_iter2_reg;
                icmp_ln1405_reg_3827_pp0_iter4_reg <= icmp_ln1405_reg_3827_pp0_iter3_reg;
                icmp_ln1405_reg_3827_pp0_iter5_reg <= icmp_ln1405_reg_3827_pp0_iter4_reg;
                icmp_ln1405_reg_3827_pp0_iter6_reg <= icmp_ln1405_reg_3827_pp0_iter5_reg;
                icmp_ln1405_reg_3827_pp0_iter7_reg <= icmp_ln1405_reg_3827_pp0_iter6_reg;
                icmp_ln1405_reg_3827_pp0_iter8_reg <= icmp_ln1405_reg_3827_pp0_iter7_reg;
                icmp_ln1405_reg_3827_pp0_iter9_reg <= icmp_ln1405_reg_3827_pp0_iter8_reg;
                icmp_ln1563_reg_3771_pp0_iter10_reg <= icmp_ln1563_reg_3771_pp0_iter9_reg;
                icmp_ln1563_reg_3771_pp0_iter11_reg <= icmp_ln1563_reg_3771_pp0_iter10_reg;
                icmp_ln1563_reg_3771_pp0_iter12_reg <= icmp_ln1563_reg_3771_pp0_iter11_reg;
                icmp_ln1563_reg_3771_pp0_iter13_reg <= icmp_ln1563_reg_3771_pp0_iter12_reg;
                icmp_ln1563_reg_3771_pp0_iter14_reg <= icmp_ln1563_reg_3771_pp0_iter13_reg;
                icmp_ln1563_reg_3771_pp0_iter15_reg <= icmp_ln1563_reg_3771_pp0_iter14_reg;
                icmp_ln1563_reg_3771_pp0_iter16_reg <= icmp_ln1563_reg_3771_pp0_iter15_reg;
                icmp_ln1563_reg_3771_pp0_iter2_reg <= icmp_ln1563_reg_3771_pp0_iter1_reg;
                icmp_ln1563_reg_3771_pp0_iter3_reg <= icmp_ln1563_reg_3771_pp0_iter2_reg;
                icmp_ln1563_reg_3771_pp0_iter4_reg <= icmp_ln1563_reg_3771_pp0_iter3_reg;
                icmp_ln1563_reg_3771_pp0_iter5_reg <= icmp_ln1563_reg_3771_pp0_iter4_reg;
                icmp_ln1563_reg_3771_pp0_iter6_reg <= icmp_ln1563_reg_3771_pp0_iter5_reg;
                icmp_ln1563_reg_3771_pp0_iter7_reg <= icmp_ln1563_reg_3771_pp0_iter6_reg;
                icmp_ln1563_reg_3771_pp0_iter8_reg <= icmp_ln1563_reg_3771_pp0_iter7_reg;
                icmp_ln1563_reg_3771_pp0_iter9_reg <= icmp_ln1563_reg_3771_pp0_iter8_reg;
                icmp_ln1586_reg_3807_pp0_iter10_reg <= icmp_ln1586_reg_3807_pp0_iter9_reg;
                icmp_ln1586_reg_3807_pp0_iter11_reg <= icmp_ln1586_reg_3807_pp0_iter10_reg;
                icmp_ln1586_reg_3807_pp0_iter12_reg <= icmp_ln1586_reg_3807_pp0_iter11_reg;
                icmp_ln1586_reg_3807_pp0_iter13_reg <= icmp_ln1586_reg_3807_pp0_iter12_reg;
                icmp_ln1586_reg_3807_pp0_iter14_reg <= icmp_ln1586_reg_3807_pp0_iter13_reg;
                icmp_ln1586_reg_3807_pp0_iter15_reg <= icmp_ln1586_reg_3807_pp0_iter14_reg;
                icmp_ln1586_reg_3807_pp0_iter16_reg <= icmp_ln1586_reg_3807_pp0_iter15_reg;
                icmp_ln1586_reg_3807_pp0_iter2_reg <= icmp_ln1586_reg_3807;
                icmp_ln1586_reg_3807_pp0_iter3_reg <= icmp_ln1586_reg_3807_pp0_iter2_reg;
                icmp_ln1586_reg_3807_pp0_iter4_reg <= icmp_ln1586_reg_3807_pp0_iter3_reg;
                icmp_ln1586_reg_3807_pp0_iter5_reg <= icmp_ln1586_reg_3807_pp0_iter4_reg;
                icmp_ln1586_reg_3807_pp0_iter6_reg <= icmp_ln1586_reg_3807_pp0_iter5_reg;
                icmp_ln1586_reg_3807_pp0_iter7_reg <= icmp_ln1586_reg_3807_pp0_iter6_reg;
                icmp_ln1586_reg_3807_pp0_iter8_reg <= icmp_ln1586_reg_3807_pp0_iter7_reg;
                icmp_ln1586_reg_3807_pp0_iter9_reg <= icmp_ln1586_reg_3807_pp0_iter8_reg;
                icmp_ln1629_reg_3766_pp0_iter10_reg <= icmp_ln1629_reg_3766_pp0_iter9_reg;
                icmp_ln1629_reg_3766_pp0_iter11_reg <= icmp_ln1629_reg_3766_pp0_iter10_reg;
                icmp_ln1629_reg_3766_pp0_iter12_reg <= icmp_ln1629_reg_3766_pp0_iter11_reg;
                icmp_ln1629_reg_3766_pp0_iter13_reg <= icmp_ln1629_reg_3766_pp0_iter12_reg;
                icmp_ln1629_reg_3766_pp0_iter14_reg <= icmp_ln1629_reg_3766_pp0_iter13_reg;
                icmp_ln1629_reg_3766_pp0_iter15_reg <= icmp_ln1629_reg_3766_pp0_iter14_reg;
                icmp_ln1629_reg_3766_pp0_iter16_reg <= icmp_ln1629_reg_3766_pp0_iter15_reg;
                icmp_ln1629_reg_3766_pp0_iter17_reg <= icmp_ln1629_reg_3766_pp0_iter16_reg;
                icmp_ln1629_reg_3766_pp0_iter18_reg <= icmp_ln1629_reg_3766_pp0_iter17_reg;
                icmp_ln1629_reg_3766_pp0_iter19_reg <= icmp_ln1629_reg_3766_pp0_iter18_reg;
                icmp_ln1629_reg_3766_pp0_iter20_reg <= icmp_ln1629_reg_3766_pp0_iter19_reg;
                icmp_ln1629_reg_3766_pp0_iter2_reg <= icmp_ln1629_reg_3766_pp0_iter1_reg;
                icmp_ln1629_reg_3766_pp0_iter3_reg <= icmp_ln1629_reg_3766_pp0_iter2_reg;
                icmp_ln1629_reg_3766_pp0_iter4_reg <= icmp_ln1629_reg_3766_pp0_iter3_reg;
                icmp_ln1629_reg_3766_pp0_iter5_reg <= icmp_ln1629_reg_3766_pp0_iter4_reg;
                icmp_ln1629_reg_3766_pp0_iter6_reg <= icmp_ln1629_reg_3766_pp0_iter5_reg;
                icmp_ln1629_reg_3766_pp0_iter7_reg <= icmp_ln1629_reg_3766_pp0_iter6_reg;
                icmp_ln1629_reg_3766_pp0_iter8_reg <= icmp_ln1629_reg_3766_pp0_iter7_reg;
                icmp_ln1629_reg_3766_pp0_iter9_reg <= icmp_ln1629_reg_3766_pp0_iter8_reg;
                icmp_ln1746_reg_3757_pp0_iter10_reg <= icmp_ln1746_reg_3757_pp0_iter9_reg;
                icmp_ln1746_reg_3757_pp0_iter11_reg <= icmp_ln1746_reg_3757_pp0_iter10_reg;
                icmp_ln1746_reg_3757_pp0_iter12_reg <= icmp_ln1746_reg_3757_pp0_iter11_reg;
                icmp_ln1746_reg_3757_pp0_iter13_reg <= icmp_ln1746_reg_3757_pp0_iter12_reg;
                icmp_ln1746_reg_3757_pp0_iter14_reg <= icmp_ln1746_reg_3757_pp0_iter13_reg;
                icmp_ln1746_reg_3757_pp0_iter15_reg <= icmp_ln1746_reg_3757_pp0_iter14_reg;
                icmp_ln1746_reg_3757_pp0_iter16_reg <= icmp_ln1746_reg_3757_pp0_iter15_reg;
                icmp_ln1746_reg_3757_pp0_iter2_reg <= icmp_ln1746_reg_3757_pp0_iter1_reg;
                icmp_ln1746_reg_3757_pp0_iter3_reg <= icmp_ln1746_reg_3757_pp0_iter2_reg;
                icmp_ln1746_reg_3757_pp0_iter4_reg <= icmp_ln1746_reg_3757_pp0_iter3_reg;
                icmp_ln1746_reg_3757_pp0_iter5_reg <= icmp_ln1746_reg_3757_pp0_iter4_reg;
                icmp_ln1746_reg_3757_pp0_iter6_reg <= icmp_ln1746_reg_3757_pp0_iter5_reg;
                icmp_ln1746_reg_3757_pp0_iter7_reg <= icmp_ln1746_reg_3757_pp0_iter6_reg;
                icmp_ln1746_reg_3757_pp0_iter8_reg <= icmp_ln1746_reg_3757_pp0_iter7_reg;
                icmp_ln1746_reg_3757_pp0_iter9_reg <= icmp_ln1746_reg_3757_pp0_iter8_reg;
                icmp_ln565_reg_3720_pp0_iter10_reg <= icmp_ln565_reg_3720_pp0_iter9_reg;
                icmp_ln565_reg_3720_pp0_iter11_reg <= icmp_ln565_reg_3720_pp0_iter10_reg;
                icmp_ln565_reg_3720_pp0_iter12_reg <= icmp_ln565_reg_3720_pp0_iter11_reg;
                icmp_ln565_reg_3720_pp0_iter13_reg <= icmp_ln565_reg_3720_pp0_iter12_reg;
                icmp_ln565_reg_3720_pp0_iter14_reg <= icmp_ln565_reg_3720_pp0_iter13_reg;
                icmp_ln565_reg_3720_pp0_iter15_reg <= icmp_ln565_reg_3720_pp0_iter14_reg;
                icmp_ln565_reg_3720_pp0_iter16_reg <= icmp_ln565_reg_3720_pp0_iter15_reg;
                icmp_ln565_reg_3720_pp0_iter17_reg <= icmp_ln565_reg_3720_pp0_iter16_reg;
                icmp_ln565_reg_3720_pp0_iter18_reg <= icmp_ln565_reg_3720_pp0_iter17_reg;
                icmp_ln565_reg_3720_pp0_iter19_reg <= icmp_ln565_reg_3720_pp0_iter18_reg;
                icmp_ln565_reg_3720_pp0_iter20_reg <= icmp_ln565_reg_3720_pp0_iter19_reg;
                icmp_ln565_reg_3720_pp0_iter21_reg <= icmp_ln565_reg_3720_pp0_iter20_reg;
                icmp_ln565_reg_3720_pp0_iter2_reg <= icmp_ln565_reg_3720_pp0_iter1_reg;
                icmp_ln565_reg_3720_pp0_iter3_reg <= icmp_ln565_reg_3720_pp0_iter2_reg;
                icmp_ln565_reg_3720_pp0_iter4_reg <= icmp_ln565_reg_3720_pp0_iter3_reg;
                icmp_ln565_reg_3720_pp0_iter5_reg <= icmp_ln565_reg_3720_pp0_iter4_reg;
                icmp_ln565_reg_3720_pp0_iter6_reg <= icmp_ln565_reg_3720_pp0_iter5_reg;
                icmp_ln565_reg_3720_pp0_iter7_reg <= icmp_ln565_reg_3720_pp0_iter6_reg;
                icmp_ln565_reg_3720_pp0_iter8_reg <= icmp_ln565_reg_3720_pp0_iter7_reg;
                icmp_ln565_reg_3720_pp0_iter9_reg <= icmp_ln565_reg_3720_pp0_iter8_reg;
                lshr_ln3_reg_3845 <= lshr_ln3_fu_1697_p1(15 downto 5);
                lshr_ln3_reg_3845_pp0_iter10_reg <= lshr_ln3_reg_3845_pp0_iter9_reg;
                lshr_ln3_reg_3845_pp0_iter11_reg <= lshr_ln3_reg_3845_pp0_iter10_reg;
                lshr_ln3_reg_3845_pp0_iter12_reg <= lshr_ln3_reg_3845_pp0_iter11_reg;
                lshr_ln3_reg_3845_pp0_iter13_reg <= lshr_ln3_reg_3845_pp0_iter12_reg;
                lshr_ln3_reg_3845_pp0_iter14_reg <= lshr_ln3_reg_3845_pp0_iter13_reg;
                lshr_ln3_reg_3845_pp0_iter8_reg <= lshr_ln3_reg_3845;
                lshr_ln3_reg_3845_pp0_iter9_reg <= lshr_ln3_reg_3845_pp0_iter8_reg;
                mul_ln1356_reg_4232 <= grp_fu_2049_p2;
                mul_ln1356_reg_4232_pp0_iter21_reg <= mul_ln1356_reg_4232;
                pix_5_reg_4278 <= DPtpgBarSelYuv_601_u_q0;
                pix_6_reg_4283 <= DPtpgBarSelYuv_601_v_q0;
                pix_7_reg_4258 <= DPtpgBarSelYuv_709_y_q0;
                pix_8_reg_4263 <= DPtpgBarSelYuv_709_u_q0;
                pix_9_reg_4268 <= DPtpgBarSelYuv_709_v_q0;
                pix_reg_4273 <= DPtpgBarSelYuv_601_y_q0;
                r_reg_4065 <= r_fu_1934_p3;
                r_reg_4065_pp0_iter17_reg <= r_reg_4065;
                select_ln1309_reg_4298 <= select_ln1309_fu_2648_p3;
                select_ln1311_reg_4303 <= select_ln1311_fu_2656_p3;
                select_ln1314_reg_4212 <= select_ln1314_fu_2563_p3;
                select_ln1314_reg_4212_pp0_iter21_reg <= select_ln1314_reg_4212;
                sub_ln1356_1_reg_4308 <= sub_ln1356_1_fu_2695_p2;
                tmp_11_reg_3870 <= grp_fu_1718_p2(22 downto 14);
                tmp_13_reg_3875 <= grp_fu_1727_p2(22 downto 14);
                tmp_16_reg_4202 <= add_ln1303_2_fu_2539_p2(16 downto 16);
                tmp_17_reg_4137 <= add_ln1304_2_fu_2415_p2(16 downto 16);
                tmp_1_reg_4055 <= tmp_1_fu_1886_p13;
                tmp_9_reg_3865 <= grp_fu_1709_p2(22 downto 14);
                tmp_reg_4045 <= tmp_fu_1802_p13;
                tmp_s_reg_4050 <= tmp_s_fu_1844_p13;
                tpgSinTableArray_load_reg_4094 <= tpgSinTableArray_q0;
                trunc_ln1356_reg_4238 <= trunc_ln1356_fu_2576_p1;
                trunc_ln1655_reg_4288 <= trunc_ln1655_fu_2610_p1;
                trunc_ln1726_reg_3761_pp0_iter10_reg <= trunc_ln1726_reg_3761_pp0_iter9_reg;
                trunc_ln1726_reg_3761_pp0_iter11_reg <= trunc_ln1726_reg_3761_pp0_iter10_reg;
                trunc_ln1726_reg_3761_pp0_iter12_reg <= trunc_ln1726_reg_3761_pp0_iter11_reg;
                trunc_ln1726_reg_3761_pp0_iter13_reg <= trunc_ln1726_reg_3761_pp0_iter12_reg;
                trunc_ln1726_reg_3761_pp0_iter14_reg <= trunc_ln1726_reg_3761_pp0_iter13_reg;
                trunc_ln1726_reg_3761_pp0_iter15_reg <= trunc_ln1726_reg_3761_pp0_iter14_reg;
                trunc_ln1726_reg_3761_pp0_iter16_reg <= trunc_ln1726_reg_3761_pp0_iter15_reg;
                trunc_ln1726_reg_3761_pp0_iter17_reg <= trunc_ln1726_reg_3761_pp0_iter16_reg;
                trunc_ln1726_reg_3761_pp0_iter18_reg <= trunc_ln1726_reg_3761_pp0_iter17_reg;
                trunc_ln1726_reg_3761_pp0_iter19_reg <= trunc_ln1726_reg_3761_pp0_iter18_reg;
                trunc_ln1726_reg_3761_pp0_iter20_reg <= trunc_ln1726_reg_3761_pp0_iter19_reg;
                trunc_ln1726_reg_3761_pp0_iter21_reg <= trunc_ln1726_reg_3761_pp0_iter20_reg;
                trunc_ln1726_reg_3761_pp0_iter2_reg <= trunc_ln1726_reg_3761_pp0_iter1_reg;
                trunc_ln1726_reg_3761_pp0_iter3_reg <= trunc_ln1726_reg_3761_pp0_iter2_reg;
                trunc_ln1726_reg_3761_pp0_iter4_reg <= trunc_ln1726_reg_3761_pp0_iter3_reg;
                trunc_ln1726_reg_3761_pp0_iter5_reg <= trunc_ln1726_reg_3761_pp0_iter4_reg;
                trunc_ln1726_reg_3761_pp0_iter6_reg <= trunc_ln1726_reg_3761_pp0_iter5_reg;
                trunc_ln1726_reg_3761_pp0_iter7_reg <= trunc_ln1726_reg_3761_pp0_iter6_reg;
                trunc_ln1726_reg_3761_pp0_iter8_reg <= trunc_ln1726_reg_3761_pp0_iter7_reg;
                trunc_ln1726_reg_3761_pp0_iter9_reg <= trunc_ln1726_reg_3761_pp0_iter8_reg;
                trunc_ln565_10_reg_3729_pp0_iter10_reg <= trunc_ln565_10_reg_3729_pp0_iter9_reg;
                trunc_ln565_10_reg_3729_pp0_iter2_reg <= trunc_ln565_10_reg_3729_pp0_iter1_reg;
                trunc_ln565_10_reg_3729_pp0_iter3_reg <= trunc_ln565_10_reg_3729_pp0_iter2_reg;
                trunc_ln565_10_reg_3729_pp0_iter4_reg <= trunc_ln565_10_reg_3729_pp0_iter3_reg;
                trunc_ln565_10_reg_3729_pp0_iter5_reg <= trunc_ln565_10_reg_3729_pp0_iter4_reg;
                trunc_ln565_10_reg_3729_pp0_iter6_reg <= trunc_ln565_10_reg_3729_pp0_iter5_reg;
                trunc_ln565_10_reg_3729_pp0_iter7_reg <= trunc_ln565_10_reg_3729_pp0_iter6_reg;
                trunc_ln565_10_reg_3729_pp0_iter8_reg <= trunc_ln565_10_reg_3729_pp0_iter7_reg;
                trunc_ln565_10_reg_3729_pp0_iter9_reg <= trunc_ln565_10_reg_3729_pp0_iter8_reg;
                trunc_ln8_reg_4207 <= add_ln1303_2_fu_2539_p2(15 downto 8);
                trunc_ln9_reg_4142 <= add_ln1304_3_fu_2411_p2(15 downto 8);
                urem_ln1281_reg_3955 <= grp_fu_1194_p2;
                urem_ln1285_reg_3985 <= grp_fu_1200_p2;
                urem_ln1289_reg_4015 <= grp_fu_1206_p2;
                    zext_ln1302_1_reg_4082(7 downto 0) <= zext_ln1302_1_fu_1996_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_hHatch_reg_1026 <= ap_phi_reg_pp0_iter9_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_hHatch_reg_1026 <= ap_phi_reg_pp0_iter10_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_hHatch_reg_1026 <= ap_phi_reg_pp0_iter11_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_hHatch_reg_1026 <= ap_phi_reg_pp0_iter12_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_hHatch_reg_1026 <= ap_phi_reg_pp0_iter13_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_hHatch_reg_1026 <= ap_phi_reg_pp0_iter14_hHatch_reg_1026;
                tpgSinTableArray_9bit_0_load_1_reg_3990 <= tpgSinTableArray_9bit_0_q1;
                tpgSinTableArray_9bit_0_load_2_reg_4020 <= tpgSinTableArray_9bit_0_q0;
                tpgSinTableArray_9bit_0_load_reg_3960 <= tpgSinTableArray_9bit_0_q2;
                tpgSinTableArray_9bit_1_load_1_reg_3995 <= tpgSinTableArray_9bit_1_q1;
                tpgSinTableArray_9bit_1_load_2_reg_4025 <= tpgSinTableArray_9bit_1_q0;
                tpgSinTableArray_9bit_1_load_reg_3965 <= tpgSinTableArray_9bit_1_q2;
                tpgSinTableArray_9bit_2_load_1_reg_4000 <= tpgSinTableArray_9bit_2_q1;
                tpgSinTableArray_9bit_2_load_2_reg_4030 <= tpgSinTableArray_9bit_2_q0;
                tpgSinTableArray_9bit_2_load_reg_3970 <= tpgSinTableArray_9bit_2_q2;
                tpgSinTableArray_9bit_3_load_1_reg_4005 <= tpgSinTableArray_9bit_3_q1;
                tpgSinTableArray_9bit_3_load_2_reg_4035 <= tpgSinTableArray_9bit_3_q0;
                tpgSinTableArray_9bit_3_load_reg_3975 <= tpgSinTableArray_9bit_3_q2;
                tpgSinTableArray_9bit_4_load_1_reg_4010 <= tpgSinTableArray_9bit_4_q1;
                tpgSinTableArray_9bit_4_load_2_reg_4040 <= tpgSinTableArray_9bit_4_q0;
                tpgSinTableArray_9bit_4_load_reg_3980 <= tpgSinTableArray_9bit_4_q2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_hHatch_reg_1026 <= ap_phi_reg_pp0_iter15_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_hHatch_reg_1026 <= ap_phi_reg_pp0_iter16_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_hHatch_reg_1026 <= ap_phi_reg_pp0_iter17_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_hHatch_reg_1026 <= ap_phi_reg_pp0_iter18_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_hHatch_reg_1026 <= ap_phi_reg_pp0_iter19_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_hHatch_reg_1026 <= ap_phi_reg_pp0_iter20_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_hHatch_reg_1026 <= ap_phi_reg_pp0_iter21_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_hHatch_reg_1026 <= ap_phi_reg_pp0_iter2_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_hHatch_reg_1026 <= ap_phi_reg_pp0_iter3_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_hHatch_reg_1026 <= ap_phi_reg_pp0_iter4_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_hHatch_reg_1026 <= ap_phi_reg_pp0_iter5_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_hHatch_reg_1026 <= ap_phi_reg_pp0_iter6_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_hHatch_reg_1026 <= ap_phi_reg_pp0_iter7_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_hHatch_reg_1026 <= ap_phi_reg_pp0_iter8_hHatch_reg_1026;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1874_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie <= lfsr_b_1_fu_2990_p3;
                gSerie <= lfsr_g_1_fu_2954_p3;
                rSerie <= lfsr_r_1_fu_2918_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred434_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred428_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred423_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_1048 <= tpgBarSelYuv_y_q0;
                reg_1052 <= tpgBarSelYuv_u_q0;
                reg_1056 <= tpgBarSelYuv_v_q0;
            end if;
        end if;
    end process;
    zext_ln565_cast_reg_3703(15 downto 2) <= "00000000000000";
    barWidth_cast_cast_reg_3710(11) <= '0';
    conv2_i_i10_i233_cast_cast_reg_3715(15 downto 8) <= "00000000";
    zext_ln1302_1_reg_4082(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1809_fu_2362_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1809_1_fu_2501_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1809_1_fu_2501_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1809_1_fu_2501_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1809_1_fu_2501_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1809_1_fu_2501_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1809_1_fu_2501_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1084_fu_3430_p2 <= std_logic_vector(unsigned(select_ln1072_fu_3424_p3) + unsigned(ap_const_lv8_1));
    add_ln1101_fu_2701_p2 <= std_logic_vector(unsigned(trunc_ln565_8_fu_2595_p1) + unsigned(ap_const_lv8_1));
    add_ln1250_fu_1572_p2 <= std_logic_vector(unsigned(zext_ln1250_fu_1568_p1) + unsigned(ap_const_lv12_1));
    add_ln1257_fu_2474_p2 <= std_logic_vector(unsigned(trunc_ln565_7_fu_2328_p1) + unsigned(ap_const_lv3_1));
    add_ln1281_fu_1917_p2 <= std_logic_vector(unsigned(tmp_reg_4045) + unsigned(ap_const_lv9_80));
    add_ln1285_fu_1942_p2 <= std_logic_vector(unsigned(tmp_s_reg_4050) + unsigned(ap_const_lv9_80));
    add_ln1289_fu_1967_p2 <= std_logic_vector(unsigned(tmp_1_reg_4055) + unsigned(ap_const_lv9_80));
    add_ln1303_2_fu_2539_p2 <= std_logic_vector(unsigned(zext_ln1303_1_fu_2536_p1) + unsigned(zext_ln1303_fu_2532_p1));
    add_ln1304_2_fu_2415_p2 <= std_logic_vector(signed(sext_ln1304_1_fu_2408_p1) + signed(zext_ln1304_1_fu_2405_p1));
    add_ln1304_3_fu_2411_p1 <= grp_fu_3544_p3;
    add_ln1304_3_fu_2411_p2 <= std_logic_vector(signed(grp_fu_3554_p3) + signed(add_ln1304_3_fu_2411_p1));
    add_ln1341_fu_1637_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1343_fu_1649_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(ZplateVerContDelta_val));
    add_ln1359_fu_3249_p2 <= std_logic_vector(unsigned(select_ln1356_fu_3242_p3) + unsigned(ap_const_lv8_90));
    add_ln1388_fu_1520_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1393_fu_2263_p2 <= std_logic_vector(unsigned(trunc_ln565_6_fu_2091_p1) + unsigned(ap_const_lv3_1));
    add_ln1407_fu_1552_p2 <= std_logic_vector(unsigned(xCount_0) + unsigned(ap_const_lv10_1));
    add_ln1412_fu_2291_p2 <= std_logic_vector(unsigned(trunc_ln565_4_fu_2083_p1) + unsigned(ap_const_lv3_1));
    add_ln1461_fu_1432_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1480_fu_1484_p2 <= std_logic_vector(unsigned(xCount_4_0) + unsigned(ap_const_lv10_1));
    add_ln1545_fu_3112_p2 <= std_logic_vector(unsigned(select_ln1532_fu_3106_p3) + unsigned(ap_const_lv8_1));
    add_ln1570_fu_1370_p2 <= std_logic_vector(unsigned(yCount_3) + unsigned(ap_const_lv10_1));
    add_ln1575_fu_2197_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1588_fu_1402_p2 <= std_logic_vector(unsigned(xCount_3_0) + unsigned(ap_const_lv10_1));
    add_ln1593_fu_2221_p2 <= std_logic_vector(unsigned(trunc_ln565_3_fu_2079_p1) + unsigned(ap_const_lv3_1));
    add_ln1664_fu_2614_p2 <= std_logic_vector(unsigned(select_ln1629_fu_2603_p3) + unsigned(ap_const_lv16_1));
    add_ln1753_fu_1334_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv6_1));
    add_ln1770_fu_2171_p2 <= std_logic_vector(unsigned(trunc_ln1768_fu_2127_p1) + unsigned(ap_const_lv6_1));
    add_ln1774_fu_2137_p2 <= std_logic_vector(unsigned(xCount_5_0) + unsigned(ap_const_lv10_3C1));
    add_ln1775_fu_2149_p2 <= std_logic_vector(unsigned(trunc_ln565_2_fu_2075_p1) + unsigned(ap_const_lv3_1));
    add_ln549_1_fu_1136_p2 <= std_logic_vector(unsigned(trunc_ln565_10_fu_1120_p1) + unsigned(ap_const_lv11_2AA));
    add_ln549_fu_1130_p2 <= std_logic_vector(unsigned(trunc_ln565_10_fu_1120_p1) + unsigned(ap_const_lv11_554));
    add_ln565_fu_1106_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_5) + unsigned(ap_const_lv16_1));
    add_ln573_fu_1674_p2 <= std_logic_vector(unsigned(phi_mul_fu_426) + unsigned(ZplateHorContStart_val));
    and_ln1337_fu_1284_p2 <= (icmp_ln1072_fu_1124_p2 and cmp12_i);
    and_ln1386_fu_1509_p2 <= (icmp_ln1386_fu_1504_p2 and icmp_ln1072_reg_3735);
    and_ln1449_fu_1218_p2 <= (icmp_ln1072_fu_1124_p2 and cmp11_i);
    and_ln1454_fu_1427_p2 <= (icmp_ln1454_fu_1422_p2 and icmp_ln1072_reg_3735);
    and_ln1568_fu_1359_p2 <= (icmp_ln1568_fu_1354_p2 and icmp_ln1072_reg_3735);
    and_ln1751_fu_1323_p2 <= (icmp_ln1751_fu_1317_p2 and icmp_ln1072_reg_3735);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_state24_pp0_stage0_iter23)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage0_iter23));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_state24_pp0_stage0_iter23)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage0_iter23));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp217_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_state24_pp0_stage0_iter23_ignore_call5)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp217 <= ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage0_iter23_ignore_call5));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp93_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_state24_pp0_stage0_iter23_ignore_call0)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp93 <= ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage0_iter23_ignore_call0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_state24_pp0_stage0_iter23)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage0_iter23));
    end process;


    ap_block_state24_pp0_stage0_iter23_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state24_pp0_stage0_iter23 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call0_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call0 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call5_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call5 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_condition_1831_assign_proc : process(patternId_val_read_reg_3687, icmp_ln1072_reg_3735_pp0_iter17_reg, icmp_ln1768_fu_2131_p2)
    begin
                ap_condition_1831 <= ((icmp_ln1072_reg_3735_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_13) and (icmp_ln1768_fu_2131_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3361_assign_proc : process(ap_enable_reg_pp0_iter18, patternId_val_read_reg_3687, icmp_ln1072_reg_3735_pp0_iter17_reg, icmp_ln1768_fu_2131_p2)
    begin
                ap_condition_3361 <= ((icmp_ln1072_reg_3735_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13) and (icmp_ln1768_fu_2131_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3377_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1250_fu_1578_p2)
    begin
                ap_condition_3377 <= ((icmp_ln1072_reg_3735 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1250_fu_1578_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3380_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1250_fu_1578_p2)
    begin
                ap_condition_3380 <= ((icmp_ln1072_reg_3735 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1250_fu_1578_p2 = ap_const_lv1_1));
    end process;


    ap_condition_3385_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1100_p2, patternId_val_read_read_fu_554_p2, icmp_ln1072_fu_1124_p2)
    begin
                ap_condition_3385 <= ((icmp_ln1072_fu_1124_p2 = ap_const_lv1_1) and (patternId_val_read_read_fu_554_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3389_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1405_fu_1536_p2)
    begin
                ap_condition_3389 <= ((icmp_ln1072_reg_3735 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1405_fu_1536_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3392_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1405_fu_1536_p2)
    begin
                ap_condition_3392 <= ((icmp_ln1072_reg_3735 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1405_fu_1536_p2 = ap_const_lv1_1));
    end process;


    ap_condition_3397_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1100_p2, patternId_val_read_read_fu_554_p2, icmp_ln1072_fu_1124_p2)
    begin
                ap_condition_3397 <= ((icmp_ln1072_fu_1124_p2 = ap_const_lv1_1) and (patternId_val_read_read_fu_554_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3401_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1586_fu_1386_p2)
    begin
                ap_condition_3401 <= ((icmp_ln1072_reg_3735 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1586_fu_1386_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3404_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1586_fu_1386_p2)
    begin
                ap_condition_3404 <= ((icmp_ln1072_reg_3735 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1586_fu_1386_p2 = ap_const_lv1_1));
    end process;


    ap_condition_3409_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1100_p2, patternId_val_read_read_fu_554_p2, icmp_ln1072_fu_1124_p2)
    begin
                ap_condition_3409 <= ((icmp_ln1072_fu_1124_p2 = ap_const_lv1_1) and (patternId_val_read_read_fu_554_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3416_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val, icmp_ln565_reg_3720, icmp_ln1072_reg_3735, icmp_ln1473_reg_3779, icmp_ln1478_fu_1454_p2, icmp_ln1483_fu_1460_p2)
    begin
                ap_condition_3416 <= ((icmp_ln1473_reg_3779 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_0) and (icmp_ln565_reg_3720 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1483_fu_1460_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_1454_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3420_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val, icmp_ln565_reg_3720, icmp_ln1072_reg_3735, icmp_ln1473_reg_3779, icmp_ln1478_fu_1454_p2, icmp_ln1483_fu_1460_p2)
    begin
                ap_condition_3420 <= ((icmp_ln1473_reg_3779 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_0) and (icmp_ln565_reg_3720 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1483_fu_1460_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_1454_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3423_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val, icmp_ln565_reg_3720, icmp_ln1072_reg_3735, icmp_ln1473_reg_3779, icmp_ln1478_fu_1454_p2)
    begin
                ap_condition_3423 <= ((icmp_ln1473_reg_3779 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_0) and (icmp_ln565_reg_3720 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1478_fu_1454_p2 = ap_const_lv1_1));
    end process;


    ap_condition_3429_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1100_p2, patternId_val, icmp_ln1072_fu_1124_p2, icmp_ln1473_fu_1230_p2)
    begin
                ap_condition_3429 <= ((icmp_ln1473_fu_1230_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1124_p2 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3434_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1100_p2, patternId_val, icmp_ln1072_fu_1124_p2)
    begin
                ap_condition_3434 <= ((icmp_ln1072_fu_1124_p2 = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3437_assign_proc : process(ap_enable_reg_pp0_iter18, patternId_val_read_reg_3687, icmp_ln1072_reg_3735_pp0_iter17_reg, icmp_ln1768_fu_2131_p2)
    begin
                ap_condition_3437 <= ((icmp_ln1072_reg_3735_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13) and (icmp_ln1768_fu_2131_p2 = ap_const_lv1_1));
    end process;


    ap_condition_3442_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1381_reg_3783, and_ln1386_fu_1509_p2)
    begin
                ap_condition_3442 <= ((icmp_ln1381_reg_3783 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1386_fu_1509_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_3446_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1381_reg_3783, and_ln1386_fu_1509_p2)
    begin
                ap_condition_3446 <= ((icmp_ln1381_reg_3783 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1386_fu_1509_p2));
    end process;


    ap_condition_3451_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1100_p2, patternId_val_read_read_fu_554_p2, icmp_ln1381_fu_1254_p2)
    begin
                ap_condition_3451 <= ((icmp_ln1381_fu_1254_p2 = ap_const_lv1_1) and (patternId_val_read_read_fu_554_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3456_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1746_reg_3757, and_ln1751_fu_1323_p2)
    begin
                ap_condition_3456 <= ((icmp_ln1746_reg_3757 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1751_fu_1323_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_3460_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1746_reg_3757, and_ln1751_fu_1323_p2)
    begin
                ap_condition_3460 <= ((icmp_ln1746_reg_3757 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1751_fu_1323_p2));
    end process;


    ap_condition_3465_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1100_p2, patternId_val_read_read_fu_554_p2, icmp_ln1746_fu_1148_p2)
    begin
                ap_condition_3465 <= ((icmp_ln1746_fu_1148_p2 = ap_const_lv1_1) and (patternId_val_read_read_fu_554_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_condition_3469_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1072_reg_3735, icmp_ln1563_reg_3771, and_ln1568_fu_1359_p2)
    begin
                ap_condition_3469 <= ((icmp_ln1563_reg_3771 = ap_const_lv1_0) and (icmp_ln1072_reg_3735 = ap_const_lv1_1) and (patternId_val_read_reg_3687 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1568_fu_1359_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_3473_assign_proc : process(ap_enable_reg_pp0_iter1, patternId_val_read_reg_3687, icmp_ln1563_reg_3771, and_ln1568_fu_1359_p2)
    begin
                ap_condition_3473 <= ((icmp_ln1563_reg_3771 = ap_const_lv1_0) and (patternId_val_read_reg_3687 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1568_fu_1359_p2));
    end process;


    ap_condition_3478_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1100_p2, patternId_val_read_read_fu_554_p2, icmp_ln1563_fu_1176_p2)
    begin
                ap_condition_3478 <= ((icmp_ln1563_fu_1176_p2 = ap_const_lv1_1) and (patternId_val_read_read_fu_554_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln565_fu_1100_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter22_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_hHatch_reg_1026 <= "X";

    ap_predicate_op217_call_state4_assign_proc : process(patternId_val, icmp_ln565_reg_3720_pp0_iter2_reg)
    begin
                ap_predicate_op217_call_state4 <= ((icmp_ln565_reg_3720_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val = ap_const_lv8_A));
    end process;


    ap_predicate_op93_call_state1_assign_proc : process(icmp_ln565_fu_1100_p2, patternId_val)
    begin
                ap_predicate_op93_call_state1 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_fu_1100_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_430)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_5 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_5 <= x_fu_430;
        end if; 
    end process;

    b_fu_1984_p3 <= 
        ap_const_lv8_FF when (tmp_14_fu_1972_p3(0) = '1') else 
        trunc_ln1289_1_fu_1980_p1;
    barWidth_cast_cast_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));

    bckgndYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter23, bckgndYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bckgndYUV_blk_n <= bckgndYUV_full_n;
        else 
            bckgndYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bckgndYUV_din <= ((p_0_2_0_0_0217_out_i & p_0_1_0_0_0215_out_i) & p_0_0_0_0_0213_out_i);

    bckgndYUV_write_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bckgndYUV_write <= ap_const_logic_1;
        else 
            bckgndYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp121_i_read_reg_3626 <= cmp121_i;
    cmp_i287_read_read_fu_470_p2 <= cmp_i287;
    cmp_i287_read_reg_3635 <= cmp_i287;
    conv2_i_i10_i233_cast_cast_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i233_cast),16));
    empty_108_fu_3402_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    g_fu_1959_p3 <= 
        ap_const_lv8_FF when (tmp_12_fu_1947_p3(0) = '1') else 
        trunc_ln1285_1_fu_1955_p1;

    grp_fu_1194_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1194_ce <= ap_const_logic_1;
        else 
            grp_fu_1194_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1194_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_1200_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1200_ce <= ap_const_logic_1;
        else 
            grp_fu_1200_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1200_p0 <= std_logic_vector(unsigned(trunc_ln565_10_fu_1120_p1) + unsigned(ap_const_lv11_2AA));
    grp_fu_1200_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_1206_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1206_ce <= ap_const_logic_1;
        else 
            grp_fu_1206_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1206_p0 <= std_logic_vector(unsigned(trunc_ln565_10_fu_1120_p1) + unsigned(ap_const_lv11_554));
    grp_fu_1206_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_1709_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1709_ce <= ap_const_logic_1;
        else 
            grp_fu_1709_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1709_p0 <= grp_fu_1709_p00(11 - 1 downto 0);
    grp_fu_1709_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln565_10_reg_3729_pp0_iter10_reg),23));
    grp_fu_1709_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);

    grp_fu_1718_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1718_ce <= ap_const_logic_1;
        else 
            grp_fu_1718_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1718_p0 <= grp_fu_1718_p00(11 - 1 downto 0);
    grp_fu_1718_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_1_reg_3751_pp0_iter10_reg),23));
    grp_fu_1718_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);

    grp_fu_1727_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1727_ce <= ap_const_logic_1;
        else 
            grp_fu_1727_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1727_p0 <= grp_fu_1727_p00(11 - 1 downto 0);
    grp_fu_1727_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_reg_3745_pp0_iter10_reg),23));
    grp_fu_1727_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);

    grp_fu_2049_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2049_ce <= ap_const_logic_1;
        else 
            grp_fu_2049_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2049_p1 <= ap_const_lv28_DD(9 - 1 downto 0);

    grp_fu_3510_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3510_ce <= ap_const_logic_1;
        else 
            grp_fu_3510_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3510_p0 <= zext_ln565_1_fu_1112_p1(16 - 1 downto 0);
    grp_fu_3510_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_3510_p2 <= zext_ln565_1_fu_1112_p1(16 - 1 downto 0);

    grp_fu_3519_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3519_ce <= ap_const_logic_1;
        else 
            grp_fu_3519_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3519_p2 <= std_logic_vector(unsigned(phi_mul_fu_426) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_fu_3527_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3527_ce <= ap_const_logic_1;
        else 
            grp_fu_3527_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3527_p0 <= zext_ln1302_fu_1992_p1(8 - 1 downto 0);
    grp_fu_3527_p1 <= ap_const_lv15_4D(7 - 1 downto 0);
    grp_fu_3527_p2 <= ap_const_lv15_1080(13 - 1 downto 0);

    grp_fu_3536_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3536_ce <= ap_const_logic_1;
        else 
            grp_fu_3536_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3536_p0 <= zext_ln1302_fu_1992_p1(8 - 1 downto 0);
    grp_fu_3536_p1 <= ap_const_lv15_7FD5(7 - 1 downto 0);

    grp_fu_3544_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3544_ce <= ap_const_logic_1;
        else 
            grp_fu_3544_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3544_p0 <= grp_fu_3544_p00(8 - 1 downto 0);
    grp_fu_3544_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_1959_p3),16));
    grp_fu_3544_p1 <= ap_const_lv16_FF95(8 - 1 downto 0);

    grp_fu_3554_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3554_ce <= ap_const_logic_1;
        else 
            grp_fu_3554_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3554_p0 <= grp_fu_3554_p00(8 - 1 downto 0);
    grp_fu_3554_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_1984_p3),14));
    grp_fu_3554_p1 <= ap_const_lv14_3FEB(6 - 1 downto 0);
    grp_fu_3554_p2 <= grp_fu_3554_p20(15 - 1 downto 0);
    grp_fu_3554_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_2252_p3),16));

    grp_fu_3564_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3564_ce <= ap_const_logic_1;
        else 
            grp_fu_3564_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3564_p0 <= zext_ln1302_1_reg_4082(8 - 1 downto 0);
    grp_fu_3564_p1 <= ap_const_lv16_96(8 - 1 downto 0);
    grp_fu_3564_p2 <= grp_fu_3564_p20(15 - 1 downto 0);
    grp_fu_3564_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3527_p3),16));

    grp_fu_3572_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3572_ce <= ap_const_logic_1;
        else 
            grp_fu_3572_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3572_p0 <= zext_ln1302_1_reg_4082(8 - 1 downto 0);
    grp_fu_3572_p1 <= ap_const_lv16_FFAB(8 - 1 downto 0);

    grp_fu_3580_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3580_ce <= ap_const_logic_1;
        else 
            grp_fu_3580_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3580_p0 <= grp_fu_3580_p00(8 - 1 downto 0);
    grp_fu_3580_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_4070_pp0_iter17_reg),13));
    grp_fu_3580_p1 <= ap_const_lv13_1D(5 - 1 downto 0);
    grp_fu_3580_p2 <= grp_fu_3580_p20(16 - 1 downto 0);
    grp_fu_3580_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3564_p3),17));

    grp_reg_ap_uint_10_s_fu_1212_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp93)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp93))) then 
            grp_reg_ap_uint_10_s_fu_1212_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_1212_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_1613_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp217)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp217))) then 
            grp_reg_int_s_fu_1613_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_1613_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_1613_d <= grp_fu_3510_p3(16 downto 1);

    hBarSel_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, ap_predicate_pred1724_state19, add_ln1412_fu_2291_p2, ap_predicate_pred2035_state18)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2035_state18 = ap_const_boolean_1))) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1724_state19 = ap_const_boolean_1))) then 
                hBarSel_0 <= add_ln1412_fu_2291_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1724_state19, ap_predicate_pred2035_state18)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1724_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2035_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, hBarSel_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1412_fu_2297_p1, ap_predicate_pred1724_state19, ap_predicate_pred1699_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1699_state19 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred1724_state19 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= zext_ln1412_fu_2297_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1724_state19, ap_predicate_pred1699_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1699_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1724_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, ap_predicate_pred1774_state19, add_ln1593_fu_2221_p2, ap_predicate_pred2157_state18)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2157_state18 = ap_const_boolean_1))) then 
                hBarSel_3_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1774_state19 = ap_const_boolean_1))) then 
                hBarSel_3_0 <= add_ln1593_fu_2221_p2;
            else 
                hBarSel_3_0 <= "XXX";
            end if;
        else 
            hBarSel_3_0 <= "XXX";
        end if; 
    end process;


    hBarSel_3_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1774_state19, ap_predicate_pred2157_state18)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1774_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2157_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, hBarSel_3_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1593_fu_2227_p1, ap_predicate_pred1774_state19, ap_predicate_pred1750_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1750_state19 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred1774_state19 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= zext_ln1593_fu_2227_p1;
            else 
                hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
            end if;
        else 
            hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1774_state19, ap_predicate_pred1750_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1750_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1774_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, empty_41, ap_block_pp0_stage0, zext_ln1257_fu_2480_p1, ap_predicate_pred1652_state20, ap_predicate_pred1997_state19)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1997_state19 = ap_const_boolean_1))) then 
                hBarSel_4_0 <= empty_41;
            elsif (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred1652_state20 = ap_const_boolean_1))) then 
                hBarSel_4_0 <= zext_ln1257_fu_2480_p1;
            else 
                hBarSel_4_0 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_4_0 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_4_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred1652_state20, ap_predicate_pred1997_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1997_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred1652_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, empty_41, hBarSel_4_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1257_fu_2480_p1, ap_predicate_pred1652_state20, ap_predicate_pred1658_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1658_state20 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= empty_41;
            elsif ((ap_predicate_pred1652_state20 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= zext_ln1257_fu_2480_p1;
            else 
                hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
            end if;
        else 
            hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred1652_state20, ap_predicate_pred1658_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred1658_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred1652_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, add_ln1775_fu_2149_p2, ap_predicate_pred2215_state18, ap_condition_3361)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2215_state18 = ap_const_boolean_1))) then 
                hBarSel_5_0 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_3361)) then 
                hBarSel_5_0 <= add_ln1775_fu_2149_p2;
            else 
                hBarSel_5_0 <= "XXX";
            end if;
        else 
            hBarSel_5_0 <= "XXX";
        end if; 
    end process;


    hBarSel_5_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, patternId_val_read_reg_3687, icmp_ln1072_reg_3735_pp0_iter17_reg, icmp_ln1768_fu_2131_p2, ap_predicate_pred2215_state18)
    begin
        if ((((icmp_ln1072_reg_3735_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13) and (icmp_ln1768_fu_2131_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2215_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, hBarSel_5_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1775_fu_2155_p1, ap_predicate_pred1834_state19, ap_condition_1831)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1834_state19 = ap_const_boolean_1)) then 
                hBarSel_5_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_1831)) then 
                hBarSel_5_0_loc_1_out_o <= zext_ln1775_fu_2155_p1;
            else 
                hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
            end if;
        else 
            hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, patternId_val_read_reg_3687, icmp_ln1072_reg_3735_pp0_iter17_reg, icmp_ln1768_fu_2131_p2, ap_predicate_pred1834_state19)
    begin
        if ((((icmp_ln1072_reg_3735_pp0_iter17_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (patternId_val_read_reg_3687 = ap_const_lv8_13) and (icmp_ln1768_fu_2131_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1834_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_438;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_3720_pp0_iter21_reg)
    begin
        if (((icmp_ln565_reg_3720_pp0_iter21_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter22, hdata_loc_1_out_i, ap_block_pp0_stage0, zext_ln693_fu_3118_p1, ap_predicate_pred1740_state23)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln693_fu_3118_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, ap_predicate_pred1740_state23)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_3112_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, ap_predicate_pred1740_state23)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1072_fu_1124_p2 <= "1" when (ap_sig_allocacmp_x_5 = ap_const_lv16_0) else "0";
    icmp_ln1095_fu_1302_p2 <= "1" when (or_ln1095_fu_1296_p2 = ap_const_lv16_0) else "0";
    icmp_ln1250_fu_1578_p2 <= "1" when (unsigned(add_ln1250_fu_1572_p2) < unsigned(barWidth_cast_cast_reg_3710)) else "0";
    icmp_ln1330_fu_1278_p2 <= "1" when (or_ln1330_fu_1272_p2 = ap_const_lv16_0) else "0";
    icmp_ln1381_fu_1254_p2 <= "1" when (or_ln1381_fu_1248_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_1504_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1386_fu_1500_p1)) else "0";
    icmp_ln1405_fu_1536_p2 <= "1" when (unsigned(xCount_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1454_fu_1422_p2 <= "1" when (sub_i_i_i = zext_ln1454_fu_1418_p1) else "0";
    icmp_ln1473_fu_1230_p2 <= "1" when (sub35_i = zext_ln565_1_fu_1112_p1) else "0";
    icmp_ln1478_fu_1454_p2 <= "1" when (unsigned(xCount_4_0) < unsigned(grp_reg_ap_uint_10_s_fu_1212_ap_return)) else "0";
    icmp_ln1483_fu_1460_p2 <= "1" when (xCount_4_0 = grp_reg_ap_uint_10_s_fu_1212_ap_return) else "0";
    icmp_ln1563_fu_1176_p2 <= "1" when (or_ln1563_fu_1170_p2 = ap_const_lv16_0) else "0";
    icmp_ln1568_fu_1354_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1568_fu_1350_p1)) else "0";
    icmp_ln1586_fu_1386_p2 <= "1" when (unsigned(xCount_3_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1629_fu_1164_p2 <= "1" when (trunc_ln565_9_fu_1116_p1 = ap_const_lv8_0) else "0";
    icmp_ln1746_fu_1148_p2 <= "1" when (or_ln1746_fu_1142_p2 = ap_const_lv16_0) else "0";
    icmp_ln1751_fu_1317_p2 <= "0" when (yCount_1 = ap_const_lv6_3F) else "1";
    icmp_ln1768_fu_2131_p2 <= "1" when (unsigned(xCount_5_0) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln565_fu_1100_p2 <= "1" when (ap_sig_allocacmp_x_5 = width_val) else "0";
    lfsr_b_1_fu_2990_p3 <= (xor_ln1853_fu_2984_p2 & lshr_ln2_fu_2974_p4);
    lfsr_g_1_fu_2954_p3 <= (xor_ln1846_fu_2948_p2 & lshr_ln1_fu_2938_p4);
    lfsr_r_1_fu_2918_p3 <= (xor_ln1839_fu_2912_p2 & lshr_ln_fu_2902_p4);
    lshr_ln1_fu_2938_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_2974_p4 <= bSerie(27 downto 1);
    lshr_ln3_fu_1697_p1 <= grp_fu_3519_p3;
    lshr_ln_fu_2902_p4 <= rSerie(27 downto 1);
    or_ln1095_fu_1296_p2 <= (y or ap_sig_allocacmp_x_5);
    or_ln1330_fu_1272_p2 <= (y or ap_sig_allocacmp_x_5);
    or_ln1381_fu_1248_p2 <= (y or ap_sig_allocacmp_x_5);
    or_ln1415_fu_2463_p2 <= (trunc_ln1415_1_fu_2459_p1 or shl_ln3_fu_2447_p3);
    or_ln1563_fu_1170_p2 <= (y or ap_sig_allocacmp_x_5);
    or_ln1746_fu_1142_p2 <= (y or ap_sig_allocacmp_x_5);
    or_ln1778_fu_2356_p2 <= (trunc_ln1778_1_fu_2352_p1 or shl_ln5_fu_2340_p3);

    p_0_0_0_0_0213_out_o_assign_proc : process(ap_enable_reg_pp0_iter22, rampStart_1, p_0_0_0_0_0213_out_i, ap_block_pp0_stage0, reg_1048, pix_7_reg_4258, pix_reg_4273, select_ln1309_reg_4298, ap_predicate_pred1610_state23, ap_predicate_pred1624_state23, ap_predicate_pred1740_state23, select_ln718_fu_2779_p3, ap_predicate_pred1586_state23, ap_predicate_pred1591_state23, ap_predicate_pred1862_state23, ap_predicate_pred1790_state23, ap_predicate_pred1874_state23, ap_predicate_pred423_state23, ap_predicate_pred1557_state23, ap_predicate_pred1425_state23, ap_predicate_pred428_state23, ap_predicate_pred1443_state23, ap_predicate_pred434_state23, ap_predicate_pred1918_state23, ap_predicate_pred1926_state23, ap_predicate_pred1933_state23, ap_predicate_pred1940_state23, ap_predicate_pred1947_state23, ap_predicate_pred1955_state23, p_0_0_066_i_fu_2804_p9, trunc_ln_fu_3008_p3, select_ln1532_fu_3106_p3, select_ln1439_fu_3182_p3, add_ln1359_fu_3249_p2, empty_108_fu_3402_p1, select_ln1072_fu_3424_p3)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln1072_fu_3424_p3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1624_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= empty_108_fu_3402_p1;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1955_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= rampStart_1;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1947_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_4C;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1940_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_95;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1933_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_1D;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1926_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1918_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1443_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= add_ln1359_fu_3249_p2;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1425_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln1439_fu_3182_p3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1557_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln1309_reg_4298;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln1532_fu_3106_p3;
        elsif ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred434_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred428_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred423_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= reg_1048;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1874_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= trunc_ln_fu_3008_p3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1790_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= p_0_0_066_i_fu_2804_p9;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1862_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln718_fu_2779_p3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1591_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= pix_reg_4273;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1586_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= pix_7_reg_4258;
        else 
            p_0_0_0_0_0213_out_o <= p_0_0_0_0_0213_out_i;
        end if; 
    end process;


    p_0_0_0_0_0213_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, ap_predicate_pred1610_state23, ap_predicate_pred1624_state23, ap_predicate_pred1740_state23, ap_predicate_pred1586_state23, ap_predicate_pred1591_state23, ap_predicate_pred1862_state23, ap_predicate_pred1790_state23, ap_predicate_pred1874_state23, ap_predicate_pred423_state23, ap_predicate_pred1557_state23, ap_predicate_pred1425_state23, ap_predicate_pred428_state23, ap_predicate_pred1443_state23, ap_predicate_pred434_state23, ap_predicate_pred1918_state23, ap_predicate_pred1926_state23, ap_predicate_pred1933_state23, ap_predicate_pred1940_state23, ap_predicate_pred1947_state23, ap_predicate_pred1955_state23)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1955_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1947_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1940_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1933_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1926_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1918_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred434_state23 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1443_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred428_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1425_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1557_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred423_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1874_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1790_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1862_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1591_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1586_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1624_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_0_0_0_0213_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0213_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0215_out_o_assign_proc : process(ap_enable_reg_pp0_iter22, p_0_1_0_0_0215_out_i, ap_block_pp0_stage0, reg_1052, pix_8_reg_4263, pix_5_reg_4278, select_ln1311_reg_4303, ap_predicate_pred1610_state23, ap_predicate_pred1624_state23, ap_predicate_pred1740_state23, select_ln718_fu_2779_p3, ap_predicate_pred1586_state23, ap_predicate_pred1591_state23, ap_predicate_pred1862_state23, ap_predicate_pred1790_state23, ap_predicate_pred1874_state23, ap_predicate_pred423_state23, ap_predicate_pred1557_state23, ap_predicate_pred1425_state23, ap_predicate_pred428_state23, ap_predicate_pred1443_state23, ap_predicate_pred434_state23, ap_predicate_pred1918_state23, ap_predicate_pred1926_state23, ap_predicate_pred1933_state23, ap_predicate_pred1940_state23, ap_predicate_pred1947_state23, ap_predicate_pred1955_state23, p_0_0_065_i_fu_2821_p9, trunc_ln1_fu_3026_p3)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_80_16;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1624_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_80_15;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1955_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_80_14;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1947_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_55;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1940_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_2B;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1933_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_FF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1926_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_80_13;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1918_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_80_12;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1443_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_80_11;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1425_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_80_10;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1557_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1311_reg_4303;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_80_9;
        elsif ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred434_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred428_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred423_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_1_0_0_0215_out_o <= reg_1052;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1874_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= trunc_ln1_fu_3026_p3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1790_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= p_0_0_065_i_fu_2821_p9;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1862_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln718_fu_2779_p3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1591_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= pix_5_reg_4278;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1586_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= pix_8_reg_4263;
        else 
            p_0_1_0_0_0215_out_o <= p_0_1_0_0_0215_out_i;
        end if; 
    end process;


    p_0_1_0_0_0215_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, ap_predicate_pred1610_state23, ap_predicate_pred1624_state23, ap_predicate_pred1740_state23, ap_predicate_pred1586_state23, ap_predicate_pred1591_state23, ap_predicate_pred1862_state23, ap_predicate_pred1790_state23, ap_predicate_pred1874_state23, ap_predicate_pred423_state23, ap_predicate_pred1557_state23, ap_predicate_pred1425_state23, ap_predicate_pred428_state23, ap_predicate_pred1443_state23, ap_predicate_pred434_state23, ap_predicate_pred1918_state23, ap_predicate_pred1926_state23, ap_predicate_pred1933_state23, ap_predicate_pred1940_state23, ap_predicate_pred1947_state23, ap_predicate_pred1955_state23)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1955_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1947_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1940_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1933_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1926_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1918_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred434_state23 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1443_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred428_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1425_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1557_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred423_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1874_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1790_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1862_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1591_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1586_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1624_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_1_0_0_0215_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0215_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0217_out_o_assign_proc : process(ap_enable_reg_pp0_iter22, p_0_2_0_0_0217_out_i, ap_block_pp0_stage0, reg_1056, select_ln1314_reg_4212_pp0_iter21_reg, pix_9_reg_4268, pix_6_reg_4283, ap_predicate_pred1610_state23, ap_predicate_pred1624_state23, ap_predicate_pred1740_state23, select_ln718_fu_2779_p3, p_0_0_0_i_fu_2838_p9, trunc_ln2_fu_3044_p3, ap_predicate_pred1586_state23, ap_predicate_pred1591_state23, ap_predicate_pred1862_state23, ap_predicate_pred1790_state23, ap_predicate_pred1874_state23, ap_predicate_pred423_state23, ap_predicate_pred1557_state23, ap_predicate_pred1425_state23, ap_predicate_pred428_state23, ap_predicate_pred1443_state23, ap_predicate_pred434_state23, ap_predicate_pred1918_state23, ap_predicate_pred1926_state23, ap_predicate_pred1933_state23, ap_predicate_pred1940_state23, ap_predicate_pred1947_state23, ap_predicate_pred1955_state23)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_80_8;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1624_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_80_7;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1955_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_80_6;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1947_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_FF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1940_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_15;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1933_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_6B;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1926_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_80_5;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1918_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_80_4;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1443_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_80_3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1425_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_80_2;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1557_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1314_reg_4212_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= ap_const_lv8_80_1;
        elsif ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred434_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred428_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred423_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= reg_1056;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1874_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= trunc_ln2_fu_3044_p3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1790_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= p_0_0_0_i_fu_2838_p9;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1862_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln718_fu_2779_p3;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1591_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= pix_6_reg_4283;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1586_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= pix_9_reg_4268;
        else 
            p_0_2_0_0_0217_out_o <= p_0_2_0_0_0217_out_i;
        end if; 
    end process;


    p_0_2_0_0_0217_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, ap_predicate_pred1610_state23, ap_predicate_pred1624_state23, ap_predicate_pred1740_state23, ap_predicate_pred1586_state23, ap_predicate_pred1591_state23, ap_predicate_pred1862_state23, ap_predicate_pred1790_state23, ap_predicate_pred1874_state23, ap_predicate_pred423_state23, ap_predicate_pred1557_state23, ap_predicate_pred1425_state23, ap_predicate_pred428_state23, ap_predicate_pred1443_state23, ap_predicate_pred434_state23, ap_predicate_pred1918_state23, ap_predicate_pred1926_state23, ap_predicate_pred1933_state23, ap_predicate_pred1940_state23, ap_predicate_pred1947_state23, ap_predicate_pred1955_state23)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1955_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1947_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1940_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1933_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1926_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1918_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred434_state23 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1443_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred428_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1425_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1557_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred423_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1874_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1790_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1862_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1591_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1586_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1740_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1624_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_2_0_0_0217_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0217_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patternId_val_read_read_fu_554_p2 <= patternId_val;
    patternId_val_read_reg_3687 <= patternId_val;
    pix_10_fu_3176_p2 <= (vHatch or ap_phi_reg_pp0_iter22_hHatch_reg_1026);
    r_fu_1934_p3 <= 
        ap_const_lv8_FF when (tmp_10_fu_1922_p3(0) = '1') else 
        trunc_ln1281_1_fu_1930_p1;

    rampVal_assign_proc : process(ap_enable_reg_pp0_iter21, rampStart_1, ap_block_pp0_stage0, ap_predicate_pred1628_state22, ap_predicate_pred1634_state22, add_ln1101_fu_2701_p2)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1634_state22 = ap_const_boolean_1)) then 
                rampVal <= rampStart_1;
            elsif ((ap_predicate_pred1628_state22 = ap_const_boolean_1)) then 
                rampVal <= add_ln1101_fu_2701_p2;
            else 
                rampVal <= "XXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_434;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_3720_pp0_iter21_reg)
    begin
        if (((icmp_ln565_reg_3720_pp0_iter21_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter21, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1664_fu_2614_p2, ap_predicate_pred1790_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1790_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1664_fu_2614_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred1790_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1790_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(select_ln1629_fu_2603_p3) + unsigned(ap_const_lv16_1));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred1790_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1790_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_442;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_3720_pp0_iter21_reg)
    begin
        if (((icmp_ln565_reg_3720_pp0_iter21_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter22, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln589_fu_3436_p1, ap_predicate_pred1610_state23)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln589_fu_3436_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, ap_predicate_pred1610_state23)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_3430_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, ap_predicate_pred1610_state23)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred1610_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred1628_state22, ap_predicate_pred1634_state22)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1634_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1628_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter21, rampVal_loc_1_out_i, ap_block_pp0_stage0, conv2_i_i10_i233_cast_cast_reg_3715, zext_ln1101_fu_2707_p1, ap_predicate_pred1628_state22, ap_predicate_pred1634_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1634_state22 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= conv2_i_i10_i233_cast_cast_reg_3715;
            elsif ((ap_predicate_pred1628_state22 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1101_fu_2707_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred1628_state22, ap_predicate_pred1634_state22)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1634_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1628_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1072_fu_3424_p3 <= 
        rampStart_1 when (icmp_ln1072_reg_3735_pp0_iter21_reg(0) = '1') else 
        trunc_ln565_1_fu_2745_p1;
    select_ln1309_fu_2648_p3 <= 
        ap_const_lv8_FF when (tmp_15_fu_2632_p3(0) = '1') else 
        trunc_ln7_fu_2639_p4;
    select_ln1311_fu_2656_p3 <= 
        ap_const_lv8_FF when (tmp_16_reg_4202(0) = '1') else 
        trunc_ln8_reg_4207;
    select_ln1314_fu_2563_p3 <= 
        ap_const_lv8_FF when (tmp_17_reg_4137(0) = '1') else 
        trunc_ln9_reg_4142;
    select_ln1356_fu_3242_p3 <= 
        sub_ln1356_1_reg_4308 when (tmp_21_fu_3226_p3(0) = '1') else 
        trunc_ln1356_2_fu_3233_p4;
    select_ln1439_fu_3182_p3 <= 
        ap_const_lv8_FF when (pix_10_fu_3176_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln1532_fu_3106_p3 <= 
        empty when (icmp_ln1072_reg_3735_pp0_iter21_reg(0) = '1') else 
        trunc_ln565_fu_2741_p1;
    select_ln1629_fu_2603_p3 <= 
        ap_const_lv16_0 when (icmp_ln1629_reg_3766_pp0_iter20_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln718_fu_2779_p3 <= 
        ap_const_lv8_FF when (trunc_ln1726_reg_3761_pp0_iter21_reg(0) = '1') else 
        ap_const_lv8_0;
        sext_ln1304_1_fu_2408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3554_p3),17));

        sext_ln1601_fu_2511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

    shl_ln2_fu_2252_p3 <= (r_reg_4065_pp0_iter17_reg & ap_const_lv7_0);
    shl_ln3_fu_2447_p3 <= (trunc_ln1415_fu_2443_p1 & ap_const_lv3_0);
    shl_ln4_fu_2375_p3 <= (trunc_ln1596_fu_2371_p1 & ap_const_lv4_0);
    shl_ln5_fu_2340_p3 <= (trunc_ln1778_fu_2336_p1 & ap_const_lv3_0);
    shl_ln_fu_2525_p3 <= (b_reg_4070_pp0_iter19_reg & ap_const_lv7_0);
    sub_ln1256_fu_1587_p2 <= std_logic_vector(unsigned(trunc_ln1252_fu_1583_p1) - unsigned(barWidth));
    sub_ln1356_1_fu_2695_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1356_1_fu_2685_p4));
    sub_ln1356_fu_2680_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1356_reg_4238));
    sub_ln1411_fu_1541_p2 <= std_logic_vector(unsigned(xCount_0) - unsigned(barWidthMinSamples));
    sub_ln1490_fu_1466_p2 <= std_logic_vector(unsigned(xCount_4_0) - unsigned(grp_reg_ap_uint_10_s_fu_1212_ap_return));
    sub_ln1592_fu_1391_p2 <= std_logic_vector(unsigned(xCount_3_0) - unsigned(barWidthMinSamples));
    tBarSel_fu_2391_p2 <= (trunc_ln1596_1_fu_2387_p1 or shl_ln4_fu_2375_p3);
    tmp_10_fu_1922_p3 <= add_ln1281_fu_1917_p2(8 downto 8);
    tmp_12_fu_1947_p3 <= add_ln1285_fu_1942_p2(8 downto 8);
    tmp_14_fu_1972_p3 <= add_ln1289_fu_1967_p2(8 downto 8);
    tmp_15_fu_2632_p3 <= grp_fu_3580_p3(16 downto 16);
    tmp_18_fu_2894_p3 <= rSerie(3 downto 3);
    tmp_19_fu_2930_p3 <= gSerie(3 downto 3);
        tmp_1_fu_1886_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_load_2_reg_4040),9));

    tmp_1_fu_1886_p11 <= "XXXXXXXXX";
    tmp_1_fu_1886_p12 <= urem_ln1289_reg_4015(3 - 1 downto 0);
        tmp_1_fu_1886_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_load_2_reg_4020),9));

        tmp_1_fu_1886_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_load_2_reg_4025),9));

        tmp_1_fu_1886_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_load_2_reg_4035),9));

    tmp_20_fu_2966_p3 <= bSerie(3 downto 3);
    tmp_21_fu_3226_p3 <= mul_ln1356_reg_4232_pp0_iter21_reg(27 downto 27);
    tmp_4_fu_2998_p4 <= rSerie(27 downto 21);
    tmp_5_fu_3016_p4 <= gSerie(27 downto 21);
    tmp_6_fu_3034_p4 <= bSerie(27 downto 21);
        tmp_fu_1802_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_load_reg_3980),9));

    tmp_fu_1802_p11 <= "XXXXXXXXX";
    tmp_fu_1802_p12 <= urem_ln1281_reg_3955(3 - 1 downto 0);
        tmp_fu_1802_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_load_reg_3960),9));

        tmp_fu_1802_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_load_reg_3965),9));

        tmp_fu_1802_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_load_reg_3975),9));

        tmp_s_fu_1844_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_load_1_reg_4010),9));

    tmp_s_fu_1844_p11 <= "XXXXXXXXX";
    tmp_s_fu_1844_p12 <= urem_ln1285_reg_3985(3 - 1 downto 0);
        tmp_s_fu_1844_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_load_1_reg_3990),9));

        tmp_s_fu_1844_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_load_1_reg_3995),9));

        tmp_s_fu_1844_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_load_1_reg_4005),9));


    tpgBarSelYuv_u_address0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0, zext_ln1601_1_fu_2515_p1, ap_predicate_pred423_state21, zext_ln1420_1_fu_2569_p1, ap_predicate_pred428_state21, zext_ln1260_fu_2584_p1, ap_predicate_pred434_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred434_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1260_fu_2584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred428_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1420_1_fu_2569_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred423_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1601_1_fu_2515_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred423_state21, ap_predicate_pred428_state21, ap_predicate_pred434_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred434_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred428_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred423_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0, zext_ln1601_1_fu_2515_p1, ap_predicate_pred423_state21, zext_ln1420_1_fu_2569_p1, ap_predicate_pred428_state21, zext_ln1260_fu_2584_p1, ap_predicate_pred434_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred434_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1260_fu_2584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred428_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1420_1_fu_2569_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred423_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1601_1_fu_2515_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred423_state21, ap_predicate_pred428_state21, ap_predicate_pred434_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred434_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred428_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred423_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0, zext_ln1601_1_fu_2515_p1, ap_predicate_pred423_state21, zext_ln1420_1_fu_2569_p1, ap_predicate_pred428_state21, zext_ln1260_fu_2584_p1, ap_predicate_pred434_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred434_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1260_fu_2584_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred428_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1420_1_fu_2569_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred423_state21 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1601_1_fu_2515_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred423_state21, ap_predicate_pred428_state21, ap_predicate_pred434_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred434_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred428_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred423_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1601_fu_2397_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1289_fu_1779_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1285_fu_1771_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1281_fu_1763_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1289_fu_1779_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1285_fu_1771_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1281_fu_1763_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1289_fu_1779_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1285_fu_1771_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1281_fu_1763_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_3_address0 <= zext_ln1289_fu_1779_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address1 <= zext_ln1285_fu_1771_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address2 <= zext_ln1281_fu_1763_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_4_address0 <= zext_ln1289_fu_1779_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address1 <= zext_ln1285_fu_1771_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address2 <= zext_ln1281_fu_1763_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1355_fu_1913_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1420_fu_2469_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1252_fu_1583_p1 <= add_ln1250_fu_1572_p2(11 - 1 downto 0);
    trunc_ln1281_1_fu_1930_p1 <= add_ln1281_fu_1917_p2(8 - 1 downto 0);
    trunc_ln1285_1_fu_1955_p1 <= add_ln1285_fu_1942_p2(8 - 1 downto 0);
    trunc_ln1289_1_fu_1980_p1 <= add_ln1289_fu_1967_p2(8 - 1 downto 0);
    trunc_ln1356_1_fu_2685_p4 <= sub_ln1356_fu_2680_p2(26 downto 19);
    trunc_ln1356_2_fu_3233_p4 <= mul_ln1356_reg_4232_pp0_iter21_reg(26 downto 19);
    trunc_ln1356_fu_2576_p1 <= grp_fu_2049_p2(27 - 1 downto 0);
    trunc_ln1415_1_fu_2459_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1415_fu_2443_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1596_1_fu_2387_p1 <= hBarSel_3_0_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1596_fu_2371_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1655_fu_2610_p1 <= select_ln1629_fu_2603_p3(8 - 1 downto 0);
    trunc_ln1726_fu_1160_p1 <= ap_sig_allocacmp_x_5(1 - 1 downto 0);
    trunc_ln1768_fu_2127_p1 <= xCount_5_0(6 - 1 downto 0);
    trunc_ln1778_1_fu_2352_p1 <= hBarSel_5_0_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1778_fu_2336_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1838_fu_2890_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1845_fu_2926_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1852_fu_2962_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln1_fu_3026_p3 <= (xor_ln1846_fu_2948_p2 & tmp_5_fu_3016_p4);
    trunc_ln2_fu_3044_p3 <= (xor_ln1853_fu_2984_p2 & tmp_6_fu_3034_p4);
    trunc_ln565_10_fu_1120_p1 <= ap_sig_allocacmp_x_5(11 - 1 downto 0);
    trunc_ln565_1_fu_2745_p1 <= rampVal_3_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_2_fu_2075_p1 <= hBarSel_5_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_3_fu_2079_p1 <= hBarSel_3_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_4_fu_2083_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_5_fu_2087_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln565_6_fu_2091_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_7_fu_2328_p1 <= hBarSel_4_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_8_fu_2595_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_9_fu_1116_p1 <= ap_sig_allocacmp_x_5(8 - 1 downto 0);
    trunc_ln565_fu_2741_p1 <= hdata_loc_1_out_i(8 - 1 downto 0);
    trunc_ln7_fu_2639_p4 <= grp_fu_3580_p3(15 downto 8);
    trunc_ln_fu_3008_p3 <= (xor_ln1839_fu_2912_p2 & tmp_4_fu_2998_p4);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, ap_predicate_pred1703_state19, add_ln1393_fu_2263_p2, ap_predicate_pred2079_state18)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2079_state18 = ap_const_boolean_1))) then 
                vBarSel <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1703_state19 = ap_const_boolean_1))) then 
                vBarSel <= add_ln1393_fu_2263_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, ap_predicate_pred1809_state19, xor_ln1758_fu_2095_p2, ap_predicate_pred2253_state18)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2253_state18 = ap_const_boolean_1))) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1809_state19 = ap_const_boolean_1))) then 
                vBarSel_1 <= xor_ln1758_fu_2095_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1809_state19, ap_predicate_pred2253_state18)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1809_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2253_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, add_ln1575_fu_2197_p2, ap_predicate_pred1754_state19, ap_predicate_pred2199_state18)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2199_state18 = ap_const_boolean_1))) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1754_state19 = ap_const_boolean_1))) then 
                vBarSel_2 <= add_ln1575_fu_2197_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1754_state19, ap_predicate_pred2199_state18)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1754_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2199_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, vBarSel_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1575_fu_2197_p2, ap_predicate_pred1754_state19, ap_predicate_pred1760_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1760_state19 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred1754_state19 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= add_ln1575_fu_2197_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1754_state19, ap_predicate_pred1760_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1760_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1754_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, vBarSel_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln1758_fu_2101_p1, ap_predicate_pred1809_state19, ap_predicate_pred1815_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1815_state19 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred1809_state19 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1758_fu_2101_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1809_state19, ap_predicate_pred1815_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1815_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1809_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1703_state19, ap_predicate_pred2079_state18)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1703_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2079_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, vBarSel_loc_1_out_i, ap_block_pp0_stage0, zext_ln1393_fu_2269_p1, ap_predicate_pred1703_state19, ap_predicate_pred1709_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1709_state19 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred1703_state19 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= zext_ln1393_fu_2269_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred1703_state19, ap_predicate_pred1709_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1709_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred1703_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1758_fu_2095_p2 <= (trunc_ln565_5_fu_2087_p1 xor ap_const_lv1_1);
    xor_ln1839_fu_2912_p2 <= (trunc_ln1838_fu_2890_p1 xor tmp_18_fu_2894_p3);
    xor_ln1846_fu_2948_p2 <= (trunc_ln1845_fu_2926_p1 xor tmp_19_fu_2930_p3);
    xor_ln1853_fu_2984_p2 <= (trunc_ln1852_fu_2962_p1 xor tmp_20_fu_2966_p3);
    zext_ln1101_fu_2707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1101_fu_2701_p2),16));
    zext_ln1250_fu_1568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_0),12));
    zext_ln1257_fu_2480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_fu_2474_p2),8));
    zext_ln1260_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_0_loc_1_out_i),64));
    zext_ln1281_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_3865),64));
    zext_ln1285_fu_1771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_3870),64));
    zext_ln1289_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_3875),64));
    zext_ln1302_1_fu_1996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_1959_p3),16));
    zext_ln1302_fu_1992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_1934_p3),15));
    zext_ln1303_1_fu_2536_p0 <= grp_fu_3572_p3;
    zext_ln1303_1_fu_2536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1303_1_fu_2536_p0),17));
    zext_ln1303_fu_2532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2525_p3),17));
    zext_ln1304_1_fu_2405_p0 <= grp_fu_3544_p3;
    zext_ln1304_1_fu_2405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1304_1_fu_2405_p0),17));
    zext_ln1355_fu_1913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_reg_3845_pp0_iter14_reg),64));
    zext_ln1386_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1393_fu_2269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1393_fu_2263_p2),8));
    zext_ln1412_fu_2297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1412_fu_2291_p2),8));
    zext_ln1420_1_fu_2569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1420_fu_2469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1415_fu_2463_p2),64));
    zext_ln1454_fu_1418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1568_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_3),11));
    zext_ln1593_fu_2227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1593_fu_2221_p2),8));
    zext_ln1601_1_fu_2515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1601_fu_2511_p1),64));
    zext_ln1601_fu_2397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_2391_p2),64));
    zext_ln1758_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1758_fu_2095_p2),8));
    zext_ln1770_fu_2177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1770_fu_2171_p2),10));
    zext_ln1775_fu_2155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1775_fu_2149_p2),8));
    zext_ln1809_1_fu_2501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1809_fu_2362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1778_fu_2356_p2),64));
    zext_ln565_1_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_5),17));
    zext_ln565_cast_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln565),16));
    zext_ln589_fu_3436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_3430_p2),16));
    zext_ln693_fu_3118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_3112_p2),16));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, shl_i, ap_block_pp0_stage0, add_ln1341_fu_1637_p2, ap_predicate_pred1674_state6, ap_predicate_pred2022_state5)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2022_state5 = ap_const_boolean_1))) then 
                zonePlateVAddr <= shl_i;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred1674_state6 = ap_const_boolean_1))) then 
                zonePlateVAddr <= add_ln1341_fu_1637_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred1674_state6, ap_predicate_pred2022_state5)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred1674_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2022_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, shl_i, zonePlateVAddr_loc_1_out_i, ap_block_pp0_stage0, add_ln1341_fu_1637_p2, ap_predicate_pred1674_state6, ap_predicate_pred1680_state6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred1680_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_i;
            elsif ((ap_predicate_pred1674_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1341_fu_1637_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred1674_state6, ap_predicate_pred1680_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred1680_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred1674_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
