#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Jun 18 11:09:21 2019
# Process ID: 12664
# Current directory: C:/Users/knstokke/Documents/Vivado18/DICE_232x448
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11604 C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.xpr
# Log file: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/vivado.log
# Journal file: C:/Users/knstokke/Documents/Vivado18/DICE_232x448\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Gamma_0_0
design_1_Parameters_0_0

open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 858.266 ; gain = 268.664
update_compile_order -fileset sources_1
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_2
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_3
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_4
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_5
Adding cell -- xilinx.com:user:Results:1.0 - Results_0
Adding cell -- xilinx.com:user:Gradients:1.0 - Gradients_0
Adding cell -- xilinx.com:user:Interface:1.0 - Interface_0
Adding cell -- xilinx.com:user:Gamma:1.0 - Gamma_0
Adding cell -- xilinx.com:user:Parameters:1.0 - Parameters_0
Adding cell -- xilinx.com:user:SubsetCoordinates:1.0 - SubsetCoordinates_0
Adding cell -- xilinx.com:user:MUX:1.0 - MUX_0
Successfully read diagram <design_1> from BD file <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1719.023 ; gain = 75.367
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_Gamma_0_0 design_1_Parameters_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Gamma_0_0 (Gamma_v1.0 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded design_1_Parameters_0_0 (Parameters_v1.0 1.0) from revision 1 to revision 2
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_Gamma_0_0 design_1_Parameters_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name SubsetCoordinates_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/SubsetCoordinates_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/subsetcoordinates_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1783.945 ; gain = 28.223
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/hdl/SubsetCoordinates_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/src/Subset_Coordinates.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/hdl/SubsetCoordinates_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1785.520 ; gain = 29.797
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name Results_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Results_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/results_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1792.797 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/src/Results.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/hdl/Results_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/hdl/Results_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.797 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/src/Results.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/hdl/Results_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/hdl/Results_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/src/Results.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/hdl/Results_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0/hdl/Results_v1_0.v:]
[Tue Jun 18 11:16:32 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/results_v1_0_project/Results_v1_0_project.runs/synth_1/runme.log
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Results:1.0 [get_ips  design_1_Results_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Results_0_0 (Results_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Results_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name Parameters_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Parameters_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/parameters_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2268.238 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0/src/Parameters.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0/hdl/Parameters_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0/hdl/Parameters_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.238 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name Interface_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Interface_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2268.238 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/src/Interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/hdl/Interface_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/hdl/Interface_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.238 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/src/Interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/hdl/Interface_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/hdl/Interface_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/src/Interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/hdl/Interface_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/hdl/Interface_v1_0.v:]
[Tue Jun 18 11:30:09 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/interface_v1_0_project/Interface_v1_0_project.runs/synth_1/runme.log
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Interface:1.0 [get_ips  design_1_Interface_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Interface_0_0 (Interface_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Interface_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2268.238 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2268.238 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
[Tue Jun 18 11:42:09 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project/Gradients_v1_0_project.runs/synth_1/runme.log
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Gradients:1.0 [get_ips  design_1_Gradients_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Gradients_0_0 (Gradients_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Gradients_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name SubsetCoordinates_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/SubsetCoordinates_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/subsetcoordinates_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2269.465 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/hdl/SubsetCoordinates_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/src/Subset_Coordinates.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/hdl/SubsetCoordinates_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.465 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SubsetCoordinates:1.0 [get_ips  design_1_SubsetCoordinates_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_SubsetCoordinates_0_0 (SubsetCoordinates_v1.0 1.0) from revision 4 to revision 5
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_SubsetCoordinates_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name MUX_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/MUX_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/mux_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2269.465 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0/src/MUX.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0/hdl/MUX_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0/hdl/MUX_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.465 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name Gamma_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gamma_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gamma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2269.465 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.465 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
[Tue Jun 18 12:03:03 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gamma_v1_0_project/Gamma_v1_0_project.runs/synth_1/runme.log
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Gamma:1.0 [get_ips  design_1_Gamma_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Gamma_0_0 (Gamma_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Gamma_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_0 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_1 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_5 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_3 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_4 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2269.465 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SubsetCoordinates_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Results_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gradients_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gamma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Parameters_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 18952863cf33a34f; cache size = 37.751 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 7adf71d54c29dc3f; cache size = 37.751 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 7adf71d54c29dc3f; cache size = 37.751 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = 89e98a7db56a404e; cache size = 37.751 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_3, cache-ID = b6294245207cc681; cache size = 37.751 MB.
[Tue Jun 18 12:07:56 2019] Launched design_1_SubsetCoordinates_0_0_synth_1, design_1_Results_0_0_synth_1, design_1_Parameters_0_0_synth_1, design_1_Interface_0_0_synth_1, design_1_Gradients_0_0_synth_1, design_1_Gamma_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_SubsetCoordinates_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_SubsetCoordinates_0_0_synth_1/runme.log
design_1_Results_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Results_0_0_synth_1/runme.log
design_1_Parameters_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Parameters_0_0_synth_1/runme.log
design_1_Interface_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Interface_0_0_synth_1/runme.log
design_1_Gradients_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gradients_0_0_synth_1/runme.log
design_1_Gamma_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gamma_0_0_synth_1/runme.log
synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1/runme.log
[Tue Jun 18 12:07:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2269.465 ; gain = 0.000
file copy -force C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.sysdef C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3.1
  **** Build date : Mar 26 2019-05:02:51
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.465 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/98469A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3054.836 ; gain = 785.371
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3111.754 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes design_1_i/Parameters_0_height_0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3308.305 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.305 ; gain = 0.000
update_compile_order -fileset sources_1
current_project DICE_232x448
current_project Gradients_v1_0_project
current_project DICE_232x448
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Interface_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Interface_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/interface_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3443.988 ; gain = 39.734
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/src/Interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/hdl/Interface_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0/hdl/Interface_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3443.988 ; gain = 39.734
update_compile_order -fileset sources_1
close_project
current_project DICE_232x448
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
current_project Gradients_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name Gamma_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gamma_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gamma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3443.988 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3443.988 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3443.988 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes design_1_i/Parameters_0_width_0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes design_1_i/Gradients_0_out_frame_counter_0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3443.988 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3443.988 ; gain = 0.000
update_compile_order -fileset sources_1
current_project DICE_232x448
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
current_project Gradients_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
[Tue Jun 18 13:20:57 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project/Gradients_v1_0_project.runs/synth_1/runme.log
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Gradients:1.0 [get_ips  design_1_Gradients_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gradients_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_Gradients_0_0 (Gradients_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug0_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug1_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug2_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug3_0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Gradients_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_Gradients_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Gradients_0_0] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.C_NUM_PROBE_IN {21}] [get_bd_cells vio_0]
endgroup
connect_bd_net [get_bd_pins Gradients_0/debug3_0] [get_bd_pins vio_0/probe_in20]
connect_bd_net [get_bd_pins Gradients_0/debug2_0] [get_bd_pins vio_0/probe_in19]
connect_bd_net [get_bd_pins Gradients_0/debug1_0] [get_bd_pins vio_0/probe_in18]
connect_bd_net [get_bd_pins Gradients_0/debug0_0] [get_bd_pins vio_0/probe_in17]
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_0 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_1 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_5 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_3 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_4 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3594.027 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1

reset_run design_1_vio_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_vio_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SubsetCoordinates_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Results_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gradients_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gamma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Parameters_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 7adf71d54c29dc3f; cache size = 41.308 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 7adf71d54c29dc3f; cache size = 41.308 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = 89e98a7db56a404e; cache size = 41.308 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_3, cache-ID = b6294245207cc681; cache size = 41.308 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 18952863cf33a34f; cache size = 41.308 MB.
[Tue Jun 18 13:24:01 2019] Launched design_1_vio_0_0_synth_1, design_1_Gradients_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_vio_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_vio_0_0_synth_1/runme.log
design_1_Gradients_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gradients_0_0_synth_1/runme.log
synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1/runme.log
[Tue Jun 18 13:24:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3594.027 ; gain = 0.000
file copy -force C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.sysdef C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3594.027 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3594.027 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3594.027 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3594.027 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3594.027 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3594.027 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
[Tue Jun 18 13:57:18 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project/Gradients_v1_0_project.runs/synth_1/runme.log
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Gradients:1.0 [get_ips  design_1_Gradients_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gradients_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_Gradients_0_0 (Gradients_v1.0 1.0) from revision 4 to revision 5
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Gradients_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_0 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_1 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_5 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_3 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_4 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SubsetCoordinates_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Results_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gradients_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gamma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Parameters_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3755.004 ; gain = 32.316
catch { config_ip_cache -export [get_ips -all design_1_Gradients_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 7adf71d54c29dc3f; cache size = 44.311 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 7adf71d54c29dc3f; cache size = 44.311 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = 89e98a7db56a404e; cache size = 44.311 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_3, cache-ID = b6294245207cc681; cache size = 44.311 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 18952863cf33a34f; cache size = 44.311 MB.
export_ip_user_files -of_objects [get_files C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Gradients_0_0_synth_1
[Tue Jun 18 13:59:10 2019] Launched design_1_Gradients_0_0_synth_1...
Run output will be captured here: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gradients_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files -ipstatic_source_dir C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/modelsim} {questa=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/questa} {riviera=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/riviera} {activehdl=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files -ipstatic_source_dir C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/modelsim} {questa=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/questa} {riviera=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/riviera} {activehdl=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun 18 14:20:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1/runme.log
[Tue Jun 18 14:20:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/runme.log
file copy -force C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.sysdef C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3755.004 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3755.004 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3755.004 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3755.004 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3860.242 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3860.242 ; gain = 0.000
update_compile_order -fileset sources_1
current_project DICE_232x448
current_project Gradients_v1_0_project
close_project
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3860.242 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3860.242 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3860.242 ; gain = 0.000
update_compile_order -fileset sources_1
current_project DICE_232x448
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
current_project Gradients_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
[Tue Jun 18 15:59:24 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project/Gradients_v1_0_project.runs/synth_1/runme.log
current_project DICE_232x448
ipx::edit_ip_in_project -upgrade true -name Gamma_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gamma_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gamma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3860.242 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3860.242 ; gain = 0.000
update_compile_order -fileset sources_1
current_project Gradients_v1_0_project
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Gradients:1.0 [get_ips  design_1_Gradients_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gradients_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_Gradients_0_0 (Gradients_v1.0 1.0) from revision 5 to revision 6
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_Gradients_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_0 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_1 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_5 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_3 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_4 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 4010.648 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4010.648 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SubsetCoordinates_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Results_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gradients_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gamma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Parameters_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 7adf71d54c29dc3f; cache size = 44.520 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 7adf71d54c29dc3f; cache size = 44.520 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = 89e98a7db56a404e; cache size = 44.520 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_3, cache-ID = b6294245207cc681; cache size = 44.520 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 18952863cf33a34f; cache size = 44.520 MB.
[Tue Jun 18 16:04:17 2019] Launched design_1_Gradients_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_Gradients_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gradients_0_0_synth_1/runme.log
synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1/runme.log
[Tue Jun 18 16:04:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 4063.957 ; gain = 40.508
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4116.008 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4116.008 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
file copy -force C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.sysdef C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk -hwspec C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4116.008 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/98469A
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
refresh_hw_device: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4116.008 ; gain = 0.000
open_bd_design {C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Gamma_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gamma_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gamma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4116.008 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4116.008 ; gain = 0.000
update_compile_order -fileset sources_1
current_project DICE_232x448
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4116.008 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4116.008 ; gain = 0.000
update_compile_order -fileset sources_1
current_project Gamma_v1_0_project
current_project Gradients_v1_0_project
current_project Gamma_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
[Tue Jun 18 16:41:24 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gamma_v1_0_project/Gamma_v1_0_project.runs/synth_1/runme.log
current_project Gradients_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
[Tue Jun 18 16:42:10 2019] Launched synth_1...
Run output will be captured here: c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project/Gradients_v1_0_project.runs/synth_1/runme.log
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_Gradients_0_0 design_1_Gamma_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gamma_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gradients_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_Gamma_0_0 (Gamma_v1.0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-1972] Upgraded design_1_Gradients_0_0 from Gradients_v1.0 1.0 to Gradients_v1.0 1.0
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/knstokke/Documents/Vivado18/DICE_232x448/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_Gradients_0_0 design_1_Gamma_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_0 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_1 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_5 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_3 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_4 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SubsetCoordinates_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Results_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gradients_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gamma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Parameters_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 4302.703 ; gain = 34.727
catch { config_ip_cache -export [get_ips -all design_1_Gradients_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Gradients_0_0, cache-ID = 00adbabf1d9fb3cd; cache size = 46.337 MB.
catch { config_ip_cache -export [get_ips -all design_1_Gamma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 7adf71d54c29dc3f; cache size = 46.337 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 7adf71d54c29dc3f; cache size = 46.337 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = 89e98a7db56a404e; cache size = 46.337 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_3, cache-ID = b6294245207cc681; cache size = 46.337 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 18952863cf33a34f; cache size = 46.337 MB.
export_ip_user_files -of_objects [get_files C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_Gamma_0_0_synth_1
[Tue Jun 18 16:46:06 2019] Launched design_1_Gamma_0_0_synth_1...
Run output will be captured here: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gamma_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files -ipstatic_source_dir C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/modelsim} {questa=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/questa} {riviera=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/riviera} {activehdl=C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name Gradients_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gradients_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gradients_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4311.855 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/src/Gradients.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0/hdl/Gradients_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4311.855 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name Gamma_v1_0_project -directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.tmp/Gamma_v1_0_project c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/knstokke/documents/vivado18/dice_232x448/dice_232x448.tmp/gamma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado18/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4311.855 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/SubsetCoordinates_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Parameters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Gradients_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/Results_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/knstokke/Documents/Vivado18/ip_repo/MUX_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/src/Gamma.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/knstokke/Documents/Vivado18/ip_repo/Gamma_1.0/hdl/Gamma_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4311.855 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_1' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_A' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_5' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_0 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_1 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_5 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_3 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /blk_mem_gen_4 Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4311.855 ; gain = 0.000
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\knstokke\Documents\Vivado18\DICE_232x448\DICE_232x448.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_5> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_4> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_5/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SubsetCoordinates_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Results_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gradients_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gamma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Parameters_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 7adf71d54c29dc3f; cache size = 46.337 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 7adf71d54c29dc3f; cache size = 46.337 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = 89e98a7db56a404e; cache size = 46.337 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_3, cache-ID = b6294245207cc681; cache size = 46.337 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 18952863cf33a34f; cache size = 46.337 MB.
[Tue Jun 18 16:49:07 2019] Launched design_1_Gamma_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_Gamma_0_0_synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/design_1_Gamma_0_0_synth_1/runme.log
synth_1: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/synth_1/runme.log
[Tue Jun 18 16:49:07 2019] Launched impl_1...
Run output will be captured here: C:/Users/knstokke/Documents/Vivado18/DICE_232x448/DICE_232x448.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4311.855 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/98469A
