<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="u_fifo_ctrl/tFpgaRead[63]"/>
        <net name="u_fifo_ctrl/tFpgaRead[62]"/>
        <net name="u_fifo_ctrl/tFpgaRead[61]"/>
        <net name="u_fifo_ctrl/tFpgaRead[60]"/>
        <net name="u_fifo_ctrl/tFpgaRead[59]"/>
        <net name="u_fifo_ctrl/tFpgaRead[58]"/>
        <net name="u_fifo_ctrl/tFpgaRead[57]"/>
        <net name="u_fifo_ctrl/tFpgaRead[56]"/>
        <net name="u_fifo_ctrl/tFpgaRead[55]"/>
        <net name="u_fifo_ctrl/tFpgaRead[54]"/>
        <net name="u_fifo_ctrl/tFpgaRead[53]"/>
        <net name="u_fifo_ctrl/tFpgaRead[52]"/>
        <net name="u_fifo_ctrl/tFpgaRead[51]"/>
        <net name="u_fifo_ctrl/tFpgaRead[50]"/>
        <net name="u_fifo_ctrl/tFpgaRead[49]"/>
        <net name="u_fifo_ctrl/tFpgaRead[48]"/>
        <net name="u_fifo_ctrl/tFpgaRead[47]"/>
        <net name="u_fifo_ctrl/tFpgaRead[46]"/>
        <net name="u_fifo_ctrl/tFpgaRead[45]"/>
        <net name="u_fifo_ctrl/tFpgaRead[44]"/>
        <net name="u_fifo_ctrl/tFpgaRead[43]"/>
        <net name="u_fifo_ctrl/tFpgaRead[42]"/>
        <net name="u_fifo_ctrl/tFpgaRead[41]"/>
        <net name="u_fifo_ctrl/tFpgaRead[40]"/>
        <net name="u_fifo_ctrl/tFpgaRead[39]"/>
        <net name="u_fifo_ctrl/tFpgaRead[38]"/>
        <net name="u_fifo_ctrl/tFpgaRead[37]"/>
        <net name="u_fifo_ctrl/tFpgaRead[36]"/>
        <net name="u_fifo_ctrl/tFpgaRead[35]"/>
        <net name="u_fifo_ctrl/tFpgaRead[34]"/>
        <net name="u_fifo_ctrl/tFpgaRead[33]"/>
        <net name="u_fifo_ctrl/tFpgaRead[32]"/>
        <net name="u_fifo_ctrl/tFpgaRead[31]"/>
        <net name="u_fifo_ctrl/tFpgaRead[30]"/>
        <net name="u_fifo_ctrl/tFpgaRead[29]"/>
        <net name="u_fifo_ctrl/tFpgaRead[28]"/>
        <net name="u_fifo_ctrl/tFpgaRead[27]"/>
        <net name="u_fifo_ctrl/tFpgaRead[26]"/>
        <net name="u_fifo_ctrl/tFpgaRead[25]"/>
        <net name="u_fifo_ctrl/tFpgaRead[24]"/>
        <net name="u_fifo_ctrl/tFpgaRead[23]"/>
        <net name="u_fifo_ctrl/tFpgaRead[22]"/>
        <net name="u_fifo_ctrl/tFpgaRead[21]"/>
        <net name="u_fifo_ctrl/tFpgaRead[20]"/>
        <net name="u_fifo_ctrl/tFpgaRead[19]"/>
        <net name="u_fifo_ctrl/tFpgaRead[18]"/>
        <net name="u_fifo_ctrl/tFpgaRead[17]"/>
        <net name="u_fifo_ctrl/tFpgaRead[16]"/>
        <net name="u_fifo_ctrl/tFpgaRead[15]"/>
        <net name="u_fifo_ctrl/tFpgaRead[14]"/>
        <net name="u_fifo_ctrl/tFpgaRead[13]"/>
        <net name="u_fifo_ctrl/tFpgaRead[12]"/>
        <net name="u_fifo_ctrl/tFpgaRead[11]"/>
        <net name="u_fifo_ctrl/tFpgaRead[10]"/>
        <net name="u_fifo_ctrl/tFpgaRead[9]"/>
        <net name="u_fifo_ctrl/tFpgaRead[8]"/>
        <net name="u_fifo_ctrl/tFpgaRead[7]"/>
        <net name="u_fifo_ctrl/tFpgaRead[6]"/>
        <net name="u_fifo_ctrl/tFpgaRead[5]"/>
        <net name="u_fifo_ctrl/tFpgaRead[4]"/>
        <net name="u_fifo_ctrl/tFpgaRead[3]"/>
        <net name="u_fifo_ctrl/tFpgaRead[2]"/>
        <net name="u_fifo_ctrl/tFpgaRead[1]"/>
        <net name="u_fifo_ctrl/tFpgaRead[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="u_fifo_ctrl/tFpgaWrite[63]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[62]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[61]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[60]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[59]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[58]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[57]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[56]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[55]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[54]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[53]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[52]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[51]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[50]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[49]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[48]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[47]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[46]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[45]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[44]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[43]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[42]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[41]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[40]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[39]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[38]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[37]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[36]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[35]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[34]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[33]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[32]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[31]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[30]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[29]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[28]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[27]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[26]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[25]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[24]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[23]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[22]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[21]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[20]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[19]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[18]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[17]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[16]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[15]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[14]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[13]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[12]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[11]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[10]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[9]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[8]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[7]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[6]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[5]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[4]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[3]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[2]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[1]"/>
        <net name="u_fifo_ctrl/tFpgaWrite[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="u_fifo_ctrl/tMaxPcLoop[63]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[62]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[61]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[60]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[59]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[58]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[57]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[56]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[55]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[54]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[53]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[52]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[51]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[50]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[49]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[48]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[47]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[46]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[45]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[44]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[43]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[42]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[41]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[40]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[39]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[38]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[37]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[36]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[35]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[34]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[33]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[32]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[31]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[30]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[29]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[28]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[27]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[26]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[25]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[24]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[23]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[22]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[21]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[20]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[19]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[18]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[17]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[16]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[15]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[14]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[13]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[12]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[11]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[10]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[9]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[8]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[7]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[6]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[5]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[4]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[3]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[2]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[1]"/>
        <net name="u_fifo_ctrl/tMaxPcLoop[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="u_fifo_ctrl/tPcLoop[63]"/>
        <net name="u_fifo_ctrl/tPcLoop[62]"/>
        <net name="u_fifo_ctrl/tPcLoop[61]"/>
        <net name="u_fifo_ctrl/tPcLoop[60]"/>
        <net name="u_fifo_ctrl/tPcLoop[59]"/>
        <net name="u_fifo_ctrl/tPcLoop[58]"/>
        <net name="u_fifo_ctrl/tPcLoop[57]"/>
        <net name="u_fifo_ctrl/tPcLoop[56]"/>
        <net name="u_fifo_ctrl/tPcLoop[55]"/>
        <net name="u_fifo_ctrl/tPcLoop[54]"/>
        <net name="u_fifo_ctrl/tPcLoop[53]"/>
        <net name="u_fifo_ctrl/tPcLoop[52]"/>
        <net name="u_fifo_ctrl/tPcLoop[51]"/>
        <net name="u_fifo_ctrl/tPcLoop[50]"/>
        <net name="u_fifo_ctrl/tPcLoop[49]"/>
        <net name="u_fifo_ctrl/tPcLoop[48]"/>
        <net name="u_fifo_ctrl/tPcLoop[47]"/>
        <net name="u_fifo_ctrl/tPcLoop[46]"/>
        <net name="u_fifo_ctrl/tPcLoop[45]"/>
        <net name="u_fifo_ctrl/tPcLoop[44]"/>
        <net name="u_fifo_ctrl/tPcLoop[43]"/>
        <net name="u_fifo_ctrl/tPcLoop[42]"/>
        <net name="u_fifo_ctrl/tPcLoop[41]"/>
        <net name="u_fifo_ctrl/tPcLoop[40]"/>
        <net name="u_fifo_ctrl/tPcLoop[39]"/>
        <net name="u_fifo_ctrl/tPcLoop[38]"/>
        <net name="u_fifo_ctrl/tPcLoop[37]"/>
        <net name="u_fifo_ctrl/tPcLoop[36]"/>
        <net name="u_fifo_ctrl/tPcLoop[35]"/>
        <net name="u_fifo_ctrl/tPcLoop[34]"/>
        <net name="u_fifo_ctrl/tPcLoop[33]"/>
        <net name="u_fifo_ctrl/tPcLoop[32]"/>
        <net name="u_fifo_ctrl/tPcLoop[31]"/>
        <net name="u_fifo_ctrl/tPcLoop[30]"/>
        <net name="u_fifo_ctrl/tPcLoop[29]"/>
        <net name="u_fifo_ctrl/tPcLoop[28]"/>
        <net name="u_fifo_ctrl/tPcLoop[27]"/>
        <net name="u_fifo_ctrl/tPcLoop[26]"/>
        <net name="u_fifo_ctrl/tPcLoop[25]"/>
        <net name="u_fifo_ctrl/tPcLoop[24]"/>
        <net name="u_fifo_ctrl/tPcLoop[23]"/>
        <net name="u_fifo_ctrl/tPcLoop[22]"/>
        <net name="u_fifo_ctrl/tPcLoop[21]"/>
        <net name="u_fifo_ctrl/tPcLoop[20]"/>
        <net name="u_fifo_ctrl/tPcLoop[19]"/>
        <net name="u_fifo_ctrl/tPcLoop[18]"/>
        <net name="u_fifo_ctrl/tPcLoop[17]"/>
        <net name="u_fifo_ctrl/tPcLoop[16]"/>
        <net name="u_fifo_ctrl/tPcLoop[15]"/>
        <net name="u_fifo_ctrl/tPcLoop[14]"/>
        <net name="u_fifo_ctrl/tPcLoop[13]"/>
        <net name="u_fifo_ctrl/tPcLoop[12]"/>
        <net name="u_fifo_ctrl/tPcLoop[11]"/>
        <net name="u_fifo_ctrl/tPcLoop[10]"/>
        <net name="u_fifo_ctrl/tPcLoop[9]"/>
        <net name="u_fifo_ctrl/tPcLoop[8]"/>
        <net name="u_fifo_ctrl/tPcLoop[7]"/>
        <net name="u_fifo_ctrl/tPcLoop[6]"/>
        <net name="u_fifo_ctrl/tPcLoop[5]"/>
        <net name="u_fifo_ctrl/tPcLoop[4]"/>
        <net name="u_fifo_ctrl/tPcLoop[3]"/>
        <net name="u_fifo_ctrl/tPcLoop[2]"/>
        <net name="u_fifo_ctrl/tPcLoop[1]"/>
        <net name="u_fifo_ctrl/tPcLoop[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
