---
---

@inproceedings{OSA-HCIM,
  abbr = {ASP-DAC},
  author = {Chen, Yung-Chin and Ando, Shimpei and Fujiki, Daichi and Takamaeda-Yamazaki, Shinya and Yoshioka, Kentaro},
  title = {OSA-HCIM: On-The-Fly Saliency-Aware Hybrid SRAM CIM with Dynamic Precision Configuration},
  year = {2024},
  booktitle = {Asia and South Pacific Design Automation Conference (ASP-DAC)},
  pages = {},
  selected = {true},
  pdf = {OSA-HCIM.pdf}
}

@inproceedings{PaCiM,
  abbr = {ICCAD},
  author = {Zhang, Wenlun and Ando, Shimpei and Chen, Yung-Chin and Miyagi, Satomi and Takamaeda-Yamazaki, Shinya and Yoshioka, Kentaro},
  title = {PACiM: A Sparsity-Centric Hybrid Compute-in-Memory Architecture via Probabilistic Approximation (To Appear)},
  year = {2024},
  booktitle = {International Conference on Computer-Aided Design (ICCAD)},
  pages = {},
  selected = {true}
}

@inproceedings{ssdm,
  abbr = {SSDM},
  author = {Ando, Shimpei and Chen, Yung-Chin and Miyagi, Satomi and Zhang, Wenlun and Yoshioka, Kentaro},
  title = {A Saliency-Aware Analog Computing-In-Memory Macro with SAR-Embedded Saliency Detection Technique (To Appear)},
  year = {2024},
  booktitle = {International Conference on Solid State Devices and Materials (SSDM)},
  pages = {},
  selected = {true},
}



inproceedings{HALO-CAT,
  abbr = {DAC},
  author = {Chen, Yung-Chin and Ando, Shimpei and Fujiki, Daichi and Takamaeda-Yamazaki, Shinya and Yoshioka, Kentaro},
  title = {HALO-CAT: A Hidden Network Processor with Activation-Localized CIM Architecture and Layer-Penetrative Tiling},
  year = {2024},
  booktitle = {Design Automation Conference (DAC) <strong>(under review)</strong>},
  pages = {},
  selected = {true},
  pdf_no = {HALO-CAT.pdf}
}

inproceedings{N2NBP2CIM,
  abbr = {VLSI Symp.},
  author = {Tsung-Yen Wu* and Yi-Shuan Pan* and Yung-Chin Chen* and Wei-Chun Tseng* and Jeng-Fu Lin and Han-Chung Liang and Hsin-Che Yang and Chun-Yen Yao and Bing-Chen Wu and Yu-Kai Chen and Jyun-Jhe Chou and Xin-You Liu and Chih-Wei Chen and Sheng-Po Huang and Perng-Fei Yuh and Yih Wang and Chi-Sheng Shih and Tsung-Te Liu},
  title = {N2N-BP^2CIM: A 28nm 1018.1GOPS/mm^2 End-to-End Bit-Parallel, Bit-Parallel Computing-in-Memory DNN Processor with High-Bandwidth 14T-SRAM Bitcell},
  year = {2024},
  booktitle = {IEEE Symposium on VLSI Technology & Circuits <strong>(Submitted) (* equal contribution)</strong>},
  pages = {},
  selected = {true},
  pdf_no = {N2N-BP^2CIM.pdf}
}