#Timing report of worst 34 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : cout.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
new_new_n127_1.in[0] (.names)                                    0.100     1.371
new_new_n127_1.out[0] (.names)                                   0.261     1.632
new_new_n132_1.in[4] (.names)                                    0.100     1.732
new_new_n132_1.out[0] (.names)                                   0.261     1.993
new_new_n135_1.in[0] (.names)                                    0.100     2.093
new_new_n135_1.out[0] (.names)                                   0.235     2.328
n168.in[0] (.names)                                              0.100     2.428
n168.out[0] (.names)                                             0.235     2.663
cout.D[0] (.latch)                                               0.000     2.663
data arrival time                                                          2.663

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cout.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.686


#Path 2
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
new_new_n127_1.in[0] (.names)                                    0.100     1.371
new_new_n127_1.out[0] (.names)                                   0.261     1.632
new_new_n132_1.in[4] (.names)                                    0.100     1.732
new_new_n132_1.out[0] (.names)                                   0.261     1.993
new_new_n135_1.in[0] (.names)                                    0.100     2.093
new_new_n135_1.out[0] (.names)                                   0.235     2.328
n164.in[1] (.names)                                              0.100     2.428
n164.out[0] (.names)                                             0.235     2.663
sum~15.D[0] (.latch)                                             0.000     2.663
data arrival time                                                          2.663

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~15.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.686


#Path 3
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
new_new_n127_1.in[0] (.names)                                    0.100     1.371
new_new_n127_1.out[0] (.names)                                   0.261     1.632
new_new_n126.in[0] (.names)                                      0.100     1.732
new_new_n126.out[0] (.names)                                     0.235     1.967
n152.in[0] (.names)                                              0.289     2.256
n152.out[0] (.names)                                             0.261     2.517
sum~12.D[0] (.latch)                                             0.000     2.517
data arrival time                                                          2.517

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~12.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.541


#Path 4
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
new_new_n127_1.in[0] (.names)                                    0.100     1.371
new_new_n127_1.out[0] (.names)                                   0.261     1.632
new_new_n132_1.in[4] (.names)                                    0.100     1.732
new_new_n132_1.out[0] (.names)                                   0.261     1.993
n160.in[0] (.names)                                              0.100     2.093
n160.out[0] (.names)                                             0.261     2.354
sum~14.D[0] (.latch)                                             0.000     2.354
data arrival time                                                          2.354

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~14.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.377


#Path 5
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
new_new_n127_1.in[0] (.names)                                    0.100     1.371
new_new_n127_1.out[0] (.names)                                   0.261     1.632
new_new_n132_1.in[4] (.names)                                    0.100     1.732
new_new_n132_1.out[0] (.names)                                   0.261     1.993
n156.in[1] (.names)                                              0.100     2.093
n156.out[0] (.names)                                             0.235     2.328
sum~13.D[0] (.latch)                                             0.000     2.328
data arrival time                                                          2.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~13.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.351


#Path 6
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
new_new_n127_1.in[0] (.names)                                    0.100     1.371
new_new_n127_1.out[0] (.names)                                   0.261     1.632
new_new_n126.in[0] (.names)                                      0.100     1.732
new_new_n126.out[0] (.names)                                     0.235     1.967
n148.in[1] (.names)                                              0.100     2.067
n148.out[0] (.names)                                             0.235     2.302
sum~11.D[0] (.latch)                                             0.000     2.302
data arrival time                                                          2.302

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~11.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.302
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.325


#Path 7
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
new_new_n123_1.in[0] (.names)                                    0.287     1.558
new_new_n123_1.out[0] (.names)                                   0.235     1.793
n144.in[0] (.names)                                              0.100     1.893
n144.out[0] (.names)                                             0.261     2.154
sum~10.D[0] (.latch)                                             0.000     2.154
data arrival time                                                          2.154

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~10.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.178


#Path 8
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
new_new_n123_1.in[0] (.names)                                    0.287     1.558
new_new_n123_1.out[0] (.names)                                   0.235     1.793
n140.in[1] (.names)                                              0.100     1.893
n140.out[0] (.names)                                             0.235     2.128
sum~9.D[0] (.latch)                                              0.000     2.128
data arrival time                                                          2.128

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~9.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.128
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.152


#Path 9
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n119_1.in[2] (.names)                                    0.441     1.351
new_new_n119_1.out[0] (.names)                                   0.235     1.586
n132.in[1] (.names)                                              0.100     1.686
n132.out[0] (.names)                                             0.235     1.921
sum~7.D[0] (.latch)                                              0.000     1.921
data arrival time                                                          1.921

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~7.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.945


#Path 10
Startpoint: b~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n115_1.in[0] (.names)                                    0.100     0.649
new_new_n115_1.out[0] (.names)                                   0.261     0.910
new_new_n121.in[4] (.names)                                      0.100     1.010
new_new_n121.out[0] (.names)                                     0.261     1.271
n136.in[1] (.names)                                              0.287     1.558
n136.out[0] (.names)                                             0.235     1.793
sum~8.D[0] (.latch)                                              0.000     1.793
data arrival time                                                          1.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~8.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.817


#Path 11
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : sum~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
sum~0.D[0] (.latch)                                              0.772     0.772
data arrival time                                                          0.772

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~0.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.772
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.795


#Path 12
Startpoint: sum~6.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~6.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~6.clk[0] (.latch)                                            0.042     0.042
sum~6.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~6.outpad[0] (.output)                                    0.570     0.736
data arrival time                                                          0.736

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.736
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.736


#Path 13
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
sum~1.D[0] (.latch)                                              0.694     0.694
data arrival time                                                          0.694

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~1.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.717


#Path 14
Startpoint: a~2.inpad[0] (.input clocked by clk)
Endpoint  : sum~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~2.inpad[0] (.input)                                            0.000     0.000
sum~2.D[0] (.latch)                                              0.694     0.694
data arrival time                                                          0.694

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~2.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.717


#Path 15
Startpoint: a~5.inpad[0] (.input clocked by clk)
Endpoint  : sum~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~5.inpad[0] (.input)                                            0.000     0.000
sum~5.D[0] (.latch)                                              0.678     0.678
data arrival time                                                          0.678

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~5.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.678
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.701


#Path 16
Startpoint: sum~4.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~4.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~4.clk[0] (.latch)                                            0.042     0.042
sum~4.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~4.outpad[0] (.output)                                    0.496     0.662
data arrival time                                                          0.662

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.662
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.662


#Path 17
Startpoint: sum~12.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~12.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~12.clk[0] (.latch)                                           0.042     0.042
sum~12.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~12.outpad[0] (.output)                                   0.479     0.645
data arrival time                                                          0.645

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.645
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.645


#Path 18
Startpoint: a~3.inpad[0] (.input clocked by clk)
Endpoint  : sum~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~3.inpad[0] (.input)                                            0.000     0.000
sum~3.D[0] (.latch)                                              0.621     0.621
data arrival time                                                          0.621

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~3.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.621
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.644


#Path 19
Startpoint: sum~13.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~13.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~13.clk[0] (.latch)                                           0.042     0.042
sum~13.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~13.outpad[0] (.output)                                   0.477     0.643
data arrival time                                                          0.643

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.643


#Path 20
Startpoint: sum~9.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~9.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~9.clk[0] (.latch)                                            0.042     0.042
sum~9.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~9.outpad[0] (.output)                                    0.473     0.639
data arrival time                                                          0.639

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.639
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.639


#Path 21
Startpoint: sum~11.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~11.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~11.clk[0] (.latch)                                           0.042     0.042
sum~11.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~11.outpad[0] (.output)                                   0.472     0.639
data arrival time                                                          0.639

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.639
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.639


#Path 22
Startpoint: sum~14.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~14.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~14.clk[0] (.latch)                                           0.042     0.042
sum~14.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~14.outpad[0] (.output)                                   0.455     0.621
data arrival time                                                          0.621

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.621
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.621


#Path 23
Startpoint: sum~5.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~5.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~5.clk[0] (.latch)                                            0.042     0.042
sum~5.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~5.outpad[0] (.output)                                    0.454     0.620
data arrival time                                                          0.620

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.620
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.620


#Path 24
Startpoint: a~4.inpad[0] (.input clocked by clk)
Endpoint  : sum~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~4.inpad[0] (.input)                                            0.000     0.000
sum~4.D[0] (.latch)                                              0.543     0.543
data arrival time                                                          0.543

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~4.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.566


#Path 25
Startpoint: a~6.inpad[0] (.input clocked by clk)
Endpoint  : sum~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~6.inpad[0] (.input)                                            0.000     0.000
sum~6.D[0] (.latch)                                              0.543     0.543
data arrival time                                                          0.543

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~6.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.566


#Path 26
Startpoint: sum~8.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~8.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~8.clk[0] (.latch)                                            0.042     0.042
sum~8.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~8.outpad[0] (.output)                                    0.397     0.564
data arrival time                                                          0.564

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.564


#Path 27
Startpoint: sum~10.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~10.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~10.clk[0] (.latch)                                           0.042     0.042
sum~10.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~10.outpad[0] (.output)                                   0.396     0.563
data arrival time                                                          0.563

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.563
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.563


#Path 28
Startpoint: sum~1.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~1.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~1.clk[0] (.latch)                                            0.042     0.042
sum~1.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~1.outpad[0] (.output)                                    0.379     0.546
data arrival time                                                          0.546

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.546


#Path 29
Startpoint: sum~15.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~15.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~15.clk[0] (.latch)                                           0.042     0.042
sum~15.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~15.outpad[0] (.output)                                   0.363     0.529
data arrival time                                                          0.529

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.529


#Path 30
Startpoint: sum~0.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~0.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~0.clk[0] (.latch)                                            0.042     0.042
sum~0.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~0.outpad[0] (.output)                                    0.305     0.472
data arrival time                                                          0.472

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.472
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.472


#Path 31
Startpoint: sum~3.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~3.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~3.clk[0] (.latch)                                            0.042     0.042
sum~3.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~3.outpad[0] (.output)                                    0.303     0.470
data arrival time                                                          0.470

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.470


#Path 32
Startpoint: cout.Q[0] (.latch clocked by clk)
Endpoint  : out:cout.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cout.clk[0] (.latch)                                             0.042     0.042
cout.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:cout.outpad[0] (.output)                                     0.283     0.449
data arrival time                                                          0.449

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.449
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.449


#Path 33
Startpoint: sum~2.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~2.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~2.clk[0] (.latch)                                            0.042     0.042
sum~2.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~2.outpad[0] (.output)                                    0.283     0.449
data arrival time                                                          0.449

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.449
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.449


#Path 34
Startpoint: sum~7.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~7.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~7.clk[0] (.latch)                                            0.042     0.042
sum~7.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~7.outpad[0] (.output)                                    0.225     0.392
data arrival time                                                          0.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.392


#End of timing report
