#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 10 01:18:50 2018
# Process ID: 25159
# Current directory: /home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.runs/base_mnist_fp32_naive_0_0_synth_1
# Command line: vivado -log base_mnist_fp32_naive_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_mnist_fp32_naive_0_0.tcl
# Log file: /home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.runs/base_mnist_fp32_naive_0_0_synth_1/base_mnist_fp32_naive_0_0.vds
# Journal file: /home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.runs/base_mnist_fp32_naive_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source base_mnist_fp32_naive_0_0.tcl -notrace
Command: synth_design -top base_mnist_fp32_naive_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25246 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.582 ; gain = 86.996 ; free physical = 1918 ; free virtual = 8065
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_mnist_fp32_naive_0_0' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ip/base_mnist_fp32_naive_0_0/synth/base_mnist_fp32_naive_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive.v:12]
INFO: [Synth 8-638] synthesizing module 'unpacker' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/unpacker.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/unpacker.v:70]
INFO: [Synth 8-256] done synthesizing module 'unpacker' (1#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/unpacker.v:10]
INFO: [Synth 8-638] synthesizing module 'linear_activation' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state17 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state26 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation.v:65]
INFO: [Synth 8-638] synthesizing module 'linear_activationbkb' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationbkb.v:43]
	Parameter DataWidth bound to: 2048 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'linear_activationbkb_rom' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationbkb.v:9]
	Parameter DWIDTH bound to: 2048 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-3876] $readmem data file './linear_activationbkb_rom.dat' is read successfully [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'linear_activationbkb_rom' (2#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'linear_activationbkb' (3#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'linear_activationcud' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationcud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'linear_activationcud_rom' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationcud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './linear_activationcud_rom.dat' is read successfully [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'linear_activationcud_rom' (4#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'linear_activationcud' (5#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationcud.v:43]
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive_dEe' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive_ap_fadd_3_full_dsp_32' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fadd_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive_ap_fadd_3_full_dsp_32' (23#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive_dEe' (24#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive_eOg' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive_ap_fmul_2_max_dsp_32' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive_ap_fmul_2_max_dsp_32' (32#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive_eOg' (33#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive_fYi' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive_fYi' (34#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_fYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'linear_activation' (35#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation.v:10]
INFO: [Synth 8-638] synthesizing module 'relu' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/relu.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/relu.v:60]
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive_g8j' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive_ap_fcmp_0_no_dsp_32' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive_ap_fcmp_0_no_dsp_32' (39#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/ip/mnist_fp32_naive_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive_g8j' (40#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_g8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'relu' (41#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/relu.v:10]
INFO: [Synth 8-638] synthesizing module 'linear_activation_1' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state17 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state26 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation_1.v:65]
INFO: [Synth 8-638] synthesizing module 'linear_activationhbi' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationhbi.v:43]
	Parameter DataWidth bound to: 320 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'linear_activationhbi_rom' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationhbi.v:9]
	Parameter DWIDTH bound to: 320 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './linear_activationhbi_rom.dat' is read successfully [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationhbi.v:24]
INFO: [Synth 8-256] done synthesizing module 'linear_activationhbi_rom' (42#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'linear_activationhbi' (43#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'linear_activationibs' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationibs.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'linear_activationibs_rom' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationibs.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationibs.v:21]
INFO: [Synth 8-3876] $readmem data file './linear_activationibs_rom.dat' is read successfully [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationibs.v:24]
INFO: [Synth 8-256] done synthesizing module 'linear_activationibs_rom' (44#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationibs.v:9]
INFO: [Synth 8-256] done synthesizing module 'linear_activationibs' (45#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationibs.v:43]
INFO: [Synth 8-638] synthesizing module 'mnist_fp32_naive_jbC' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_jbC.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive_jbC' (46#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive_jbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'linear_activation_1' (47#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation_1.v:10]
INFO: [Synth 8-638] synthesizing module 'packer' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer.v:62]
INFO: [Synth 8-638] synthesizing module 'packer_packet_usekbM' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer_packet_usekbM.v:43]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'packer_packet_usekbM_rom' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer_packet_usekbM.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer_packet_usekbM.v:21]
INFO: [Synth 8-3876] $readmem data file './packer_packet_usekbM_rom.dat' is read successfully [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer_packet_usekbM.v:24]
INFO: [Synth 8-256] done synthesizing module 'packer_packet_usekbM_rom' (48#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer_packet_usekbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'packer_packet_usekbM' (49#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer_packet_usekbM.v:43]
WARNING: [Synth 8-6014] Unused sequential element stream_out_V_keep_V_1_sel_rd_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer.v:423]
WARNING: [Synth 8-6014] Unused sequential element stream_out_V_strb_V_1_sel_rd_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer.v:485]
INFO: [Synth 8-256] done synthesizing module 'packer' (50#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (51#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/fifo_w32_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (52#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/fifo_w32_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_mb6' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_linear_mb6.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_mb6_shiftReg' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_linear_mb6.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_mb6_shiftReg' (53#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_linear_mb6.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_mb6' (54#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_linear_mb6.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_U0' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_relu_U0.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_U0_shiftReg' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_relu_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_U0_shiftReg' (55#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_relu_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_U0' (56#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_relu_U0.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_ncg' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_linear_ncg.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_ncg_shiftReg' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_linear_ncg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_ncg_shiftReg' (57#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_linear_ncg.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_ncg' (58#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_linear_ncg.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_packer_U0' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_packer_U0.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_packer_U0_shiftReg' [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_packer_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_packer_U0_shiftReg' (59#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_packer_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_packer_U0' (60#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/start_for_packer_U0.v:45]
INFO: [Synth 8-256] done synthesizing module 'mnist_fp32_naive' (61#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/mnist_fp32_naive.v:12]
INFO: [Synth 8-256] done synthesizing module 'base_mnist_fp32_naive_0_0' (62#1) [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ip/base_mnist_fp32_naive_0_0/synth/base_mnist_fp32_naive_0_0.v:57]
WARNING: [Synth 8-3331] design packer_packet_usekbM has unconnected port reset
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1399.113 ; gain = 216.527 ; free physical = 1698 ; free virtual = 7857
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1399.113 ; gain = 216.527 ; free physical = 1700 ; free virtual = 7860
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1692 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ip/base_mnist_fp32_naive_0_0/constraints/mnist_fp32_naive_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ip/base_mnist_fp32_naive_0_0/constraints/mnist_fp32_naive_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.runs/base_mnist_fp32_naive_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.runs/base_mnist_fp32_naive_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  FDE => FDRE: 45 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1809.074 ; gain = 6.000 ; free physical = 1487 ; free virtual = 7644
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:40 . Memory (MB): peak = 1809.074 ; gain = 626.488 ; free physical = 2040 ; free virtual = 8198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:40 . Memory (MB): peak = 1809.074 ; gain = 626.488 ; free physical = 2040 ; free virtual = 8198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.runs/base_mnist_fp32_naive_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:40 . Memory (MB): peak = 1809.074 ; gain = 626.488 ; free physical = 2040 ; free virtual = 8198
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_108_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg_97_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/unpacker.v:237]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationbkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationcud.v:33]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_1343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2250_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ires_reg_1158_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation.v:1874]
WARNING: [Synth 8-6014] Unused sequential element ii_2_reg_2408_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation.v:1985]
INFO: [Synth 8-5546] ROM "exitcond5_fu_1343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2250_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_94_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_129_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationhbi.v:33]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_338_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_489_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ii_2_reg_536_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation_1.v:690]
WARNING: [Synth 8-6014] Unused sequential element ires_1_reg_751_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation_1.v:696]
INFO: [Synth 8-5546] ROM "exitcond5_fu_338_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_489_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_172_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_last_V_fu_191_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_reg_161_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer.v:547]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:46 . Memory (MB): peak = 1809.074 ; gain = 626.488 ; free physical = 1953 ; free virtual = 8111
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mnist_fp32_naive_dEe:/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mnist_fp32_naive_dEe:/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mnist_fp32_naive_dEe:/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mnist_fp32_naive_dEe:/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mnist_fp32_naive_dEe:/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'mnist_fp32_naive_dEe:/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'mnist_fp32_naive_eOg:/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mnist_fp32_naive_eOg:/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mnist_fp32_naive_eOg:/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mnist_fp32_naive_eOg:/mnist_fp32_naive_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/relu_U0/mnist_fp32_naive_g8j_U43/mnist_fp32_naive_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/packer_U0/packet_user_V_U' (packer_packet_usekbM) to 'inst/packer_U0/packet_id_V_U'
INFO: [Synth 8-223] decloning instance 'inst/packer_U0/packet_user_V_U' (packer_packet_usekbM) to 'inst/packer_U0/packet_dest_V_U'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |linear_activation__GB0 |           1|     32446|
|2     |linear_activation__GB1 |           1|     19657|
|3     |mnist_fp32_naive__GC0  |           1|     10604|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element ires_reg_1158_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation.v:1874]
WARNING: [Synth 8-6014] Unused sequential element L1_BIAS_U/linear_activationcud_rom_U/q0_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationcud.v:33]
WARNING: [Synth 8-6014] Unused sequential element ii_2_reg_2408_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation.v:1985]
WARNING: [Synth 8-6014] Unused sequential element L2_WEIGHTS_U/linear_activationhbi_rom_U/q0_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activationhbi.v:33]
WARNING: [Synth 8-6014] Unused sequential element ii_2_reg_536_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation_1.v:690]
WARNING: [Synth 8-6014] Unused sequential element ires_1_reg_751_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/linear_activation_1.v:696]
WARNING: [Synth 8-6014] Unused sequential element unpacker_U0/i_reg_97_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/unpacker.v:237]
WARNING: [Synth 8-6014] Unused sequential element packer_U0/i_reg_161_reg was removed.  [/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ipshared/9d3f/hdl/verilog/packer.v:547]
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U21/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U21/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U20/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U20/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U19/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U19/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U18/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U18/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U17/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U17/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U16/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U16/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U15/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U15/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U14/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U14/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U13/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U13/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U12/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U12/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U11/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U11/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U10/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U10/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U9/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/linear_activation_U0i_3_0/mnist_fp32_naive_dEe_U9/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__10.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__10.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__12.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__12.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__10.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__12.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__13.
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[31]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[23]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[24]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[25]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[26]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[27]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[28]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[29]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[30]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[0]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[1]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[2]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[3]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[4]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[5]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[6]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[7]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[8]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[9]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[10]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[11]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[12]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[13]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[14]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[15]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[16]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[17]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[18]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[19]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[20]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[21]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/din0_buf1_reg[22]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U50/ce_r_reg' (FD) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_dEe_U48/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_dEe_U48/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_dEe_U48/ce_r_reg' (FD) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_eOg_U49/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/L2_BIAS_U/linear_activationibs_rom_U/q0_reg[28]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/L2_BIAS_U/linear_activationibs_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/L2_BIAS_U/linear_activationibs_rom_U/q0_reg[29]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/L2_BIAS_U/linear_activationibs_rom_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/linear_activation_1_U0/\L2_BIAS_U/linear_activationibs_rom_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/L2_BIAS_load_reg_766_reg[28]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/L2_BIAS_load_reg_766_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/L2_BIAS_load_reg_766_reg[29]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/L2_BIAS_load_reg_766_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/linear_activation_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_dEe_U47/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/i_3_2/linear_activation_1_U0/mnist_fp32_naive_dEe_U47/mnist_fp32_naive_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\relu_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\packer_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\unpacker_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\packer_U0/packet_user_V_U/packer_packet_usekbM_rom_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/linear_activation_1_U0/\L2_BIAS_load_reg_766_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\packer_U0/stream_out_V_dest_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\packer_U0/stream_out_V_dest_V_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\packer_U0/stream_out_V_id_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\packer_U0/stream_out_V_id_V_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\packer_U0/stream_out_V_user_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\packer_U0/stream_out_V_user_V_1_payload_A_reg[0] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__14.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__14.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__14.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module linear_activation_1.
WARNING: [Synth 8-3332] Sequential element (L2_BIAS_U/linear_activationibs_rom_U/q0_reg[30]) is unused and will be removed from module linear_activation_1.
WARNING: [Synth 8-3332] Sequential element (L2_BIAS_load_reg_766_reg[30]) is unused and will be removed from module linear_activation_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/linear_activation_U0i_3_1/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:03:04 . Memory (MB): peak = 1809.074 ; gain = 626.488 ; free physical = 1228 ; free virtual = 7418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |linear_activation__GB0 |           1|     32508|
|2     |linear_activation__GB1 |           1|     17013|
|3     |mnist_fp32_naive__GC0  |           1|      9678|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:03:28 . Memory (MB): peak = 1939.074 ; gain = 756.488 ; free physical = 1002 ; free virtual = 7187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:03:37 . Memory (MB): peak = 1986.105 ; gain = 803.520 ; free physical = 881 ; free virtual = 7096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |linear_activation__GB0 |           1|     32508|
|2     |linear_activation__GB1 |           1|     17013|
|3     |mnist_fp32_naive__GC0  |           1|      9678|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[31]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[30]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[23]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[24]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[25]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[26]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[27]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[28]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U34/din0_buf1_reg[29]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[31]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[30]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[23]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[24]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[25]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[26]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[27]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[28]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U30/din0_buf1_reg[29]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[31]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[30]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[23]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[24]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[25]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[26]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[27]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[28]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U31/din0_buf1_reg[29]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[31]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[30]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[23]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[24]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[25]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[26]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[27]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[28]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U32/din0_buf1_reg[29]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[31]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[30]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[23]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[24]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[25]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[26]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[27]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[28]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U33/din0_buf1_reg[29]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U26/din0_buf1_reg[31]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U26/din0_buf1_reg[30]' (FDE) to 'inst/linear_activation_U0/mnist_fp32_naive_eOg_U22/din0_buf1_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:48 ; elapsed = 00:04:04 . Memory (MB): peak = 2025.145 ; gain = 842.559 ; free physical = 666 ; free virtual = 6833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [0] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [1] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [2] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [3] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [4] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [5] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [6] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [7] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [8] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_address0 [9] is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/L1_WEIGHTS_ce0  is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \linear_activation_U0/tmp_100_reg_26700  is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:04:07 . Memory (MB): peak = 2025.145 ; gain = 842.559 ; free physical = 1263 ; free virtual = 7431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:04:08 . Memory (MB): peak = 2025.145 ; gain = 842.559 ; free physical = 1257 ; free virtual = 7425
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:04:15 . Memory (MB): peak = 2025.145 ; gain = 842.559 ; free physical = 1200 ; free virtual = 7370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:04:15 . Memory (MB): peak = 2025.145 ; gain = 842.559 ; free physical = 1199 ; free virtual = 7369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:04:16 . Memory (MB): peak = 2025.145 ; gain = 842.559 ; free physical = 1199 ; free virtual = 7368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:04:17 . Memory (MB): peak = 2025.145 ; gain = 842.559 ; free physical = 1199 ; free virtual = 7368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |    45|
|2     |DSP48E1      |    15|
|3     |DSP48E1_1    |    15|
|4     |DSP48E1_2    |    15|
|5     |DSP48E1_3    |    15|
|6     |DSP48E1_4    |    15|
|7     |LUT1         |    72|
|8     |LUT2         |   778|
|9     |LUT3         |  2653|
|10    |LUT4         |  1128|
|11    |LUT5         |  4026|
|12    |LUT6         |  3996|
|13    |MUXCY        |  1141|
|14    |MUXF7        |   325|
|15    |MUXF8        |   128|
|16    |RAMB18E1_10  |     1|
|17    |RAMB18E1_11  |     1|
|18    |RAMB18E1_12  |     1|
|19    |RAMB18E1_13  |     1|
|20    |RAMB18E1_14  |     1|
|21    |RAMB18E1_15  |     1|
|22    |RAMB18E1_16  |     1|
|23    |RAMB18E1_17  |     1|
|24    |RAMB18E1_18  |     1|
|25    |RAMB18E1_19  |     1|
|26    |RAMB36E1_100 |     1|
|27    |RAMB36E1_101 |     1|
|28    |RAMB36E1_102 |     1|
|29    |RAMB36E1_103 |     1|
|30    |RAMB36E1_104 |     1|
|31    |RAMB36E1_105 |     1|
|32    |RAMB36E1_106 |     1|
|33    |RAMB36E1_107 |     1|
|34    |RAMB36E1_108 |     1|
|35    |RAMB36E1_109 |     1|
|36    |RAMB36E1_110 |     1|
|37    |RAMB36E1_111 |     1|
|38    |RAMB36E1_112 |     1|
|39    |RAMB36E1_113 |     1|
|40    |RAMB36E1_57  |     1|
|41    |RAMB36E1_58  |     1|
|42    |RAMB36E1_59  |     1|
|43    |RAMB36E1_60  |     1|
|44    |RAMB36E1_61  |     1|
|45    |RAMB36E1_62  |     1|
|46    |RAMB36E1_63  |     1|
|47    |RAMB36E1_64  |     1|
|48    |RAMB36E1_65  |     1|
|49    |RAMB36E1_66  |     1|
|50    |RAMB36E1_67  |     1|
|51    |RAMB36E1_68  |     1|
|52    |RAMB36E1_69  |     1|
|53    |RAMB36E1_70  |     1|
|54    |RAMB36E1_71  |     1|
|55    |RAMB36E1_72  |     1|
|56    |RAMB36E1_73  |     1|
|57    |RAMB36E1_74  |     1|
|58    |RAMB36E1_75  |     1|
|59    |RAMB36E1_76  |     1|
|60    |RAMB36E1_77  |     1|
|61    |RAMB36E1_78  |     1|
|62    |RAMB36E1_79  |     1|
|63    |RAMB36E1_80  |     1|
|64    |RAMB36E1_81  |     1|
|65    |RAMB36E1_82  |     1|
|66    |RAMB36E1_83  |     1|
|67    |RAMB36E1_84  |     1|
|68    |RAMB36E1_85  |     1|
|69    |RAMB36E1_86  |     1|
|70    |RAMB36E1_87  |     1|
|71    |RAMB36E1_88  |     1|
|72    |RAMB36E1_89  |     1|
|73    |RAMB36E1_90  |     1|
|74    |RAMB36E1_91  |     1|
|75    |RAMB36E1_92  |     1|
|76    |RAMB36E1_93  |     1|
|77    |RAMB36E1_94  |     1|
|78    |RAMB36E1_95  |     1|
|79    |RAMB36E1_96  |     1|
|80    |RAMB36E1_97  |     1|
|81    |RAMB36E1_98  |     1|
|82    |RAMB36E1_99  |     1|
|83    |SRL16E       |     4|
|84    |XORCY        |   375|
|85    |FDE          |    45|
|86    |FDRE         | 12351|
|87    |FDSE         |    23|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:04:17 . Memory (MB): peak = 2025.145 ; gain = 842.559 ; free physical = 1199 ; free virtual = 7368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:03:31 . Memory (MB): peak = 2025.145 ; gain = 432.598 ; free physical = 1278 ; free virtual = 7447
Synthesis Optimization Complete : Time (s): cpu = 00:03:00 ; elapsed = 00:04:17 . Memory (MB): peak = 2025.152 ; gain = 842.559 ; free physical = 1286 ; free virtual = 7455
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 354 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 309 instances
  FDE => FDRE: 45 instances

INFO: [Common 17-83] Releasing license: Synthesis
407 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:04:28 . Memory (MB): peak = 2025.152 ; gain = 861.668 ; free physical = 1174 ; free virtual = 7342
INFO: [Common 17-1381] The checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.runs/base_mnist_fp32_naive_0_0_synth_1/base_mnist_fp32_naive_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2049.156 ; gain = 24.004 ; free physical = 968 ; free virtual = 7142
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.srcs/sources_1/bd/base/ip/base_mnist_fp32_naive_0_0/base_mnist_fp32_naive_0_0.xci
INFO: [Coretcl 2-1174] Renamed 1558 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/xbili/Code/FPGA/vivado-projects/hls_fp32_naive/hls_fp32_naive.runs/base_mnist_fp32_naive_0_0_synth_1/base_mnist_fp32_naive_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2049.156 ; gain = 0.000 ; free physical = 1248 ; free virtual = 7458
INFO: [runtcl-4] Executing : report_utilization -file base_mnist_fp32_naive_0_0_utilization_synth.rpt -pb base_mnist_fp32_naive_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2049.156 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7437
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 01:24:20 2018...
