\BOOKMARK [1][-]{chapter*.3}{Abstract}{}% 1
\BOOKMARK [1][-]{chapter*.4}{Acknowledgements}{}% 2
\BOOKMARK [1][-]{chapter*.9}{Table of Contents}{}% 3
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 4
\BOOKMARK [1][-]{section.1.1}{GBT system}{chapter.1}% 5
\BOOKMARK [2][-]{subsection.1.1.1}{On-detector}{section.1.1}% 6
\BOOKMARK [2][-]{subsection.1.1.2}{Off-detector}{section.1.1}% 7
\BOOKMARK [1][-]{section.1.2}{Versatile Link Demo Board}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.3}{E-Links}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.4}{Primary objective}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.5}{Outline}{chapter.1}% 11
\BOOKMARK [0][-]{chapter.2}{Cyclone V Transceiver Technology}{}% 12
\BOOKMARK [1][-]{subsection.2.0.1}{Differential Signals}{chapter.2}% 13
\BOOKMARK [2][-]{subsection.2.0.2}{Low-Voltage Differential Signaling}{subsection.2.0.1}% 14
\BOOKMARK [2][-]{subsection.2.0.3}{Current-Mode Logic}{subsection.2.0.1}% 15
\BOOKMARK [0][-]{chapter.3}{The Gigabit Transceiver}{}% 16
\BOOKMARK [1][-]{section.3.1}{Encoding modes}{chapter.3}% 17
\BOOKMARK [1][-]{section.3.2}{GBT-FPGA Core}{chapter.3}% 18
\BOOKMARK [2][-]{subsection.3.2.1}{GBT Bank}{section.3.2}% 19
\BOOKMARK [2][-]{subsection.3.2.2}{GBT Link}{section.3.2}% 20
\BOOKMARK [0][-]{chapter.4}{HSMC-to-VLDB PCB Design}{}% 21
\BOOKMARK [1][-]{section.4.1}{Design Discussion}{chapter.4}% 22
\BOOKMARK [1][-]{section.4.2}{High Speed PCB Design}{chapter.4}% 23
\BOOKMARK [2][-]{subsection.4.2.1}{Transmission Lines}{section.4.2}% 24
\BOOKMARK [2][-]{subsection.4.2.2}{Reflections and Characteristic Impedance}{section.4.2}% 25
\BOOKMARK [2][-]{subsection.4.2.3}{Routing}{section.4.2}% 26
\BOOKMARK [1][-]{section.4.3}{PCB Design Parameters}{chapter.4}% 27
\BOOKMARK [1][-]{section.4.4}{Pads and Footprints}{chapter.4}% 28
\BOOKMARK [1][-]{section.4.5}{Soldering Process}{chapter.4}% 29
\BOOKMARK [1][-]{section.4.6}{PCB Faults and Compensations}{chapter.4}% 30
\BOOKMARK [0][-]{chapter.5}{PC to CRU control interface}{}% 31
\BOOKMARK [1][-]{section.5.1}{Readily Available Standards}{chapter.5}% 32
\BOOKMARK [1][-]{section.5.2}{User Defined Communication}{chapter.5}% 33
\BOOKMARK [1][-]{section.5.3}{Duplex Systems}{chapter.5}% 34
\BOOKMARK [1][-]{section.5.4}{Choosing Communication Protocol}{chapter.5}% 35
\BOOKMARK [0][-]{chapter.6}{Hardware Design on the FPGA Side}{}% 36
\BOOKMARK [1][-]{section.6.1}{Specification}{chapter.6}% 37
\BOOKMARK [1][-]{section.6.2}{Hardware Components}{chapter.6}% 38
\BOOKMARK [2][-]{subsection.6.2.1}{UART}{section.6.2}% 39
\BOOKMARK [2][-]{subsection.6.2.2}{UART Oversampling and the Baud Rate Generator}{section.6.2}% 40
\BOOKMARK [2][-]{subsection.6.2.3}{UART Receiver}{section.6.2}% 41
\BOOKMARK [2][-]{subsection.6.2.4}{UART Transmitter}{section.6.2}% 42
\BOOKMARK [2][-]{subsection.6.2.5}{FIFO Buffers}{section.6.2}% 43
\BOOKMARK [2][-]{subsection.6.2.6}{UART Decoder}{section.6.2}% 44
\BOOKMARK [0][-]{chapter.7}{Software on the PC Side}{}% 45
\BOOKMARK [1][-]{section.7.1}{Specification}{chapter.7}% 46
\BOOKMARK [1][-]{section.7.2}{Software Structure and Flowchart}{chapter.7}% 47
\BOOKMARK [2][-]{subsection.7.2.1}{Interface module}{section.7.2}% 48
\BOOKMARK [2][-]{subsection.7.2.2}{Send/Receive module}{section.7.2}% 49
\BOOKMARK [1][-]{section.7.3}{Conclusion and Discussion}{chapter.7}% 50
\BOOKMARK [0][-]{chapter.8}{External and Internal Loopback Test of the GBT Bank Quartus Example}{}% 51
\BOOKMARK [1][-]{section.8.1}{120 MHz Reference Clock}{chapter.8}% 52
\BOOKMARK [2][-]{subsection.8.1.1}{Configuring the onboard Oscillator on the Cyclone V Board}{section.8.1}% 53
\BOOKMARK [2][-]{subsection.8.1.2}{Configuring the Si5338 External Oscillator}{section.8.1}% 54
\BOOKMARK [1][-]{section.8.2}{Testing and Verification of the HDMI Daughter Card}{chapter.8}% 55
\BOOKMARK [2][-]{subsection.8.2.1}{Connectivity Test}{section.8.2}% 56
\BOOKMARK [2][-]{subsection.8.2.2}{External Loop-back Test for the Fiber-Optic Connector}{section.8.2}% 57
\BOOKMARK [2][-]{subsection.8.2.3}{External Loop-back Test for the HDMI Connectors}{section.8.2}% 58
\BOOKMARK [2][-]{subsection.8.2.4}{Conclusion and Discussions}{section.8.2}% 59
\BOOKMARK [1][-]{section.8.3}{Testing and Verification of the Serial Interface}{chapter.8}% 60
\BOOKMARK [2][-]{subsection.8.3.1}{Hardware Simulation using Testbench in Modelsim}{section.8.3}% 61
\BOOKMARK [2][-]{subsection.8.3.2}{Connection between COM port and UART using SignalTap II}{section.8.3}% 62
\BOOKMARK [2][-]{subsection.8.3.3}{Purpose of Tests}{section.8.3}% 63
\BOOKMARK [1][-]{section.8.4}{Conclusion and Discussions}{chapter.8}% 64
\BOOKMARK [0][-]{chapter.9}{Conclusion and Discussion}{}% 65
\BOOKMARK [0][-]{appendix.A}{SignalTap II: Receiving end of the fiber-optic external loopback test}{}% 66
\BOOKMARK [0][-]{appendix.B}{Basics}{}% 67
\BOOKMARK [1][-]{section.B.1}{Field Programmable Gate Array}{appendix.B}% 68
\BOOKMARK [2][-]{subsection.B.1.1}{Hardware Description Language}{section.B.1}% 69
\BOOKMARK [1][-]{section.B.2}{RS-232}{appendix.B}% 70
\BOOKMARK [0][-]{appendix.C}{Non-standard C-Libraries}{}% 71
\BOOKMARK [1][-]{section.C.1}{RS232}{appendix.C}% 72
\BOOKMARK [2][-]{subsection.C.1.1}{Associated functions}{section.C.1}% 73
\BOOKMARK [1][-]{section.C.2}{Timer}{appendix.C}% 74
\BOOKMARK [2][-]{subsection.C.2.1}{Associated functions}{section.C.2}% 75
\BOOKMARK [1][-]{section.C.3}{Signals}{appendix.C}% 76
\BOOKMARK [2][-]{subsection.C.3.1}{Associated structures}{section.C.3}% 77
\BOOKMARK [2][-]{subsection.C.3.2}{Associated functions}{section.C.3}% 78
\BOOKMARK [1][-]{section.C.4}{ncurses}{appendix.C}% 79
\BOOKMARK [2][-]{subsection.C.4.1}{Associated functions - Initialization}{section.C.4}% 80
\BOOKMARK [2][-]{subsection.C.4.2}{Associated functions - Various}{section.C.4}% 81
\BOOKMARK [0][-]{appendix.D}{GBT Control Signals}{}% 82
\BOOKMARK [0][-]{appendix.E}{Clock Control Software Setup}{}% 83
\BOOKMARK [1][-]{section.E.1}{Steps for Configuring Windows to run the Clock Control Software}{appendix.E}% 84
\BOOKMARK [0][-]{appendix.F}{Soldering the Ground Pads Underneath the HSMC Contact}{}% 85
\BOOKMARK [0][-]{appendix.G}{Code Files}{}% 86
\BOOKMARK [1][-]{section.G.1}{C Code}{appendix.G}% 87
\BOOKMARK [1][-]{section.G.2}{VHDL Code}{appendix.G}% 88
\BOOKMARK [0][-]{appendix.H}{Schematic and PCB Layout}{}% 89
\BOOKMARK [1][-]{figure.caption.85}{Appendix}{appendix.H}% 90
