Analysis & Synthesis report for segundaEntregaProject
Sat May 07 23:42:50 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
 16. Source assignments for mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
 17. Source assignments for mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
 18. Source assignments for mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
 19. Source assignments for mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated
 20. Source assignments for mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
 21. Source assignments for mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
 22. Source assignments for mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
 23. Source assignments for mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated
 24. Source assignments for mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated
 25. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom
 30. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr
 31. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:wait_cmpr
 32. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr
 33. Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr
 34. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom
 39. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:addr_cmpr
 40. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:wait_cmpr
 41. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:addr_ctr
 42. Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:wait_ctr
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "mem32_with_rst_data:mem32_with_rst_data"
 45. Port Connectivity Checks: "mem32_with_rst:mem32_with_rst"
 46. Port Connectivity Checks: "alu:alu"
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 07 23:42:50 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; segundaEntregaProject                           ;
; Top-level Entity Name              ; mips                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,609                                           ;
;     Total combinational functions  ; 3,605                                           ;
;     Dedicated logic registers      ; 1,171                                           ;
; Total registers                    ; 1171                                            ;
; Total pins                         ; 106                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,097,152                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                           ;
+----------------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                                     ; Setting            ; Default Value         ;
+----------------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                                     ; EP4CE115F29C7      ;                       ;
; Top-level entity name                                                      ; mips               ; segundaEntregaProject ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX         ;
; Use smart compilation                                                      ; Off                ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                                ; Off                ; Off                   ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                   ;
; Preserve fewer node names                                                  ; On                 ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                   ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto               ; Auto                  ;
; Safe State Machine                                                         ; Off                ; Off                   ;
; Extract Verilog State Machines                                             ; On                 ; On                    ;
; Extract VHDL State Machines                                                ; On                 ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                    ;
; Parallel Synthesis                                                         ; On                 ; On                    ;
; DSP Block Balancing                                                        ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                 ; On                    ;
; Power-Up Don't Care                                                        ; On                 ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                   ;
; Remove Duplicate Registers                                                 ; On                 ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                   ;
; Optimization Technique                                                     ; Balanced           ; Balanced              ;
; Carry Chain Length                                                         ; 70                 ; 70                    ;
; Auto Carry Chains                                                          ; On                 ; On                    ;
; Auto Open-Drain Pins                                                       ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                   ;
; Auto ROM Replacement                                                       ; On                 ; On                    ;
; Auto RAM Replacement                                                       ; On                 ; On                    ;
; Auto DSP Block Replacement                                                 ; On                 ; On                    ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                 ; On                    ;
; Strict RAM Replacement                                                     ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                   ;
; Auto Resource Sharing                                                      ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                   ;
; Timing-Driven Synthesis                                                    ; On                 ; On                    ;
; Report Parameter Settings                                                  ; On                 ; On                    ;
; Report Source Assignments                                                  ; On                 ; On                    ;
; Report Connectivity Checks                                                 ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation    ;
; HDL message level                                                          ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                   ;
; Clock MUX Protection                                                       ; On                 ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                   ;
; Block Design Naming                                                        ; Auto               ; Auto                  ;
; SDC constraint protection                                                  ; Off                ; Off                   ;
; Synthesis Effort                                                           ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                    ;
; Synthesis Seed                                                             ; 1                  ; 1                     ;
+----------------------------------------------------------------------------+--------------------+-----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+---------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                           ; Library ;
+---------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ../entrega2-novo/Processador Base/mem32_with_rst_data.v ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32_with_rst_data.v ;         ;
; ../entrega2-novo/Processador Base/regfile.v             ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/regfile.v             ;         ;
; ../entrega2-novo/Processador Base/mux32.v               ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mux32.v               ;         ;
; ../entrega2-novo/Processador Base/mux8_4.v              ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mux8_4.v              ;         ;
; ../entrega2-novo/Processador Base/mips.v                ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mips.v                ;         ;
; ../entrega2-novo/Processador Base/mem32_with_rst.v      ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32_with_rst.v      ;         ;
; ../entrega2-novo/Processador Base/mem32.v               ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/mem32.v               ;         ;
; ../entrega2-novo/Processador Base/displayDecoder.v      ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/displayDecoder.v      ;         ;
; ../entrega2-novo/Processador Base/alucontrol.v          ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alucontrol.v          ;         ;
; ../entrega2-novo/Processador Base/alu.v                 ; yes             ; User Verilog HDL File                  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/entrega2-novo/Processador Base/alu.v                 ;         ;
; mem8.v                                                  ; yes             ; User Wizard-Generated File             ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v                                       ;         ;
; ram_initializer.v                                       ; yes             ; User Wizard-Generated File             ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v                            ;         ;
; ram_initializer2.v                                      ; yes             ; User Wizard-Generated File             ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v                           ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;         ;
; aglobal130.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                       ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;         ;
; altrom.inc                                              ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                           ;         ;
; altram.inc                                              ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                           ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                         ;         ;
; db/altsyncram_t9g1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_t9g1.tdf                       ;         ;
; db/decode_jsa.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/decode_jsa.tdf                            ;         ;
; db/decode_c8a.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/decode_c8a.tdf                            ;         ;
; db/mux_3nb.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/mux_3nb.tdf                               ;         ;
; db/altsyncram_t4q.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_t4q.tdf                        ;         ;
; inst.mif                                                ; yes             ; Auto-Found Memory Initialization File  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/inst.mif                                     ;         ;
; db/mux_gob.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/mux_gob.tdf                               ;         ;
; lpm_compare.tdf                                         ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                      ;         ;
; comptree.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                                         ;         ;
; altshift.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                         ;         ;
; db/cmpr_25e.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cmpr_25e.tdf                              ;         ;
; db/cmpr_iid.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cmpr_iid.tdf                              ;         ;
; lpm_counter.tdf                                         ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                      ;         ;
; lpm_constant.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                     ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;         ;
; cmpconst.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                         ;         ;
; lpm_compare.inc                                         ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                      ;         ;
; lpm_counter.inc                                         ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                      ;         ;
; dffeea.inc                                              ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                           ;         ;
; alt_counter_stratix.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                              ;         ;
; db/cntr_qek.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cntr_qek.tdf                              ;         ;
; db/cntr_h6k.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cntr_h6k.tdf                              ;         ;
; db/cmpr_ngc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/cmpr_ngc.tdf                              ;         ;
; db/altsyncram_f6q.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/db/altsyncram_f6q.tdf                        ;         ;
; inst2.mif                                               ; yes             ; Auto-Found Memory Initialization File  ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/inst2.mif                                    ;         ;
+---------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 4,609        ;
;                                             ;              ;
; Total combinational functions               ; 3605         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 2741         ;
;     -- 3 input functions                    ; 645          ;
;     -- <=2 input functions                  ; 219          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 3392         ;
;     -- arithmetic mode                      ; 213          ;
;                                             ;              ;
; Total registers                             ; 1171         ;
;     -- Dedicated logic registers            ; 1171         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 106          ;
; Total memory bits                           ; 2097152      ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 1003         ;
; Total fan-out                               ; 22272        ;
; Average fan-out                             ; 4.25         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                         ; Library Name ;
+--------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mips                                                                          ; 3605 (1104)       ; 1171 (100)   ; 2097152     ; 0            ; 0       ; 0         ; 106  ; 0            ; |mips                                                                                                                                                                                                                       ; work         ;
;    |alu:alu|                                                                   ; 484 (484)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|alu:alu                                                                                                                                                                                                               ; work         ;
;    |alucontrol:alucontrol|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|alucontrol:alucontrol                                                                                                                                                                                                 ; work         ;
;    |displayDecoder:hex0|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|displayDecoder:hex0                                                                                                                                                                                                   ; work         ;
;    |displayDecoder:hex1|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|displayDecoder:hex1                                                                                                                                                                                                   ; work         ;
;    |displayDecoder:hex2|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|displayDecoder:hex2                                                                                                                                                                                                   ; work         ;
;    |displayDecoder:hex3|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|displayDecoder:hex3                                                                                                                                                                                                   ; work         ;
;    |displayDecoder:hex4|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|displayDecoder:hex4                                                                                                                                                                                                   ; work         ;
;    |displayDecoder:hex5|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|displayDecoder:hex5                                                                                                                                                                                                   ; work         ;
;    |displayDecoder:hex6|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|displayDecoder:hex6                                                                                                                                                                                                   ; work         ;
;    |displayDecoder:hex7|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|displayDecoder:hex7                                                                                                                                                                                                   ; work         ;
;    |mem32_with_rst:mem32_with_rst|                                             ; 210 (16)          ; 39 (0)       ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst                                                                                                                                                                                         ; work         ;
;       |mem32:mem32|                                                            ; 163 (59)          ; 6 (2)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32                                                                                                                                                                             ; work         ;
;          |mem8:mem8_0|                                                         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                  ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;                |altsyncram_t9g1:auto_generated|                                ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated                                                                                                  ; work         ;
;                   |decode_jsa:decode3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3                                                                               ; work         ;
;          |mem8:mem8_1|                                                         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                  ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;                |altsyncram_t9g1:auto_generated|                                ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated                                                                                                  ; work         ;
;                   |decode_jsa:decode3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3                                                                               ; work         ;
;          |mem8:mem8_2|                                                         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                  ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;                |altsyncram_t9g1:auto_generated|                                ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated                                                                                                  ; work         ;
;                   |decode_jsa:decode3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3                                                                               ; work         ;
;          |mem8:mem8_3|                                                         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                  ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;                |altsyncram_t9g1:auto_generated|                                ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated                                                                                                  ; work         ;
;                   |decode_jsa:decode3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3                                                                               ; work         ;
;          |mux8_4:mux_in3|                                                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_in3                                                                                                                                                              ; work         ;
;          |mux8_4:mux_out3|                                                     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_out3                                                                                                                                                             ; work         ;
;       |ram_initializer:ram_initializer|                                        ; 31 (0)            ; 33 (0)       ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer                                                                                                                                                         ; work         ;
;          |ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|   ; 31 (10)           ; 33 (18)      ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component                                                                                       ; work         ;
;             |altsyncram:int_rom|                                               ; 2 (0)             ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom                                                                    ; work         ;
;                |altsyncram_t4q:auto_generated|                                 ; 2 (0)             ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated                                      ; work         ;
;                   |decode_jsa:rden_decode|                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated|decode_jsa:rden_decode               ; work         ;
;             |lpm_compare:addr_cmpr|                                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr                                                                 ; work         ;
;                |cmpr_25e:auto_generated|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr|cmpr_25e:auto_generated                                         ; work         ;
;             |lpm_counter:addr_ctr|                                             ; 15 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr                                                                  ; work         ;
;                |cntr_qek:auto_generated|                                       ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr|cntr_qek:auto_generated                                          ; work         ;
;    |mem32_with_rst_data:mem32_with_rst_data|                                   ; 311 (84)          ; 40 (1)       ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data                                                                                                                                                                               ; work         ;
;       |mem32:mem32|                                                            ; 196 (60)          ; 6 (2)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32                                                                                                                                                                   ; work         ;
;          |mem8:mem8_0|                                                         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                                  ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;                |altsyncram_t9g1:auto_generated|                                ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated                                                                                        ; work         ;
;                   |decode_jsa:decode3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3                                                                     ; work         ;
;          |mem8:mem8_1|                                                         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                                  ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;                |altsyncram_t9g1:auto_generated|                                ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated                                                                                        ; work         ;
;                   |decode_jsa:decode3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3                                                                     ; work         ;
;          |mem8:mem8_2|                                                         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                                  ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;                |altsyncram_t9g1:auto_generated|                                ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated                                                                                        ; work         ;
;                   |decode_jsa:decode3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3                                                                     ; work         ;
;          |mem8:mem8_3|                                                         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                                  ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;                |altsyncram_t9g1:auto_generated|                                ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated                                                                                        ; work         ;
;                   |decode_jsa:decode3|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3                                                                     ; work         ;
;          |mux8_4:mux_in0|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_in0                                                                                                                                                    ; work         ;
;          |mux8_4:mux_in1|                                                      ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_in1                                                                                                                                                    ; work         ;
;          |mux8_4:mux_in2|                                                      ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_in2                                                                                                                                                    ; work         ;
;          |mux8_4:mux_in3|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_in3                                                                                                                                                    ; work         ;
;          |mux8_4:mux_out3|                                                     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mux8_4:mux_out3                                                                                                                                                   ; work         ;
;       |ram_initializer2:ram_initializer2|                                      ; 31 (0)            ; 33 (0)       ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2                                                                                                                                             ; work         ;
;          |ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component| ; 31 (10)           ; 33 (18)      ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component                                                                         ; work         ;
;             |altsyncram:int_rom|                                               ; 2 (0)             ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom                                                      ; work         ;
;                |altsyncram_f6q:auto_generated|                                 ; 2 (0)             ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated                        ; work         ;
;                   |decode_jsa:rden_decode|                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated|decode_jsa:rden_decode ; work         ;
;             |lpm_compare:addr_cmpr|                                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:addr_cmpr                                                   ; work         ;
;                |cmpr_25e:auto_generated|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:addr_cmpr|cmpr_25e:auto_generated                           ; work         ;
;             |lpm_counter:addr_ctr|                                             ; 15 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:addr_ctr                                                    ; work         ;
;                |cntr_qek:auto_generated|                                       ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:addr_ctr|cntr_qek:auto_generated                            ; work         ;
;    |mux32:alu_mux|                                                             ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|mux32:alu_mux                                                                                                                                                                                                         ; work         ;
;    |regfile:regfile|                                                           ; 1387 (1387)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|regfile:regfile                                                                                                                                                                                                       ; work         ;
+--------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                                                                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------+
; mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated|ALTSYNCRAM               ; AUTO ; ROM         ; 16384        ; 32           ; --           ; --           ; 524288 ; inst.mif  ;
; mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Single Port ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 16384        ; 32           ; --           ; --           ; 524288 ; inst2.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                             ;
+--------+-----------------+---------+--------------+--------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name    ; Version ; Release Date ; License Type ; Entity Instance                                                                 ; IP Include File                                                              ;
+--------+-----------------+---------+--------------+--------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT     ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0                     ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v             ;
; Altera ; RAM: 1-PORT     ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1                     ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v             ;
; Altera ; RAM: 1-PORT     ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2                     ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v             ;
; Altera ; RAM: 1-PORT     ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3                     ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v             ;
; Altera ; RAM initializer ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer             ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer.v  ;
; Altera ; RAM: 1-PORT     ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0           ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v             ;
; Altera ; RAM: 1-PORT     ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1           ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v             ;
; Altera ; RAM: 1-PORT     ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2           ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v             ;
; Altera ; RAM: 1-PORT     ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3           ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/mem8.v             ;
; Altera ; RAM initializer ; 13.0    ; N/A          ; N/A          ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2 ; D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/ram_initializer2.v ;
+--------+-----------------+---------+--------------+--------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem32_with_rst:mem32_with_rst|initializing                                                                                                                                                                      ; Merged with mem32_with_rst_data:mem32_with_rst_data|initializing                                                                                                         ;
; mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated|address_reg_a[0] ; Merged with mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|delay_addr[13] ;
; mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated|address_reg_a[0]               ; Merged with mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|delay_addr[13]               ;
; mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:wait_ctr|cntr_h6k:auto_generated|counter_reg_bit[0]   ; Lost fanout                                                                                                                                                              ;
; mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr|cntr_h6k:auto_generated|counter_reg_bit[0]                 ; Lost fanout                                                                                                                                                              ;
; regfile:regfile|file[0][0]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][1]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][2]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][3]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][4]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][5]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][6]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][7]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][8]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][9]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][10]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][11]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][12]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][13]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][14]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][15]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][16]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][17]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][18]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][19]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][20]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][21]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][22]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][23]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][24]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][25]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][26]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][27]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][28]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][29]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][30]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; regfile:regfile|file[0][31]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; count[23..31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                              ;
; Total Number of Removed Registers = 46                                                                                                                                                                          ;                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                           ;
+-----------------------------+--------------------------------+----------------------------------------+
; Register name               ; Reason for Removal             ; Registers Removed due to This Register ;
+-----------------------------+--------------------------------+----------------------------------------+
; regfile:regfile|file[0][8]  ; Stuck at GND                   ; regfile:regfile|file[0][31]            ;
;                             ; due to stuck port clock_enable ;                                        ;
; regfile:regfile|file[0][29] ; Stuck at GND                   ; regfile:regfile|file[0][30]            ;
;                             ; due to stuck port clock_enable ;                                        ;
+-----------------------------+--------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1171  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 998   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1114  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rst_mem                                ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mips|mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|state_reg[0]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mips|mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|state_reg[1] ;
; 17:1               ; 32 bits   ; 352 LEs       ; 64 LEs               ; 288 LEs                ; Yes        ; |mips|ir[9]                                                                                                                                                      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |mips|fsm[3]                                                                                                                                                     ;
; 19:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |mips|pc[1]                                                                                                                                                      ;
; 26:1               ; 14 bits   ; 238 LEs       ; 42 LEs               ; 196 LEs                ; Yes        ; |mips|pc[2]                                                                                                                                                      ;
; 1:1                ; 14 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |mips|mem32_with_rst:mem32_with_rst|mem32:mem32|Add0                                                                                                             ;
; 1:1                ; 14 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |mips|mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|Add0                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mips|comb                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips|mem32_with_rst:mem32_with_rst|comb                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips|mem32_with_rst_data:mem32_with_rst_data|comb                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mips|comb                                                                                                                                                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mips|regfile:regfile|Mux63                                                                                                                                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mips|regfile:regfile|Mux23                                                                                                                                      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |mips|decodeData[9]                                                                                                                                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |mips|alu:alu|Mux19                                                                                                                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |mips|alu:alu|Mux27                                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mips|alu:alu|Mux28                                                                                                                                              ;
; 14:1               ; 8 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; No         ; |mips|comb                                                                                                                                                       ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; No         ; |mips|comb                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mips|comb                                                                                                                                                       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; No         ; |mips|comb                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_t9g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_t9g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_t9g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_t9g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                                                                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; inst.mif             ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_t4q       ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 14           ; Signed Integer                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                    ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                    ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                         ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; cmpr_25e     ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:wait_cmpr ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 1            ; Signed Integer                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                    ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                    ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                         ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; cmpr_iid     ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                            ;
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                                            ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                                   ;
; LPM_MODULUS            ; 16384        ; Signed Integer                                                                                                                                            ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                                   ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                                        ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                                   ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                                   ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; cntr_qek     ; Untyped                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                            ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                                                                                                            ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                                   ;
; LPM_MODULUS            ; 1            ; Signed Integer                                                                                                                                            ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                                   ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                                        ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                                   ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                                   ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; cntr_h6k     ; Untyped                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t9g1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t9g1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t9g1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t9g1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; inst2.mif            ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_f6q       ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:addr_cmpr ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 14           ; Signed Integer                                                                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                       ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cmpr_25e     ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_compare:wait_cmpr ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 1            ; Signed Integer                                                                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                       ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cmpr_iid     ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:addr_ctr ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                          ;
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                                                          ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                                                 ;
; LPM_MODULUS            ; 16384        ; Signed Integer                                                                                                                                                          ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                                                      ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                                                 ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                                                 ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; cntr_qek     ; Untyped                                                                                                                                                                 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|lpm_counter:wait_ctr ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                          ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                                                                                                                          ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                                                 ;
; LPM_MODULUS            ; 1            ; Signed Integer                                                                                                                                                          ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                                                      ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                                                 ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                                                 ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; cntr_h6k     ; Untyped                                                                                                                                                                 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                               ;
; Entity Instance                           ; mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_1|altsyncram:altsyncram_component                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_2|altsyncram:altsyncram_component                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst_data:mem32_with_rst_data|mem32:mem32|mem8:mem8_3|altsyncram:altsyncram_component                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem32_with_rst_data:mem32_with_rst_data"                                                                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem32_with_rst:mem32_with_rst"                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 07 23:42:33 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off segundaEntregaProject -c segundaEntregaProject
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32_with_rst_data.v
    Info (12023): Found entity 1: mem32_with_rst_data
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mux32.v
    Info (12023): Found entity 1: mux32
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mux8_4.v
    Info (12023): Found entity 1: mux8_4
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mips.v
    Info (12023): Found entity 1: mips
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32_with_rst.v
    Info (12023): Found entity 1: mem32_with_rst
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/mem32.v
    Info (12023): Found entity 1: mem32
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/displaydecoder.v
    Info (12023): Found entity 1: displayDecoder
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/alucontrol.v
    Info (12023): Found entity 1: alucontrol
Info (12021): Found 1 design units, including 1 entities, in source file /documentos/ufmg/6 semestre/oc2/segunda entrega/entrega2-novo/processador base/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file mem8.v
    Info (12023): Found entity 1: mem8
Info (12021): Found 2 design units, including 2 entities, in source file ram_initializer.v
    Info (12023): Found entity 1: ram_initializer_meminit_a6m
    Info (12023): Found entity 2: ram_initializer
Info (12021): Found 2 design units, including 2 entities, in source file ram_initializer2.v
    Info (12023): Found entity 1: ram_initializer2_meminit_s7m
    Info (12023): Found entity 2: ram_initializer2
Info (12127): Elaborating entity "mips" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at mips.v(78): truncated value with size 27 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at mips.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mips.v(186): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mips.v(232): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mips.v(249): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mips.v(254): truncated value with size 32 to match size of target (16)
Warning (10034): Output port "LEDG[7..4]" at mips.v(4) has no driver
Info (12128): Elaborating entity "alucontrol" for hierarchy "alucontrol:alucontrol"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu"
Warning (10235): Verilog HDL Always Construct warning at alu.v(24): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(25): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "mux32" for hierarchy "mux32:alu_mux"
Info (12128): Elaborating entity "mem32_with_rst" for hierarchy "mem32_with_rst:mem32_with_rst"
Info (12128): Elaborating entity "mem32" for hierarchy "mem32_with_rst:mem32_with_rst|mem32:mem32"
Warning (10230): Verilog HDL assignment warning at mem32.v(51): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at mem32.v(58): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at mem32.v(59): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at mem32.v(65): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at mem32.v(66): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at mem32.v(67): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "mem8" for hierarchy "mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t9g1.tdf
    Info (12023): Found entity 1: altsyncram_t9g1
Info (12128): Elaborating entity "altsyncram_t9g1" for hierarchy "mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_jsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|decode_c8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb
Info (12128): Elaborating entity "mux_3nb" for hierarchy "mem32_with_rst:mem32_with_rst|mem32:mem32|mem8:mem8_0|altsyncram:altsyncram_component|altsyncram_t9g1:auto_generated|mux_3nb:mux2"
Info (12128): Elaborating entity "mux8_4" for hierarchy "mem32_with_rst:mem32_with_rst|mem32:mem32|mux8_4:mux_in0"
Info (12128): Elaborating entity "ram_initializer" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer"
Info (12128): Elaborating entity "ram_initializer_meminit_a6m" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom"
Info (12130): Elaborated megafunction instantiation "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom"
Info (12133): Instantiated megafunction "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom" with the following parameter:
    Info (12134): Parameter "init_file" = "inst.mif"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t4q.tdf
    Info (12023): Found entity 1: altsyncram_t4q
Info (12128): Elaborating entity "altsyncram_t4q" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated"
Critical Warning (127004): Memory depth (16384) in the design file differs from memory depth (65536) in the Memory Initialization File "D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/inst.mif" -- truncated remaining initial content value to fit RAM
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|altsyncram:int_rom|altsyncram_t4q:auto_generated|mux_gob:mux2"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr"
Info (12130): Elaborated megafunction instantiation "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr"
Info (12133): Instantiated megafunction "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr" with the following parameter:
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_25e.tdf
    Info (12023): Found entity 1: cmpr_25e
Info (12128): Elaborating entity "cmpr_25e" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:addr_cmpr|cmpr_25e:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:wait_cmpr"
Info (12130): Elaborated megafunction instantiation "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:wait_cmpr"
Info (12133): Instantiated megafunction "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:wait_cmpr" with the following parameter:
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_iid.tdf
    Info (12023): Found entity 1: cmpr_iid
Info (12128): Elaborating entity "cmpr_iid" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_compare:wait_cmpr|cmpr_iid:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr"
Info (12130): Elaborated megafunction instantiation "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr"
Info (12133): Instantiated megafunction "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "16384"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qek.tdf
    Info (12023): Found entity 1: cntr_qek
Info (12128): Elaborating entity "cntr_qek" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:addr_ctr|cntr_qek:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr"
Info (12130): Elaborated megafunction instantiation "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr"
Info (12133): Instantiated megafunction "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "1"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6k.tdf
    Info (12023): Found entity 1: cntr_h6k
Info (12128): Elaborating entity "cntr_h6k" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr|cntr_h6k:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12128): Elaborating entity "cmpr_ngc" for hierarchy "mem32_with_rst:mem32_with_rst|ram_initializer:ram_initializer|ram_initializer_meminit_a6m:ram_initializer_meminit_a6m_component|lpm_counter:wait_ctr|cntr_h6k:auto_generated|cmpr_ngc:cmpr1"
Info (12128): Elaborating entity "mem32_with_rst_data" for hierarchy "mem32_with_rst_data:mem32_with_rst_data"
Info (12128): Elaborating entity "ram_initializer2" for hierarchy "mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2"
Info (12128): Elaborating entity "ram_initializer2_meminit_s7m" for hierarchy "mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom"
Info (12130): Elaborated megafunction instantiation "mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom"
Info (12133): Instantiated megafunction "mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom" with the following parameter:
    Info (12134): Parameter "init_file" = "inst2.mif"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f6q.tdf
    Info (12023): Found entity 1: altsyncram_f6q
Info (12128): Elaborating entity "altsyncram_f6q" for hierarchy "mem32_with_rst_data:mem32_with_rst_data|ram_initializer2:ram_initializer2|ram_initializer2_meminit_s7m:ram_initializer2_meminit_s7m_component|altsyncram:int_rom|altsyncram_f6q:auto_generated"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile"
Warning (10240): Verilog HDL Always Construct warning at regfile.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "displayDecoder" for hierarchy "displayDecoder:hex0"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clk
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "alucontrol:alucontrol|alu_func[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "alucontrol:alucontrol|alu_func[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "alucontrol:alucontrol|alu_func[2]" feeding internal logic into a wire
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/output_files/segundaEntregaProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 5013 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 4651 logic cells
    Info (21064): Implemented 256 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Sat May 07 23:42:50 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documentos/UFMG/6 Semestre/OC2/Segunda entrega/project/output_files/segundaEntregaProject.map.smsg.


