v 20010722
T 500 4000 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4352
T 2000 950 5 10 0 0 0 0
device=4352
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VCC:8
T 2000 1550 5 10 0 0 0 0
net=VSS:9
T 2000 1750 5 10 0 0 0 0
net=VDD:18
P 0 1000 200 1000 1
{
T 100 1050 5 8 1 1 0 0
pin1=6
T 350 1000 3 8 1 1 0 0
label=EN
T 350 1000 5 8 0 1 0 2
type=in
}
L 350 1124 578 1124 3 0 0 0 -1 -1
V 250 1000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin2=15
T 350 1900 3 8 1 1 0 0
label=YB
T 350 1900 5 8 0 1 0 2
type=io
}
P 0 3500 300 3500 1
{
T 100 3550 5 8 1 1 0 0
pin3=3
T 350 3500 3 8 1 1 0 0
label=YA
T 350 3500 5 8 0 1 0 2
type=io
}
P 0 2500 300 2500 1
{
T 100 2550 5 8 1 1 0 0
pin4=11
T 350 2500 3 8 1 1 0 0
label=S1
T 350 2500 5 8 0 1 0 2
type=in
}
P 0 2900 300 2900 1
{
T 100 2950 5 8 1 1 0 0
pin5=12
T 350 2900 3 8 1 1 0 0
label=S0
T 350 2900 5 8 0 1 0 2
type=in
}
P 0 1400 300 1400 1
{
T 100 1450 5 8 1 1 0 0
pin6=7
T 350 1400 3 8 1 1 0 0
label=EN
T 350 1400 5 8 0 1 0 2
type=in
}
P 1600 700 1300 700 1
{
T 1400 750 5 8 1 1 0 0
pin7=13
T 1250 700 3 8 1 1 0 6
label=XB3
T 1250 700 5 8 0 1 0 8
type=io
}
P 1600 1100 1300 1100 1
{
T 1400 1150 5 8 1 1 0 0
pin8=17
T 1250 1100 3 8 1 1 0 6
label=XB2
T 1250 1100 5 8 0 1 0 8
type=io
}
P 1600 1500 1300 1500 1
{
T 1400 1550 5 8 1 1 0 0
pin9=16
T 1250 1500 3 8 1 1 0 6
label=XB1
T 1250 1500 5 8 0 1 0 8
type=io
}
P 1600 1900 1300 1900 1
{
T 1400 1950 5 8 1 1 0 0
pin10=14
T 1250 1900 3 8 1 1 0 6
label=XB0
T 1250 1900 5 8 0 1 0 8
type=io
}
P 1600 2300 1300 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin11=4
T 1250 2300 3 8 1 1 0 6
label=XA3
T 1250 2300 5 8 0 1 0 8
type=io
}
P 1600 2700 1300 2700 1
{
T 1400 2750 5 8 1 1 0 0
pin12=2
T 1250 2700 3 8 1 1 0 6
label=XA2
T 1250 2700 5 8 0 1 0 8
type=io
}
P 1600 3100 1300 3100 1
{
T 1400 3150 5 8 1 1 0 0
pin13=5
T 1250 3100 3 8 1 1 0 6
label=XA1
T 1250 3100 5 8 0 1 0 8
type=io
}
P 1600 3500 1300 3500 1
{
T 1400 3550 5 8 1 1 0 0
pin14=1
T 1250 3500 3 8 1 1 0 6
label=XA0
T 1250 3500 5 8 0 1 0 8
type=io
}
B 300 300 1000 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
