-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clefia is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of clefia is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "clefia_clefia,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.084000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=28,HLS_SYN_DSP=0,HLS_SYN_FF=4689,HLS_SYN_LUT=20301,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal pt_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal key_bitlen : STD_LOGIC_VECTOR (31 downto 0);
    signal Clefia_enc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Clefia_enc_ce0 : STD_LOGIC;
    signal Clefia_enc_we0 : STD_LOGIC;
    signal Clefia_enc_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Clefia_dec_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal key_bitlen_read_reg_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln395_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln395_reg_250 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln398_reg_254 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln401_reg_258 : STD_LOGIC_VECTOR (0 downto 0);
    signal ct_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ct_ce0 : STD_LOGIC;
    signal ct_we0 : STD_LOGIC;
    signal ct_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rk_ce0 : STD_LOGIC;
    signal rk_we0 : STD_LOGIC;
    signal rk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rk_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rk_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rk_ce1 : STD_LOGIC;
    signal rk_we1 : STD_LOGIC;
    signal rk_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet256_fu_148_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet256_fu_148_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet256_fu_148_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet256_fu_148_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet256_fu_148_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet256_fu_148_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet256_fu_148_rk_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet256_fu_148_rk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet256_fu_148_rk_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet256_fu_148_rk_ce1 : STD_LOGIC;
    signal grp_ClefiaKeySet192_fu_162_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet192_fu_162_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet192_fu_162_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet192_fu_162_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet192_fu_162_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet192_fu_162_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet192_fu_162_rk_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet192_fu_162_rk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet192_fu_162_rk_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet192_fu_162_rk_ce1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_fu_176_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_rk_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_rk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_fu_176_rk_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_fu_176_rk_ce1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_rk_we1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_fu_176_rk_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaEncrypt_1_fu_190_ap_start : STD_LOGIC;
    signal grp_ClefiaEncrypt_1_fu_190_ap_done : STD_LOGIC;
    signal grp_ClefiaEncrypt_1_fu_190_ap_idle : STD_LOGIC;
    signal grp_ClefiaEncrypt_1_fu_190_ap_ready : STD_LOGIC;
    signal grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0 : STD_LOGIC;
    signal grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 : STD_LOGIC;
    signal grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaEncrypt_1_fu_190_pt_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaEncrypt_1_fu_190_pt_ce0 : STD_LOGIC;
    signal grp_ClefiaEncrypt_1_fu_190_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaEncrypt_1_fu_190_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaEncrypt_1_fu_190_rk_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaEncrypt_1_fu_190_rk_ce1 : STD_LOGIC;
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start : STD_LOGIC;
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done : STD_LOGIC;
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_idle : STD_LOGIC;
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready : STD_LOGIC;
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0 : STD_LOGIC;
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_we0 : STD_LOGIC;
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_fu_212_ct_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_fu_212_ct_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_fu_212_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_fu_212_rk_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_fu_212_rk_ce1 : STD_LOGIC;
    signal r_reg_104 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_predicate_op41_call_state2 : BOOLEAN;
    signal ap_predicate_op43_call_state2 : BOOLEAN;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal r_1_reg_126 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_ClefiaKeySet256_fu_148_ap_start_reg : STD_LOGIC := '0';
    signal grp_ClefiaKeySet192_fu_162_ap_start_reg : STD_LOGIC := '0';
    signal grp_ClefiaKeySet128_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal grp_ClefiaEncrypt_1_fu_190_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_ClefiaDecrypt_1_fu_212_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fu_226_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component clefia_ClefiaKeySet256 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_we0 : OUT STD_LOGIC;
        rk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce1 : OUT STD_LOGIC;
        rk_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet192 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_we0 : OUT STD_LOGIC;
        rk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce1 : OUT STD_LOGIC;
        rk_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet128 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_we0 : OUT STD_LOGIC;
        rk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce1 : OUT STD_LOGIC;
        rk_we1 : OUT STD_LOGIC;
        rk_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaEncrypt_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Clefia_enc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Clefia_enc_ce0 : OUT STD_LOGIC;
        Clefia_enc_we0 : OUT STD_LOGIC;
        Clefia_enc_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Clefia_enc_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pt_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pt_ce0 : OUT STD_LOGIC;
        pt_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce1 : OUT STD_LOGIC;
        rk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        r : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component clefia_clefia_Pipeline_VITIS_LOOP_116_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ct_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ct_ce0 : OUT STD_LOGIC;
        ct_we0 : OUT STD_LOGIC;
        ct_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Clefia_enc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Clefia_enc_ce0 : OUT STD_LOGIC;
        Clefia_enc_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Clefia_dec_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Clefia_dec_ce0 : OUT STD_LOGIC;
        Clefia_dec_we0 : OUT STD_LOGIC;
        Clefia_dec_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Clefia_dec_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ct_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ct_ce0 : OUT STD_LOGIC;
        ct_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce1 : OUT STD_LOGIC;
        rk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        r : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component clefia_ct_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_rk_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        pt_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        pt_ce0 : IN STD_LOGIC;
        pt_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        key_bitlen : OUT STD_LOGIC_VECTOR (31 downto 0);
        Clefia_enc_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        Clefia_enc_ce0 : IN STD_LOGIC;
        Clefia_enc_we0 : IN STD_LOGIC;
        Clefia_enc_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        Clefia_enc_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Clefia_dec_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        Clefia_dec_ce0 : IN STD_LOGIC;
        Clefia_dec_we0 : IN STD_LOGIC;
        Clefia_dec_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        Clefia_dec_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    ct_U : component clefia_ct_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ct_address0,
        ce0 => ct_ce0,
        we0 => ct_we0,
        d0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_d0,
        q0 => ct_q0);

    rk_U : component clefia_rk_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 224,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rk_address0,
        ce0 => rk_ce0,
        we0 => rk_we0,
        d0 => rk_d0,
        q0 => rk_q0,
        address1 => rk_address1,
        ce1 => rk_ce1,
        we1 => rk_we1,
        d1 => grp_ClefiaKeySet128_fu_176_rk_d1,
        q1 => rk_q1);

    grp_ClefiaKeySet256_fu_148 : component clefia_ClefiaKeySet256
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_ClefiaKeySet256_fu_148_ap_start,
        ap_done => grp_ClefiaKeySet256_fu_148_ap_done,
        ap_idle => grp_ClefiaKeySet256_fu_148_ap_idle,
        ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
        rk_address0 => grp_ClefiaKeySet256_fu_148_rk_address0,
        rk_ce0 => grp_ClefiaKeySet256_fu_148_rk_ce0,
        rk_we0 => grp_ClefiaKeySet256_fu_148_rk_we0,
        rk_d0 => grp_ClefiaKeySet256_fu_148_rk_d0,
        rk_address1 => grp_ClefiaKeySet256_fu_148_rk_address1,
        rk_ce1 => grp_ClefiaKeySet256_fu_148_rk_ce1,
        rk_q1 => rk_q1);

    grp_ClefiaKeySet192_fu_162 : component clefia_ClefiaKeySet192
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_ClefiaKeySet192_fu_162_ap_start,
        ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
        ap_idle => grp_ClefiaKeySet192_fu_162_ap_idle,
        ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
        rk_address0 => grp_ClefiaKeySet192_fu_162_rk_address0,
        rk_ce0 => grp_ClefiaKeySet192_fu_162_rk_ce0,
        rk_we0 => grp_ClefiaKeySet192_fu_162_rk_we0,
        rk_d0 => grp_ClefiaKeySet192_fu_162_rk_d0,
        rk_address1 => grp_ClefiaKeySet192_fu_162_rk_address1,
        rk_ce1 => grp_ClefiaKeySet192_fu_162_rk_ce1,
        rk_q1 => rk_q1);

    grp_ClefiaKeySet128_fu_176 : component clefia_ClefiaKeySet128
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_ClefiaKeySet128_fu_176_ap_start,
        ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
        ap_idle => grp_ClefiaKeySet128_fu_176_ap_idle,
        ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
        rk_address0 => grp_ClefiaKeySet128_fu_176_rk_address0,
        rk_ce0 => grp_ClefiaKeySet128_fu_176_rk_ce0,
        rk_we0 => grp_ClefiaKeySet128_fu_176_rk_we0,
        rk_d0 => grp_ClefiaKeySet128_fu_176_rk_d0,
        rk_address1 => grp_ClefiaKeySet128_fu_176_rk_address1,
        rk_ce1 => grp_ClefiaKeySet128_fu_176_rk_ce1,
        rk_we1 => grp_ClefiaKeySet128_fu_176_rk_we1,
        rk_d1 => grp_ClefiaKeySet128_fu_176_rk_d1);

    grp_ClefiaEncrypt_1_fu_190 : component clefia_ClefiaEncrypt_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_ClefiaEncrypt_1_fu_190_ap_start,
        ap_done => grp_ClefiaEncrypt_1_fu_190_ap_done,
        ap_idle => grp_ClefiaEncrypt_1_fu_190_ap_idle,
        ap_ready => grp_ClefiaEncrypt_1_fu_190_ap_ready,
        Clefia_enc_address0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0,
        Clefia_enc_ce0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0,
        Clefia_enc_we0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
        Clefia_enc_d0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0,
        Clefia_enc_q0 => Clefia_enc_q0,
        pt_address0 => grp_ClefiaEncrypt_1_fu_190_pt_address0,
        pt_ce0 => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
        pt_q0 => pt_q0,
        rk_address0 => grp_ClefiaEncrypt_1_fu_190_rk_address0,
        rk_ce0 => grp_ClefiaEncrypt_1_fu_190_rk_ce0,
        rk_q0 => rk_q0,
        rk_address1 => grp_ClefiaEncrypt_1_fu_190_rk_address1,
        rk_ce1 => grp_ClefiaEncrypt_1_fu_190_rk_ce1,
        rk_q1 => rk_q1,
        r => r_reg_104);

    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205 : component clefia_clefia_Pipeline_VITIS_LOOP_116_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start,
        ap_done => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done,
        ap_idle => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_idle,
        ap_ready => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready,
        ct_address0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0,
        ct_ce0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0,
        ct_we0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_we0,
        ct_d0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_d0,
        Clefia_enc_address0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0,
        Clefia_enc_ce0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_ce0,
        Clefia_enc_q0 => Clefia_enc_q0);

    grp_ClefiaDecrypt_1_fu_212 : component clefia_ClefiaDecrypt_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_ClefiaDecrypt_1_fu_212_ap_start,
        ap_done => grp_ClefiaDecrypt_1_fu_212_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_fu_212_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_fu_212_ap_ready,
        Clefia_dec_address0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0,
        Clefia_dec_ce0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
        Clefia_dec_we0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
        Clefia_dec_d0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0,
        Clefia_dec_q0 => Clefia_dec_q0,
        ct_address0 => grp_ClefiaDecrypt_1_fu_212_ct_address0,
        ct_ce0 => grp_ClefiaDecrypt_1_fu_212_ct_ce0,
        ct_q0 => ct_q0,
        rk_address0 => grp_ClefiaDecrypt_1_fu_212_rk_address0,
        rk_ce0 => grp_ClefiaDecrypt_1_fu_212_rk_ce0,
        rk_q0 => rk_q0,
        rk_address1 => grp_ClefiaDecrypt_1_fu_212_rk_address1,
        rk_ce1 => grp_ClefiaDecrypt_1_fu_212_rk_ce1,
        rk_q1 => rk_q1,
        r => r_1_reg_126);

    control_s_axi_U : component clefia_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        pt_address0 => grp_ClefiaEncrypt_1_fu_190_pt_address0,
        pt_ce0 => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
        pt_q0 => pt_q0,
        key_bitlen => key_bitlen,
        Clefia_enc_address0 => Clefia_enc_address0,
        Clefia_enc_ce0 => Clefia_enc_ce0,
        Clefia_enc_we0 => Clefia_enc_we0,
        Clefia_enc_d0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0,
        Clefia_enc_q0 => Clefia_enc_q0,
        Clefia_dec_address0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0,
        Clefia_dec_ce0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
        Clefia_dec_we0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
        Clefia_dec_d0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0,
        Clefia_dec_q0 => Clefia_dec_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_fu_212_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ClefiaDecrypt_1_fu_212_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_ClefiaDecrypt_1_fu_212_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_fu_212_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_fu_212_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaEncrypt_1_fu_190_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ClefiaEncrypt_1_fu_190_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_ClefiaEncrypt_1_fu_190_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaEncrypt_1_fu_190_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaEncrypt_1_fu_190_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaKeySet128_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ClefiaKeySet128_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln395_fu_238_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or ((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_1)))) then 
                    grp_ClefiaKeySet128_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet128_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet128_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaKeySet192_fu_162_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ClefiaKeySet192_fu_162_ap_start_reg <= ap_const_logic_0;
            else
                if ((((grp_fu_226_p2 = ap_const_lv1_1) and (icmp_ln395_fu_238_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or ((grp_fu_226_p2 = ap_const_lv1_1) and (icmp_ln395_reg_250 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_1)))) then 
                    grp_ClefiaKeySet192_fu_162_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet192_fu_162_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet192_fu_162_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaKeySet256_fu_148_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ClefiaKeySet256_fu_148_ap_start_reg <= ap_const_logic_0;
            else
                if ((((grp_fu_232_p2 = ap_const_lv1_1) and (grp_fu_226_p2 = ap_const_lv1_0) and (icmp_ln395_fu_238_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or ((grp_fu_232_p2 = ap_const_lv1_1) and (grp_fu_226_p2 = ap_const_lv1_0) and (icmp_ln395_reg_250 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_1)))) then 
                    grp_ClefiaKeySet256_fu_148_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet256_fu_148_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet256_fu_148_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    r_1_reg_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_232_p2 = ap_const_lv1_0) and (grp_fu_226_p2 = ap_const_lv1_0) and (icmp_ln395_reg_250 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_1))) then 
                r_1_reg_126(1) <= '0';
                r_1_reg_126(2) <= '0';
                r_1_reg_126(3) <= '0';
                r_1_reg_126(4) <= '0';
            elsif (((grp_ClefiaKeySet256_fu_148_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                r_1_reg_126(1) <= '1';
                r_1_reg_126(2) <= '0';
                r_1_reg_126(3) <= '1';
                r_1_reg_126(4) <= '1';
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_ClefiaKeySet192_fu_162_ap_done = ap_const_logic_1))) then 
                r_1_reg_126(1) <= '1';
                r_1_reg_126(2) <= '1';
                r_1_reg_126(3) <= '0';
                r_1_reg_126(4) <= '1';
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_ClefiaKeySet128_fu_176_ap_done = ap_const_logic_1))) then 
                r_1_reg_126(1) <= '1';
                r_1_reg_126(2) <= '0';
                r_1_reg_126(3) <= '0';
                r_1_reg_126(4) <= '1';
            end if; 
        end if;
    end process;

    r_reg_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_232_p2 = ap_const_lv1_0) and (grp_fu_226_p2 = ap_const_lv1_0) and (icmp_ln395_fu_238_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                r_reg_104(1) <= '0';
                r_reg_104(2) <= '0';
                r_reg_104(3) <= '0';
                r_reg_104(4) <= '0';
            elsif (((icmp_ln401_reg_258 = ap_const_lv1_1) and (icmp_ln398_reg_254 = ap_const_lv1_0) and (icmp_ln395_reg_250 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                r_reg_104(1) <= '1';
                r_reg_104(2) <= '0';
                r_reg_104(3) <= '1';
                r_reg_104(4) <= '1';
            elsif (((icmp_ln398_reg_254 = ap_const_lv1_1) and (icmp_ln395_reg_250 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                r_reg_104(1) <= '1';
                r_reg_104(2) <= '1';
                r_reg_104(3) <= '0';
                r_reg_104(4) <= '1';
            elsif (((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                r_reg_104(1) <= '1';
                r_reg_104(2) <= '0';
                r_reg_104(3) <= '0';
                r_reg_104(4) <= '1';
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln395_reg_250 <= icmp_ln395_fu_238_p2;
                key_bitlen_read_reg_244 <= key_bitlen;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln395_fu_238_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln398_reg_254 <= grp_fu_226_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_226_p2 = ap_const_lv1_0) and (icmp_ln395_fu_238_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln401_reg_258 <= grp_fu_232_p2;
            end if;
        end if;
    end process;
    r_reg_104(0) <= '0';
    r_1_reg_126(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln395_reg_250, grp_fu_226_p2, grp_fu_232_p2, grp_ClefiaKeySet256_fu_148_ap_done, grp_ClefiaKeySet192_fu_162_ap_done, grp_ClefiaKeySet128_fu_176_ap_done, grp_ClefiaEncrypt_1_fu_190_ap_done, grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done, grp_ClefiaDecrypt_1_fu_212_ap_done, ap_CS_fsm_state2, ap_block_state2_on_subcall_done, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_ClefiaEncrypt_1_fu_190_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_fu_232_p2 = ap_const_lv1_0) and (grp_fu_226_p2 = ap_const_lv1_0) and (icmp_ln395_reg_250 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((grp_fu_232_p2 = ap_const_lv1_1) and (grp_fu_226_p2 = ap_const_lv1_0) and (icmp_ln395_reg_250 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((grp_fu_226_p2 = ap_const_lv1_1) and (icmp_ln395_reg_250 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_ClefiaKeySet256_fu_148_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_ClefiaKeySet192_fu_162_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_ClefiaKeySet128_fu_176_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_ClefiaDecrypt_1_fu_212_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;

    Clefia_enc_address0_assign_proc : process(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0, grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Clefia_enc_address0 <= grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Clefia_enc_address0 <= grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
        else 
            Clefia_enc_address0 <= "XXXX";
        end if; 
    end process;


    Clefia_enc_ce0_assign_proc : process(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0, grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Clefia_enc_ce0 <= grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Clefia_enc_ce0 <= grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0;
        else 
            Clefia_enc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Clefia_enc_we0_assign_proc : process(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Clefia_enc_we0 <= grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
        else 
            Clefia_enc_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_ClefiaDecrypt_1_fu_212_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_fu_212_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_ClefiaEncrypt_1_fu_190_ap_done)
    begin
        if ((grp_ClefiaEncrypt_1_fu_190_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done)
    begin
        if ((grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(grp_ClefiaKeySet256_fu_148_ap_done)
    begin
        if ((grp_ClefiaKeySet256_fu_148_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_ClefiaKeySet192_fu_162_ap_done)
    begin
        if ((grp_ClefiaKeySet192_fu_162_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_ClefiaKeySet128_fu_176_ap_done)
    begin
        if ((grp_ClefiaKeySet128_fu_176_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(icmp_ln395_reg_250, grp_ClefiaKeySet256_fu_148_ap_done, grp_ClefiaKeySet192_fu_162_ap_done, grp_ClefiaKeySet128_fu_176_ap_done, ap_predicate_op41_call_state2, ap_predicate_op43_call_state2)
    begin
                ap_block_state2_on_subcall_done <= (((icmp_ln395_reg_250 = ap_const_lv1_1) and (grp_ClefiaKeySet128_fu_176_ap_done = ap_const_logic_0)) or ((ap_predicate_op43_call_state2 = ap_const_boolean_1) and (grp_ClefiaKeySet192_fu_162_ap_done = ap_const_logic_0)) or ((grp_ClefiaKeySet256_fu_148_ap_done = ap_const_logic_0) and (ap_predicate_op41_call_state2 = ap_const_boolean_1)));
    end process;


    ap_done_assign_proc : process(grp_ClefiaDecrypt_1_fu_212_ap_done, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_ClefiaDecrypt_1_fu_212_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op41_call_state2_assign_proc : process(icmp_ln395_reg_250, icmp_ln398_reg_254, icmp_ln401_reg_258)
    begin
                ap_predicate_op41_call_state2 <= ((icmp_ln401_reg_258 = ap_const_lv1_1) and (icmp_ln398_reg_254 = ap_const_lv1_0) and (icmp_ln395_reg_250 = ap_const_lv1_0));
    end process;


    ap_predicate_op43_call_state2_assign_proc : process(icmp_ln395_reg_250, icmp_ln398_reg_254)
    begin
                ap_predicate_op43_call_state2 <= ((icmp_ln398_reg_254 = ap_const_lv1_1) and (icmp_ln395_reg_250 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(grp_ClefiaDecrypt_1_fu_212_ap_done, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_ClefiaDecrypt_1_fu_212_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ct_address0_assign_proc : process(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0, grp_ClefiaDecrypt_1_fu_212_ct_address0, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ct_address0 <= grp_ClefiaDecrypt_1_fu_212_ct_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ct_address0 <= grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;
        else 
            ct_address0 <= "XXXX";
        end if; 
    end process;


    ct_ce0_assign_proc : process(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0, grp_ClefiaDecrypt_1_fu_212_ct_ce0, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ct_ce0 <= grp_ClefiaDecrypt_1_fu_212_ct_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ct_ce0 <= grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0;
        else 
            ct_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ct_we0_assign_proc : process(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ct_we0 <= grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_we0;
        else 
            ct_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_ClefiaDecrypt_1_fu_212_ap_start <= grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
    grp_ClefiaEncrypt_1_fu_190_ap_start <= grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
    grp_ClefiaKeySet128_fu_176_ap_start <= grp_ClefiaKeySet128_fu_176_ap_start_reg;
    grp_ClefiaKeySet192_fu_162_ap_start <= grp_ClefiaKeySet192_fu_162_ap_start_reg;
    grp_ClefiaKeySet256_fu_148_ap_start <= grp_ClefiaKeySet256_fu_148_ap_start_reg;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start <= grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;

    grp_fu_226_p0_assign_proc : process(ap_CS_fsm_state1, key_bitlen, key_bitlen_read_reg_244, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_226_p0 <= key_bitlen_read_reg_244;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_226_p0 <= key_bitlen;
        else 
            grp_fu_226_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_226_p2 <= "1" when (grp_fu_226_p0 = ap_const_lv32_C0) else "0";

    grp_fu_232_p0_assign_proc : process(ap_CS_fsm_state1, key_bitlen, key_bitlen_read_reg_244, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_232_p0 <= key_bitlen_read_reg_244;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_232_p0 <= key_bitlen;
        else 
            grp_fu_232_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_232_p2 <= "1" when (grp_fu_232_p0 = ap_const_lv32_100) else "0";
    icmp_ln395_fu_238_p2 <= "1" when (key_bitlen = ap_const_lv32_80) else "0";

    rk_address0_assign_proc : process(icmp_ln395_reg_250, grp_ClefiaKeySet256_fu_148_rk_address0, grp_ClefiaKeySet192_fu_162_rk_address0, grp_ClefiaKeySet128_fu_176_rk_address0, grp_ClefiaEncrypt_1_fu_190_rk_address0, grp_ClefiaDecrypt_1_fu_212_rk_address0, ap_CS_fsm_state2, ap_predicate_op41_call_state2, ap_predicate_op43_call_state2, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rk_address0 <= grp_ClefiaDecrypt_1_fu_212_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_address0 <= grp_ClefiaEncrypt_1_fu_190_rk_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or ((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_address0 <= grp_ClefiaKeySet128_fu_176_rk_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_predicate_op43_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_address0 <= grp_ClefiaKeySet192_fu_162_rk_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_predicate_op41_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_address0 <= grp_ClefiaKeySet256_fu_148_rk_address0;
        else 
            rk_address0 <= "XXXXXXXX";
        end if; 
    end process;


    rk_address1_assign_proc : process(icmp_ln395_reg_250, grp_ClefiaKeySet256_fu_148_rk_address1, grp_ClefiaKeySet192_fu_162_rk_address1, grp_ClefiaKeySet128_fu_176_rk_address1, grp_ClefiaEncrypt_1_fu_190_rk_address1, grp_ClefiaDecrypt_1_fu_212_rk_address1, ap_CS_fsm_state2, ap_predicate_op41_call_state2, ap_predicate_op43_call_state2, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rk_address1 <= grp_ClefiaDecrypt_1_fu_212_rk_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_address1 <= grp_ClefiaEncrypt_1_fu_190_rk_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or ((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_address1 <= grp_ClefiaKeySet128_fu_176_rk_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_predicate_op43_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_address1 <= grp_ClefiaKeySet192_fu_162_rk_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_predicate_op41_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_address1 <= grp_ClefiaKeySet256_fu_148_rk_address1;
        else 
            rk_address1 <= "XXXXXXXX";
        end if; 
    end process;


    rk_ce0_assign_proc : process(icmp_ln395_reg_250, grp_ClefiaKeySet256_fu_148_rk_ce0, grp_ClefiaKeySet192_fu_162_rk_ce0, grp_ClefiaKeySet128_fu_176_rk_ce0, grp_ClefiaEncrypt_1_fu_190_rk_ce0, grp_ClefiaDecrypt_1_fu_212_rk_ce0, ap_CS_fsm_state2, ap_predicate_op41_call_state2, ap_predicate_op43_call_state2, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rk_ce0 <= grp_ClefiaDecrypt_1_fu_212_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_ce0 <= grp_ClefiaEncrypt_1_fu_190_rk_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or ((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_ce0 <= grp_ClefiaKeySet128_fu_176_rk_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_predicate_op43_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_ce0 <= grp_ClefiaKeySet192_fu_162_rk_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_predicate_op41_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_ce0 <= grp_ClefiaKeySet256_fu_148_rk_ce0;
        else 
            rk_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rk_ce1_assign_proc : process(icmp_ln395_reg_250, grp_ClefiaKeySet256_fu_148_rk_ce1, grp_ClefiaKeySet192_fu_162_rk_ce1, grp_ClefiaKeySet128_fu_176_rk_ce1, grp_ClefiaEncrypt_1_fu_190_rk_ce1, grp_ClefiaDecrypt_1_fu_212_rk_ce1, ap_CS_fsm_state2, ap_predicate_op41_call_state2, ap_predicate_op43_call_state2, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            rk_ce1 <= grp_ClefiaDecrypt_1_fu_212_rk_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_ce1 <= grp_ClefiaEncrypt_1_fu_190_rk_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or ((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_ce1 <= grp_ClefiaKeySet128_fu_176_rk_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_predicate_op43_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_ce1 <= grp_ClefiaKeySet192_fu_162_rk_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_predicate_op41_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_ce1 <= grp_ClefiaKeySet256_fu_148_rk_ce1;
        else 
            rk_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rk_d0_assign_proc : process(icmp_ln395_reg_250, grp_ClefiaKeySet256_fu_148_rk_d0, grp_ClefiaKeySet192_fu_162_rk_d0, grp_ClefiaKeySet128_fu_176_rk_d0, ap_CS_fsm_state2, ap_predicate_op41_call_state2, ap_predicate_op43_call_state2, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_d0 <= grp_ClefiaKeySet128_fu_176_rk_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_predicate_op43_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_d0 <= grp_ClefiaKeySet192_fu_162_rk_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_predicate_op41_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_d0 <= grp_ClefiaKeySet256_fu_148_rk_d0;
        else 
            rk_d0 <= "XXXXXXXX";
        end if; 
    end process;


    rk_we0_assign_proc : process(icmp_ln395_reg_250, grp_ClefiaKeySet256_fu_148_rk_we0, grp_ClefiaKeySet192_fu_162_rk_we0, grp_ClefiaKeySet128_fu_176_rk_we0, ap_CS_fsm_state2, ap_predicate_op41_call_state2, ap_predicate_op43_call_state2, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_we0 <= grp_ClefiaKeySet128_fu_176_rk_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_predicate_op43_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_we0 <= grp_ClefiaKeySet192_fu_162_rk_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_predicate_op41_call_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_we0 <= grp_ClefiaKeySet256_fu_148_rk_we0;
        else 
            rk_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rk_we1_assign_proc : process(icmp_ln395_reg_250, grp_ClefiaKeySet128_fu_176_rk_we1, ap_CS_fsm_state2, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((icmp_ln395_reg_250 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            rk_we1 <= grp_ClefiaKeySet128_fu_176_rk_we1;
        else 
            rk_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
