"sysram1_clk"	,	L_113
"can1_clk"	,	L_153
"pcie_sata_2_clk"	,	L_109
i2s_prs1_masks	,	V_73
SPEAR1310_OSC_32K_CLK_ENB	,	V_117
SPEAR1310_I2C1_CLK_ENB	,	V_154
"adc_clk"	,	L_116
"kbd_clk"	,	L_127
"5c500000.eth"	,	L_158
SPEAR1310_CFXD_CLK_SYNT	,	V_44
"5c800000.serial"	,	L_171
"i2c1_clk"	,	L_185
ARRAY_SIZE	,	F_6
"b0000000.flash"	,	L_94
"smii_rgmii_phy_mclk"	,	L_163
SPEAR1310_PERIP1_CLK_ENB	,	V_4
"stmmacphy.4"	,	L_166
"i2c4_mclk"	,	L_193
"e2000000.eth"	,	L_92
SPEAR1310_I2C4_CLK_ENB	,	V_160
"gpt1_clk"	,	L_39
"sdhci_syn_gclk"	,	L_53
clcd_rtbl	,	V_64
SPEAR1310_GPT3_CLK_ENB	,	V_35
"5cf00000.i2c"	,	L_192
"ras_48m_fixed_clk"	,	L_145
SPEAR1310_MII0_CLK_ENB	,	V_128
SPEAR1310_TDM1_CLK_ENB	,	V_178
"uart2_mclk"	,	L_172
"e0280000.i2c"	,	L_85
"phy_syn_clk"	,	L_67
uart_parents	,	V_138
"usbh0_clk"	,	L_97
"ahci.1"	,	L_108
"gpt2_mclk"	,	L_41
SPEAR1310_PCIE_SATA_0_CLK_ENB	,	V_90
"e0180000.i2s"	,	L_124
"vco1div2_clk"	,	L_22
SPEAR1310_UART2_CLK_ENB	,	V_144
"uart3_clk"	,	L_176
SPEAR1310_I2C4_CLK_SHIFT	,	V_159
SPEAR1310_SYSRAM1_CLK_ENB	,	V_94
SPEAR1310_ADC_CLK_SYNT	,	V_95
gmac_rtbl	,	V_56
SPEAR1310_I2C7_CLK_ENB	,	V_166
"i2s_ref_clk"	,	L_80
SPEAR1310_I2C_CLK_MASK	,	V_153
"ahci.0"	,	L_105
"i2s_ref_mclk"	,	L_79
SPEAR1310_PLL_CLK_MASK	,	V_10
"vco2_mclk"	,	L_12
SPEAR1310_PLL2_CTR	,	V_15
"gpio0_clk"	,	L_119
SPEAR1310_CAN0_CLK_ENB	,	V_126
tdm_parents	,	V_175
SPEAR1310_I2S_SRC_CLK_MASK	,	V_72
"uart_syn_clk"	,	L_47
"e0200000.i2s"	,	L_126
"5cd00000.i2c"	,	L_186
"uart0_mclk"	,	L_49
uart0_parents	,	V_38
"gen_syn0_1_mclk"	,	L_129
SPEAR1310_SMI_CLK_ENB	,	V_86
"stmmacphy.1"	,	L_164
SPEAR1310_UOC_CLK_ENB	,	V_89
clk_register_clkdev	,	F_3
"gen_syn0_clk"	,	L_133
SPEAR1310_I2S_REF_PAD_CLK_ENB	,	V_78
"stmmacphy.0"	,	L_70
"ssp0_clk"	,	L_117
"gen_syn1_clk"	,	L_134
"b3000000.sdhci"	,	L_55
"ahci.2"	,	L_111
"ras_30m_clk"	,	L_144
c3_parents	,	V_47
"vco1_clk"	,	L_10
clk_register_mux	,	F_5
clk_register_vco_pll	,	F_7
SPEAR1310_JPEG_CLK_ENB	,	V_83
SPEAR1310_PHY_CLK_MASK	,	V_135
SPEAR1310_PLL1_CLK_SHIFT	,	V_9
"vco2_clk"	,	L_13
"i2s_prs1_clk"	,	L_78
SPEAR1310_PCI_CLK_SHIFT	,	V_172
SPEAR1310_I2S_REF_SHIFT	,	V_76
"stmmacphy.3"	,	L_168
"ras_ahb_clk"	,	L_147
"clcd_pixel_mclk"	,	L_73
"rtc-spear"	,	L_7
SPEAR1310_UART_CLK_ENB	,	V_41
clk_register_gate	,	F_4
"pll6_clk"	,	L_21
"pci_mclk"	,	L_208
SPEAR1310_UART5_CLK_SHIFT	,	V_149
ssp1_parents	,	V_167
"i2s_src_mclk"	,	L_76
clcd_synth_parents	,	V_60
"thermal_gclk"	,	L_27
"dw_pcie.0"	,	L_104
SPEAR1310_PLL1_CTR	,	V_11
"stmmacphy.2"	,	L_165
SPEAR1310_I2C6_CLK_SHIFT	,	V_163
"i2c5_clk"	,	L_197
"ec800620.wdt"	,	L_32
"fc900000.rtc"	,	L_8
SPEAR1310_C125M_PAD_CLK_ENB	,	V_120
smii_rgmii_phy_parents	,	V_132
SPEAR1310_PLL_CFG	,	V_8
SPEAR1310_GMAC_PHY_CLK_SHIFT	,	V_58
SPEAR1310_SSP1_CLK_ENB	,	V_170
SPEAR1310_GPT_CLK_MASK	,	V_28
"vco2div2_clk"	,	L_24
"i2c0_clk"	,	L_84
SPEAR1310_TDM2_CLK_ENB	,	V_180
"can0_clk"	,	L_151
SPEAR1310_RTC_CLK_ENB	,	V_5
SPEAR1310_GPT3_CLK_SHIFT	,	V_34
"uart0_clk"	,	L_50
gpt_parents	,	V_25
pll4_rtbl	,	V_22
"eb000000.dma"	,	L_88
rmii_phy_parents	,	V_136
clk	,	V_1
"ras_48m_clk"	,	L_146
"i2c1_mclk"	,	L_184
"tdm1_clk"	,	L_212
"c3_syn_gclk"	,	L_62
i2s_sclk_rtbl	,	V_80
SPEAR1310_RAS_SYNT0_1_CLK_SHIFT	,	V_105
SPEAR1310_THSENS_CLK_ENB	,	V_24
"uoc"	,	L_102
"i2c4_clk"	,	L_194
clcd_pixel_parents	,	V_65
"vco3_mclk"	,	L_15
"i2c7_mclk"	,	L_202
"i2c6_mclk"	,	L_199
SPEAR1310_GPT2_CLK_ENB	,	V_33
aux_rtbl	,	V_37
"e0100000.spi"	,	L_118
"adc_syn_gclk"	,	L_115
gen_synth2_3_parents	,	V_107
SPEAR1310_PLL3_CLK_ENB	,	V_119
SPEAR1310_OSC_24M_CLK_ENB	,	V_115
SPEAR1310_I2S_REF_SEL_MASK	,	V_77
SPEAR1310_I2C3_CLK_ENB	,	V_158
SPEAR1310_I2S1_CLK_ENB	,	V_102
"ras_tx50_clk"	,	L_150
"e0680000.gpio"	,	L_122
i2c_parents	,	V_151
gmac_phy_input_parents	,	V_51
SPEAR1310_UART5_CLK_ENB	,	V_150
SPEAR1310_C30M_CLK_ENB	,	V_121
"i2c5_mclk"	,	L_196
SPEAR1310_C3_CLK_ENB	,	V_50
"pll4_clk"	,	L_19
"ras_smii1_clk"	,	L_157
SPEAR1310_I2S_SRC_CLK_SHIFT	,	V_71
"ahb_clk"	,	L_33
"i2s1_clk"	,	L_125
"i2c7_clk"	,	L_203
"i2c2_mclk"	,	L_187
"ras_rgmii_clk"	,	L_161
SPEAR1310_GPT1_CLK_SHIFT	,	V_30
SPEAR1310_PLL2_CLK_ENB	,	V_118
"uart5_clk"	,	L_182
SPEAR1310_SSP_CLK_ENB	,	V_98
"5cc00000.serial"	,	L_183
"gpt0_mclk"	,	L_35
SPEAR1310_PCI_CLK_ENB	,	V_174
"pll2_clk"	,	L_14
SPEAR1310_UHC0_CLK_ENB	,	V_87
"gen_syn2_3_mclk"	,	L_131
SPEAR1310_PERIP_CLK_CFG	,	V_26
SPEAR1310_CFXD_CLK_ENB	,	V_45
"e0300000.kbd"	,	L_128
"clcd_clk"	,	L_75
"ssp1_mclk"	,	L_205
"gmii_pad_clk"	,	L_5
SPEAR1310_KBD_CLK_ENB	,	V_103
"clcd_pixel_clk"	,	L_74
"gen_syn3_clk"	,	L_136
"c3_mclk"	,	L_63
"usbh.1_clk"	,	L_100
SPEAR1310_TDM_CLK_MASK	,	V_177
"usbh1_clk"	,	L_99
"cfxd_syn_gclk"	,	L_57
vco_parents	,	V_7
SPEAR1310_GPT2_CLK_SHIFT	,	V_32
SPEAR1310_DMA_CLK_ENB	,	V_82
clk_register_frac	,	F_10
"ras_tx125_clk"	,	L_142
"i2c3_mclk"	,	L_190
"ras_apb_clk"	,	L_148
"i2c2_clk"	,	L_188
clk_register_fixed_rate	,	F_2
SPEAR1310_PERIP2_CLK_ENB	,	V_23
"uart1_clk"	,	L_170
SPEAR1310_GMAC_CLK_CFG	,	V_52
SPEAR1310_PLL4_FRQ	,	V_21
"c3_syn_clk"	,	L_61
SPEAR1310_I2C5_CLK_SHIFT	,	V_161
"5d400000.spi"	,	L_207
SPEAR1310_PCLK_CLK_ENB	,	V_124
gen_rtbl	,	V_110
SPEAR1310_CLCD_SYNT_CLK_SHIFT	,	V_62
"gmac_clk"	,	L_91
"vco1div4_clk"	,	L_23
"i2s_sclk_gclk"	,	L_83
SPEAR1310_ADC_CLK_ENB	,	V_97
"pci_clk"	,	L_209
SPEAR1310_FSMC_CLK_ENB	,	V_85
"thermal_clk"	,	L_26
"5ca00000.serial"	,	L_177
"vco1_mclk"	,	L_9
"5c400000.eth"	,	L_156
"sdhci_clk"	,	L_54
SPEAR1310_UART_CLK_MASK	,	V_40
"clcd_syn_clk"	,	L_72
i2s_ref_parents	,	V_75
"i2c3_clk"	,	L_191
"pll1_clk"	,	L_11
SPEAR1310_I2C7_CLK_SHIFT	,	V_165
SPEAR1310_UART_CLK_SHIFT	,	V_39
"jpeg_clk"	,	L_89
"dma_clk"	,	L_86
SPEAR1310_CLCD_CLK_ENB	,	V_68
gmac_phy_parents	,	V_57
"5ce00000.i2c"	,	L_189
"uart1_mclk"	,	L_169
"vco3div2_clk"	,	L_25
"i2s_ref_pad_clk"	,	L_81
"apb_pclk"	,	L_1
"vco3_clk"	,	L_16
SPEAR1310_RAS_CTRL_REG0	,	V_139
SPEAR1310_RAS_CTRL_REG1	,	V_133
SPEAR1310_UART_CLK_SYNT	,	V_36
CLK_IS_ROOT	,	V_3
SPEAR1310_CLCD_SYNT_CLK_MASK	,	V_63
"gpt1_mclk"	,	L_38
"ea800000.dma"	,	L_87
"gen_syn2_clk"	,	L_135
"phy_input_mclk"	,	L_66
"c3"	,	L_65
"i2c6_clk"	,	L_200
SPEAR1310_GPT0_CLK_SHIFT	,	V_27
"i2s_src_clk"	,	L_77
"phy_syn_gclk"	,	L_68
SPEAR1310_MII1_CLK_ENB	,	V_129
SPEAR1310_UART1_CLK_ENB	,	V_142
"gen_syn0_1_clk"	,	L_130
SPEAR1310_GPT1_CLK_ENB	,	V_31
"i2s_sclk_clk"	,	L_82
"gpio1_clk"	,	L_121
"5cb00000.serial"	,	L_180
SPEAR1310_I2C1_CLK_SHIFT	,	V_152
"pll5_clk"	,	L_20
"gpt3_mclk"	,	L_44
SPEAR1310_GMII_CLK_ENB	,	V_131
SPEAR1310_UART4_CLK_SHIFT	,	V_147
SPEAR1310_I2S0_CLK_ENB	,	V_101
SPEAR1310_I2C2_CLK_ENB	,	V_156
"gpt3"	,	L_46
SPEAR1310_PLL2_CLK_SHIFT	,	V_14
"gpt3_clk"	,	L_45
"apb_clk"	,	L_34
SPEAR1310_UART4_CLK_ENB	,	V_148
"pcie_sata_0_clk"	,	L_103
"adc_syn_clk"	,	L_114
SPEAR1310_RAS_UART_CLK_MASK	,	V_141
"ssp1_clk"	,	L_206
SPEAR1310_PCIE_SATA_2_CLK_ENB	,	V_92
"osc_32k_clk"	,	L_2
i2s_src_parents	,	V_69
"gpt2"	,	L_43
"spear_thermal"	,	L_28
SPEAR1310_OSC_25M_CLK_ENB	,	V_116
"ras_pll3_clk"	,	L_141
"cfxd_clk"	,	L_58
"osc_24m_clk"	,	L_3
i2s_prs1_rtbl	,	V_74
adc_rtbl	,	V_96
"ras_plclk0_clk"	,	L_149
"c3_clk"	,	L_64
SPEAR1310_I2C5_CLK_ENB	,	V_162
SPEAR1310_SSP1_CLK_SHIFT	,	V_168
SPEAR1310_PLL3_FRQ	,	V_19
"tdm2_clk"	,	L_215
SPEAR1310_UHC1_CLK_ENB	,	V_88
SPEAR1310_C48M_CLK_ENB	,	V_122
"clcd_syn_mclk"	,	L_71
SPEAR1310_GPIO1_CLK_ENB	,	V_100
"gpt1"	,	L_40
SPEAR1310_RAS_CLK_ENB	,	V_114
SPEAR1310_CAN1_CLK_ENB	,	V_127
"5d300000.i2c"	,	L_204
SPEAR1310_C3_CLK_SHIFT	,	V_48
"arasan_xd"	,	L_60
"ras_pll2_clk"	,	L_140
SPEAR1310_PLL4_CTR	,	V_20
"dw_pcie.1"	,	L_107
"gpt0_clk"	,	L_36
SPEAR1310_CLCD_CLK_SYNT	,	V_61
SPEAR1310_UART3_CLK_ENB	,	V_146
SPEAR1310_GMAC_PHY_CLK_MASK	,	V_59
"ras_osc_32k_clk"	,	L_139
"gpt0"	,	L_37
SPEAR1310_RMII_PHY_CLK_SHIFT	,	V_137
"tdm_hdlc.1"	,	L_216
SPEAR1310_SYSRAM0_CLK_ENB	,	V_93
"5d200000.i2c"	,	L_201
"dw_pcie.2"	,	L_110
SPEAR1310_ACLK_CLK_ENB	,	V_123
"uart2_clk"	,	L_173
"usbh.0_clk"	,	L_98
"vco4_clk"	,	L_18
"osc_25m_clk"	,	L_4
"sdhci_syn_clk"	,	L_52
SPEAR1310_GPIO0_CLK_ENB	,	V_99
"tdm1_mclk"	,	L_211
"pci"	,	L_210
"i2s_src_pad_clk"	,	L_6
"tdm_hdlc.0"	,	L_213
SPEAR1310_I2C0_CLK_ENB	,	V_81
SPEAR1310_SSP1_CLK_MASK	,	V_169
"phy_mclk"	,	L_69
SPEAR1310_I2S_CLK_CFG	,	V_70
SPEAR1310_UART1_CLK_SHIFT	,	V_140
"c_can_platform.0"	,	L_152
"c_can_platform.1"	,	L_154
"uart_syn_gclk"	,	L_48
SPEAR1310_GMAC_PHY_INPUT_CLK_MASK	,	V_54
"wdt_clk"	,	L_31
clk_register_fixed_factor	,	F_8
gen_synth0_1_parents	,	V_104
"e0600000.gpio"	,	L_120
"tdm2_mclk"	,	L_214
clk1	,	V_2
"ddr_clk"	,	L_29
"gen_syn2_3_clk"	,	L_132
_lock	,	V_6
SPEAR1310_RAS_SW_CLK_CTRL	,	V_125
"cpu_clk"	,	L_30
pci_parents	,	V_171
"gpt2_clk"	,	L_42
"cfxd_syn_clk"	,	L_56
"pcie_sata_1_clk"	,	L_106
SPEAR1310_CLCD_CLK_SHIFT	,	V_66
"ras_smii0_clk"	,	L_155
SPEAR1310_PCI_CLK_MASK	,	V_173
"fsmc_clk"	,	L_93
__init	,	T_1
"ea000000.flash"	,	L_96
spear1310_clk_init	,	F_1
SPEAR1310_PLL2_FRQ	,	V_16
i2s_sclk_masks	,	V_79
SPEAR1310_TDM1_CLK_SHIFT	,	V_176
SPEAR1310_SMII_RGMII_PHY_CLK_SHIFT	,	V_134
"smi_clk"	,	L_95
SPEAR1310_UART3_CLK_SHIFT	,	V_145
SPEAR1310_RAS_SYNT2_3_CLK_SHIFT	,	V_108
SPEAR1310_I2C2_CLK_SHIFT	,	V_155
"pll3_clk"	,	L_17
SPEAR1310_PLL3_CLK_SHIFT	,	V_17
SPEAR1310_SDHCI_CLK_ENB	,	V_43
pll_rtbl	,	V_13
"ras_smii2_clk"	,	L_159
SPEAR1310_GMAC_CLK_ENB	,	V_84
SPEAR1310_PCIE_SATA_1_CLK_ENB	,	V_91
"5d000000.i2c"	,	L_195
SPEAR1310_GMAC_PHY_INPUT_CLK_SHIFT	,	V_53
clk_register_aux	,	F_9
SPEAR1310_TDM2_CLK_SHIFT	,	V_179
"b2800000.cf"	,	L_59
"5c700000.eth"	,	L_162
"b2000000.jpeg"	,	L_90
SPEAR1310_I2C6_CLK_ENB	,	V_164
SPEAR1310_RAS_SYNT_CLK_MASK	,	V_106
"uart3_mclk"	,	L_175
"ras_osc_24m_clk"	,	L_137
SPEAR1310_C3_CLK_SYNT	,	V_46
"i2s0_clk"	,	L_123
SPEAR1310_SDHCI_CLK_SYNT	,	V_42
"uart4_clk"	,	L_179
SPEAR1310_CLCD_CLK_MASK	,	V_67
SPEAR1310_MII2_CLK_ENB	,	V_130
"rmii_phy_mclk"	,	L_167
"5c900000.serial"	,	L_174
"5c600000.eth"	,	L_160
"ras_30m_fixed_clk"	,	L_143
"uart5_mclk"	,	L_181
SPEAR1310_UART2_CLK_SHIFT	,	V_143
SPEAR1310_GPT0_CLK_ENB	,	V_29
SPEAR1310_RAS_CLK_SYNT1	,	V_111
SPEAR1310_GMAC_CLK_SYNT	,	V_55
SPEAR1310_RAS_CLK_SYNT2	,	V_112
SPEAR1310_RAS_CLK_SYNT3	,	V_113
"e0000000.serial"	,	L_51
SPEAR1310_RAS_CLK_SYNT0	,	V_109
"sysram0_clk"	,	L_112
SPEAR1310_PLL1_FRQ	,	V_12
"uart4_mclk"	,	L_178
SPEAR1310_C3_CLK_MASK	,	V_49
SPEAR1310_PLL3_CTR	,	V_18
"ras_osc_25m_clk"	,	L_138
"uoc_clk"	,	L_101
"5d100000.i2c"	,	L_198
SPEAR1310_I2C3_CLK_SHIFT	,	V_157
