Analysis & Synthesis report for start_4
Tue Aug 15 10:47:24 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Partition for Top-Level Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Parameter Settings for User Entity Instance: cnt_sync:inst3
 10. Partition Dependent Files
 11. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 12. SignalTap II Logic Analyzer Settings
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 15 10:47:24 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; start_4                                     ;
; Top-level Entity Name              ; TIM_CNT                                     ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; TIM_CNT            ; start_4            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+
; rtl_module.v                     ; yes             ; User Verilog HDL File              ; F:/APP_Download/Quartus_13/Project/start_4/rtl_module.v                                 ;         ;
; double_disp.v                    ; yes             ; User Verilog HDL File              ; F:/APP_Download/Quartus_13/Project/start_4/double_disp.v                                ;         ;
; TIM_CNT.bdf                      ; yes             ; User Block Diagram/Schematic File  ; F:/APP_Download/Quartus_13/Project/start_4/TIM_CNT.bdf                                  ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction             ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction             ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction             ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_ht14.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/altsyncram_ht14.tdf                       ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_jrc.tdf                   ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/mux_jrc.tdf                               ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_4uf.tdf                ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/decode_4uf.tdf                            ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; f:/app_download/quartus_13/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_ffi.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/cntr_ffi.tdf                              ;         ;
; db/cmpr_kfc.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/cmpr_kfc.tdf                              ;         ;
; db/cntr_95j.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/cntr_95j.tdf                              ;         ;
; db/cntr_5fi.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/cntr_5fi.tdf                              ;         ;
; db/cmpr_hfc.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/cmpr_hfc.tdf                              ;         ;
; db/cntr_p1j.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/cntr_p1j.tdf                              ;         ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/APP_Download/Quartus_13/Project/start_4/db/cmpr_efc.tdf                              ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction             ; f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Partition Status Summary                                           ;
+--------------------------------+-------------+---------------------+
; Partition Name                 ; Synthesized ; Reason              ;
+--------------------------------+-------------+---------------------+
; Top                            ; no          ; No relevant changes ;
; sld_hub:auto_hub               ; no          ; No relevant changes ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes ;
+--------------------------------+-------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |TIM_CNT                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TIM_CNT            ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-------------------------------------------+--------------------------------------+
; Register name                             ; Reason for Removal                   ;
+-------------------------------------------+--------------------------------------+
; cnt_en_0to9_double:inst|CNTVAL_high[0..3] ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 4     ;                                      ;
+-------------------------------------------+--------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_sync:inst3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; MAX_VAL        ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Partition Dependent Files                                                      ;
+---------------+-------------------+---------+----------------------------------+
; File          ; Location          ; Library ; Checksum                         ;
+---------------+-------------------+---------+----------------------------------+
; double_disp.v ; Project Directory ; work    ; 38a660bd4b19e639f9e7660abbc8688e ;
; rtl_module.v  ; Project Directory ; work    ; 3259ea947db67686d3ea9c4affd0d4cf ;
; TIM_CNT.bdf   ; Project Directory ; work    ; 53853c056d3febe1118cf27513887dab ;
+---------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 85                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 85                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 34201                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_node_crc_loword                             ; 5924                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 276                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 85                  ; 85               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Aug 15 10:47:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off start_4 -c start_4
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file start_4.bdf
    Info (12023): Found entity 1: start_4
Info (12021): Found 4 design units, including 4 entities, in source file rtl_module.v
    Info (12023): Found entity 1: cnt_sync
    Info (12023): Found entity 2: cnt_en_0to9
    Info (12023): Found entity 3: cnt_0to9
    Info (12023): Found entity 4: dec_2to4
Info (12021): Found 1 design units, including 1 entities, in source file double_disp.v
    Info (12023): Found entity 1: cnt_en_0to9_double
Info (12021): Found 1 design units, including 1 entities, in source file tim_cnt.bdf
    Info (12023): Found entity 1: TIM_CNT
Info (12127): Elaborating entity "TIM_CNT" for the top level hierarchy
Info (12128): Elaborating entity "cnt_en_0to9_double" for hierarchy "cnt_en_0to9_double:inst"
Warning (10646): Verilog HDL Event Control warning at double_disp.v(58): posedge or negedge of vector "CNTVAL_low" depends solely on its least-significant bit
Warning (10030): Net "CNTVAL_low" at double_disp.v(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "cnt_sync" for hierarchy "cnt_sync:inst3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ht14.tdf
    Info (12023): Found entity 1: altsyncram_ht14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jrc.tdf
    Info (12023): Found entity 1: mux_jrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ffi.tdf
    Info (12023): Found entity 1: cntr_ffi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf
    Info (12023): Found entity 1: cmpr_kfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf
    Info (12023): Found entity 1: cntr_95j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf
    Info (12023): Found entity 1: cntr_5fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 0 design partitions require synthesis
Info (12208): 3 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (144001): Generated suppressed messages file F:/APP_Download/Quartus_13/Project/start_4/output_files/start_4.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Tue Aug 15 10:47:24 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/APP_Download/Quartus_13/Project/start_4/output_files/start_4.map.smsg.


