

================================================================
== Vivado HLS Report for 'Blowfish_encipher'
================================================================
* Date:           Tue Nov 27 20:17:06 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        blowfish_encipher
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         4|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    288|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      -|    188|    296|
|Memory           |        4|      -|     31|      9|
|Multiplexer      |        -|      -|      -|     60|
|Register         |        -|      -|    207|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|      0|    426|    653|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|      0|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Blowfish_encipher_AXILiteS_s_axi_U  |Blowfish_encipher_AXILiteS_s_axi  |        0|      0|  188|  296|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                               |                                  |        0|      0|  188|  296|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+----+------+-----+------+-------------+
    |P_U    |Blowfish_encipher_P   |        0|  31|   9|    18|   31|     1|          558|
    |S_0_U  |Blowfish_encipherbkb  |        1|   0|   0|   256|   31|     1|         7936|
    |S_1_U  |Blowfish_enciphercud  |        1|   0|   0|   256|   32|     1|         8192|
    |S_2_U  |Blowfish_encipherdEe  |        1|   0|   0|   256|   32|     1|         8192|
    |S_3_U  |Blowfish_enciphereOg  |        1|   0|   0|   256|   32|     1|         8192|
    +-------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                      |        4|  31|   9|  1042|  158|     5|        33070|
    +-------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_185_p2        |     +    |      0|  0|  15|           5|           1|
    |y_2_fu_312_p2        |     +    |      0|  0|  39|          32|          32|
    |y_fu_302_p2          |     +    |      0|  0|  39|          32|          32|
    |exitcond_fu_179_p2   |   icmp   |      0|  0|   3|           5|           6|
    |Xl_5_cast_fu_236_p2  |    xor   |      0|  0|  24|          24|          24|
    |Xl_5_fu_230_p2       |    xor   |      0|  0|  32|          32|          32|
    |Xr_5_fu_317_p2       |    xor   |      0|  0|  32|          32|          32|
    |d_fu_242_p2          |    xor   |      0|  0|   8|           8|           8|
    |xl_o                 |    xor   |      0|  0|  32|          32|          31|
    |xr_o                 |    xor   |      0|  0|  32|          32|          27|
    |y_1_fu_308_p2        |    xor   |      0|  0|  32|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 288|         266|         257|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |Xl_1_reg_148  |   9|          2|   32|         64|
    |ap_NS_fsm     |  33|          6|    1|          6|
    |i_reg_168     |   9|          2|    5|         10|
    |temp_reg_158  |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         |  60|         12|   70|        144|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |S_2_load_reg_376  |  32|   0|   32|          0|
    |S_3_load_reg_381  |  32|   0|   32|          0|
    |Xl_1_reg_148      |  32|   0|   32|          0|
    |Xl_5_reg_346      |  32|   0|   32|          0|
    |ap_CS_fsm         |   5|   0|    5|          0|
    |i_1_reg_336       |   5|   0|    5|          0|
    |i_reg_168         |   5|   0|    5|          0|
    |temp_reg_158      |  32|   0|   32|          0|
    |y_reg_371         |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 207|   0|  207|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS     |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS     |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | Blowfish_encipher | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | Blowfish_encipher | return value |
|interrupt               | out |    1| ap_ctrl_hs | Blowfish_encipher | return value |
+------------------------+-----+-----+------------+-------------------+--------------+

