Library IEEE;
use ieee.std_logic_1164.all;

entity PISOtoSIPOmod8dec is
	port	(
	N_in : in std_logic_vector (7 downto 0);
	A_out, B_out : out std_logic_vector (7 downto 0);
	sipo_dbg : out std_logic_vector (7 downto 0);
	piso_dbg ,ctindbg : out std_logic;
	ctoutdbg : out std_logic_vector (2 downto 0);
	dbgdff0 ,dbgff1 : out std_logic;
	clk , PB0 , PB1: in std_logic
	);
end PISOtoSIPOmod8dec;

architecture PISOtoSIPOmod8dec_arch of PISOtoSIPOmod8dec is

end PISOtoSIPOmod8dec_arch;