# system info TestePxBf on 2022.07.11.13:04:54
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1657555479
#
#
# Files generated for TestePxBf on 2022.07.11.13:04:54
files:
filepath,kind,attributes,module,is_top
simulation/TestePxBf.v,VERILOG,,TestePxBf,true
simulation/submodules/TestePxBf_dual_clock_buffer.v,VERILOG,,TestePxBf_dual_clock_buffer,false
simulation/submodules/TestePxBf_jtag_uart.v,VERILOG,,TestePxBf_jtag_uart,false
simulation/submodules/TestePxBf_nios.v,VERILOG,,TestePxBf_nios,false
simulation/submodules/TestePxBf_onchip_memory.hex,HEX,,TestePxBf_onchip_memory,false
simulation/submodules/TestePxBf_onchip_memory.v,VERILOG,,TestePxBf_onchip_memory,false
simulation/submodules/TestePxBf_pixel_buffer.v,VERILOG,,TestePxBf_pixel_buffer,false
simulation/submodules/TestePxBf_pll_vga.v,VERILOG,,TestePxBf_pll_vga,false
simulation/submodules/TestePxBf_rgb_resampler.v,VERILOG,,TestePxBf_rgb_resampler,false
simulation/submodules/altera_external_memory_bfm.sv,SYSTEM_VERILOG,,altera_external_memory_bfm,false
simulation/submodules/altera_external_memory_bfm.hex,HEX,,altera_external_memory_bfm,false
simulation/submodules/TestePxBf_sram_controller.v,VERILOG,,TestePxBf_sram_controller,false
simulation/submodules/TestePxBf_timer_0.v,VERILOG,,TestePxBf_timer_0,false
simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,TestePxBf_vga_controller,false
simulation/submodules/TestePxBf_vga_controller.v,VERILOG,,TestePxBf_vga_controller,false
simulation/submodules/altera_up_video_scaler_shrink.v,VERILOG,,TestePxBf_video_scaler_0,false
simulation/submodules/altera_up_video_scaler_multiply_width.v,VERILOG,,TestePxBf_video_scaler_0,false
simulation/submodules/altera_up_video_scaler_multiply_height.v,VERILOG,,TestePxBf_video_scaler_0,false
simulation/submodules/TestePxBf_video_scaler_0.v,VERILOG,,TestePxBf_video_scaler_0,false
simulation/submodules/TestePxBf_mm_interconnect_0.v,VERILOG,,TestePxBf_mm_interconnect_0,false
simulation/submodules/TestePxBf_irq_mapper.sv,SYSTEM_VERILOG,,TestePxBf_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/TestePxBf_nios_cpu.sdc,SDC,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu.v,VERILOG,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_debug_slave_sysclk.v,VERILOG,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_debug_slave_tck.v,VERILOG,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_debug_slave_wrapper.v,VERILOG,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_nios2_waves.do,OTHER,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_ociram_default_contents.dat,DAT,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_ociram_default_contents.hex,HEX,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_ociram_default_contents.mif,MIF,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_rf_ram_a.dat,DAT,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_rf_ram_a.hex,HEX,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_rf_ram_a.mif,MIF,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_rf_ram_b.dat,DAT,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_rf_ram_b.hex,HEX,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_rf_ram_b.mif,MIF,,TestePxBf_nios_cpu,false
simulation/submodules/TestePxBf_nios_cpu_test_bench.v,VERILOG,,TestePxBf_nios_cpu,false
simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/TestePxBf_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_router,false
simulation/submodules/TestePxBf_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_router_001,false
simulation/submodules/TestePxBf_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_router_002,false
simulation/submodules/TestePxBf_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_router_003,false
simulation/submodules/TestePxBf_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_router_004,false
simulation/submodules/TestePxBf_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_router_007,false
simulation/submodules/TestePxBf_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_router_009,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/TestePxBf_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_demux,false
simulation/submodules/TestePxBf_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/TestePxBf_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/TestePxBf_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_mux,false
simulation/submodules/TestePxBf_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/TestePxBf_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/TestePxBf_mm_interconnect_0_cmd_mux_006.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_mux_006,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_cmd_mux_006,false
simulation/submodules/TestePxBf_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_demux,false
simulation/submodules/TestePxBf_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/TestePxBf_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/TestePxBf_mm_interconnect_0_rsp_demux_006.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_demux_006,false
simulation/submodules/TestePxBf_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_mux,false
simulation/submodules/TestePxBf_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/TestePxBf_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/TestePxBf_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,TestePxBf_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/TestePxBf_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,TestePxBf_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/TestePxBf_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/TestePxBf_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,TestePxBf_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
TestePxBf.dual_clock_buffer,TestePxBf_dual_clock_buffer
TestePxBf.jtag_uart,TestePxBf_jtag_uart
TestePxBf.nios,TestePxBf_nios
TestePxBf.nios.cpu,TestePxBf_nios_cpu
TestePxBf.onchip_memory,TestePxBf_onchip_memory
TestePxBf.pixel_buffer,TestePxBf_pixel_buffer
TestePxBf.pll_vga,TestePxBf_pll_vga
TestePxBf.pll_vga.video_pll,altera_up_altpll
TestePxBf.pll_vga.reset_from_locked,altera_up_avalon_reset_from_locked_signal
TestePxBf.rgb_resampler,TestePxBf_rgb_resampler
TestePxBf.sram,altera_external_memory_bfm
TestePxBf.sram_controller,TestePxBf_sram_controller
TestePxBf.timer_0,TestePxBf_timer_0
TestePxBf.vga_controller,TestePxBf_vga_controller
TestePxBf.video_scaler_0,TestePxBf_video_scaler_0
TestePxBf.mm_interconnect_0,TestePxBf_mm_interconnect_0
TestePxBf.mm_interconnect_0.pixel_buffer_avalon_pixel_dma_master_translator,altera_merlin_master_translator
TestePxBf.mm_interconnect_0.nios_data_master_translator,altera_merlin_master_translator
TestePxBf.mm_interconnect_0.nios_instruction_master_translator,altera_merlin_master_translator
TestePxBf.mm_interconnect_0.sram_controller_avalon_sram_slave_translator,altera_merlin_slave_translator
TestePxBf.mm_interconnect_0.pixel_buffer_avalon_control_slave_translator,altera_merlin_slave_translator
TestePxBf.mm_interconnect_0.rgb_resampler_avalon_rgb_slave_translator,altera_merlin_slave_translator
TestePxBf.mm_interconnect_0.nios_debug_mem_slave_translator,altera_merlin_slave_translator
TestePxBf.mm_interconnect_0.onchip_memory_s1_translator,altera_merlin_slave_translator
TestePxBf.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
TestePxBf.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
TestePxBf.mm_interconnect_0.pixel_buffer_avalon_pixel_dma_master_agent,altera_merlin_master_agent
TestePxBf.mm_interconnect_0.nios_data_master_agent,altera_merlin_master_agent
TestePxBf.mm_interconnect_0.nios_instruction_master_agent,altera_merlin_master_agent
TestePxBf.mm_interconnect_0.sram_controller_avalon_sram_slave_agent,altera_merlin_slave_agent
TestePxBf.mm_interconnect_0.pixel_buffer_avalon_control_slave_agent,altera_merlin_slave_agent
TestePxBf.mm_interconnect_0.rgb_resampler_avalon_rgb_slave_agent,altera_merlin_slave_agent
TestePxBf.mm_interconnect_0.nios_debug_mem_slave_agent,altera_merlin_slave_agent
TestePxBf.mm_interconnect_0.onchip_memory_s1_agent,altera_merlin_slave_agent
TestePxBf.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
TestePxBf.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
TestePxBf.mm_interconnect_0.sram_controller_avalon_sram_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TestePxBf.mm_interconnect_0.sram_controller_avalon_sram_slave_agent_rdata_fifo,altera_avalon_sc_fifo
TestePxBf.mm_interconnect_0.pixel_buffer_avalon_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TestePxBf.mm_interconnect_0.rgb_resampler_avalon_rgb_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TestePxBf.mm_interconnect_0.nios_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TestePxBf.mm_interconnect_0.onchip_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TestePxBf.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TestePxBf.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TestePxBf.mm_interconnect_0.router,TestePxBf_mm_interconnect_0_router
TestePxBf.mm_interconnect_0.router_001,TestePxBf_mm_interconnect_0_router_001
TestePxBf.mm_interconnect_0.router_002,TestePxBf_mm_interconnect_0_router_002
TestePxBf.mm_interconnect_0.router_003,TestePxBf_mm_interconnect_0_router_003
TestePxBf.mm_interconnect_0.router_004,TestePxBf_mm_interconnect_0_router_004
TestePxBf.mm_interconnect_0.router_005,TestePxBf_mm_interconnect_0_router_004
TestePxBf.mm_interconnect_0.router_006,TestePxBf_mm_interconnect_0_router_004
TestePxBf.mm_interconnect_0.router_008,TestePxBf_mm_interconnect_0_router_004
TestePxBf.mm_interconnect_0.router_007,TestePxBf_mm_interconnect_0_router_007
TestePxBf.mm_interconnect_0.router_009,TestePxBf_mm_interconnect_0_router_009
TestePxBf.mm_interconnect_0.sram_controller_avalon_sram_slave_burst_adapter,altera_merlin_burst_adapter
TestePxBf.mm_interconnect_0.onchip_memory_s1_burst_adapter,altera_merlin_burst_adapter
TestePxBf.mm_interconnect_0.cmd_demux,TestePxBf_mm_interconnect_0_cmd_demux
TestePxBf.mm_interconnect_0.cmd_demux_001,TestePxBf_mm_interconnect_0_cmd_demux_001
TestePxBf.mm_interconnect_0.cmd_demux_002,TestePxBf_mm_interconnect_0_cmd_demux_002
TestePxBf.mm_interconnect_0.cmd_mux,TestePxBf_mm_interconnect_0_cmd_mux
TestePxBf.mm_interconnect_0.cmd_mux_001,TestePxBf_mm_interconnect_0_cmd_mux_001
TestePxBf.mm_interconnect_0.cmd_mux_002,TestePxBf_mm_interconnect_0_cmd_mux_001
TestePxBf.mm_interconnect_0.cmd_mux_003,TestePxBf_mm_interconnect_0_cmd_mux_001
TestePxBf.mm_interconnect_0.cmd_mux_005,TestePxBf_mm_interconnect_0_cmd_mux_001
TestePxBf.mm_interconnect_0.cmd_mux_004,TestePxBf_mm_interconnect_0_cmd_mux_004
TestePxBf.mm_interconnect_0.cmd_mux_006,TestePxBf_mm_interconnect_0_cmd_mux_006
TestePxBf.mm_interconnect_0.rsp_demux,TestePxBf_mm_interconnect_0_rsp_demux
TestePxBf.mm_interconnect_0.rsp_demux_001,TestePxBf_mm_interconnect_0_rsp_demux_001
TestePxBf.mm_interconnect_0.rsp_demux_002,TestePxBf_mm_interconnect_0_rsp_demux_001
TestePxBf.mm_interconnect_0.rsp_demux_003,TestePxBf_mm_interconnect_0_rsp_demux_001
TestePxBf.mm_interconnect_0.rsp_demux_005,TestePxBf_mm_interconnect_0_rsp_demux_001
TestePxBf.mm_interconnect_0.rsp_demux_004,TestePxBf_mm_interconnect_0_rsp_demux_004
TestePxBf.mm_interconnect_0.rsp_demux_006,TestePxBf_mm_interconnect_0_rsp_demux_006
TestePxBf.mm_interconnect_0.rsp_mux,TestePxBf_mm_interconnect_0_rsp_mux
TestePxBf.mm_interconnect_0.rsp_mux_001,TestePxBf_mm_interconnect_0_rsp_mux_001
TestePxBf.mm_interconnect_0.rsp_mux_002,TestePxBf_mm_interconnect_0_rsp_mux_002
TestePxBf.mm_interconnect_0.nios_data_master_to_sram_controller_avalon_sram_slave_cmd_width_adapter,altera_merlin_width_adapter
TestePxBf.mm_interconnect_0.nios_data_master_to_onchip_memory_s1_cmd_width_adapter,altera_merlin_width_adapter
TestePxBf.mm_interconnect_0.nios_instruction_master_to_sram_controller_avalon_sram_slave_cmd_width_adapter,altera_merlin_width_adapter
TestePxBf.mm_interconnect_0.nios_instruction_master_to_onchip_memory_s1_cmd_width_adapter,altera_merlin_width_adapter
TestePxBf.mm_interconnect_0.sram_controller_avalon_sram_slave_to_nios_data_master_rsp_width_adapter,altera_merlin_width_adapter
TestePxBf.mm_interconnect_0.sram_controller_avalon_sram_slave_to_nios_instruction_master_rsp_width_adapter,altera_merlin_width_adapter
TestePxBf.mm_interconnect_0.onchip_memory_s1_to_nios_data_master_rsp_width_adapter,altera_merlin_width_adapter
TestePxBf.mm_interconnect_0.onchip_memory_s1_to_nios_instruction_master_rsp_width_adapter,altera_merlin_width_adapter
TestePxBf.mm_interconnect_0.avalon_st_adapter,TestePxBf_mm_interconnect_0_avalon_st_adapter
TestePxBf.mm_interconnect_0.avalon_st_adapter.error_adapter_0,TestePxBf_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestePxBf.mm_interconnect_0.avalon_st_adapter_004,TestePxBf_mm_interconnect_0_avalon_st_adapter
TestePxBf.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,TestePxBf_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestePxBf.mm_interconnect_0.avalon_st_adapter_001,TestePxBf_mm_interconnect_0_avalon_st_adapter_001
TestePxBf.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,TestePxBf_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TestePxBf.mm_interconnect_0.avalon_st_adapter_002,TestePxBf_mm_interconnect_0_avalon_st_adapter_001
TestePxBf.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,TestePxBf_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TestePxBf.mm_interconnect_0.avalon_st_adapter_003,TestePxBf_mm_interconnect_0_avalon_st_adapter_001
TestePxBf.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,TestePxBf_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TestePxBf.mm_interconnect_0.avalon_st_adapter_005,TestePxBf_mm_interconnect_0_avalon_st_adapter_001
TestePxBf.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,TestePxBf_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TestePxBf.mm_interconnect_0.avalon_st_adapter_006,TestePxBf_mm_interconnect_0_avalon_st_adapter_001
TestePxBf.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,TestePxBf_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TestePxBf.irq_mapper,TestePxBf_irq_mapper
TestePxBf.rst_controller,altera_reset_controller
TestePxBf.rst_controller_001,altera_reset_controller
TestePxBf.rst_controller_002,altera_reset_controller
TestePxBf.rst_controller_003,altera_reset_controller
