#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Jun 21 12:38:22 2014
# Process ID: 5148
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/zynq_system_wrapper.rds
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source zynq_system_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_property board xilinx.com:zynq:zc702:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner
#   /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel
# } [current_fileset]
# add_files /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/constraints/combiner_top_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/constraints/lloyds_kernel_top_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/zynq_system_xbar_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/zynq_system_auto_pc_25_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_1_1/constraints/lloyds_kernel_top_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_3/zynq_system_xbar_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_1_7/constraints/combiner_top_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_4/zynq_system_xbar_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_0/zynq_system_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_1/zynq_system_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_2/zynq_system_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd]
# read_vhdl /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.vhd
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.data/wt [current_project]
# set_property parent.project_dir /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq [current_project]
# synth_design -top zynq_system_wrapper -part xc7z020clg484-1
Command: synth_design -top zynq_system_wrapper -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 860.461 ; gain = 237.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_system_wrapper' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'zynq_system' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5026' bound to instance 'zynq_system_i' of component 'zynq_system' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.vhd:56]
INFO: [Synth 8-638] synthesizing module 'zynq_system' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5054]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5842]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5846]
INFO: [Synth 8-638] synthesizing module 'zynq_system_axi_mem_intercon_1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2462]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1ULZJWI' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:503]
INFO: [Synth 8-3491] module 'zynq_system_auto_pc_1' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_1/synth/zynq_system_auto_pc_1.v:57' bound to instance 'auto_pc' of component 'zynq_system_auto_pc_1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:746]
INFO: [Synth 8-638] synthesizing module 'zynq_system_auto_pc_1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_1/synth/zynq_system_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 6 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 6 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (1#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (2#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (3#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (4#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:239]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (5#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (6#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (7#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (8#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (9#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:239]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:231]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (10#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (11#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (12#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (13#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (14#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (15#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth' (16#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0' (17#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
WARNING: [Synth 8-350] instance 'fifo_gen_inst' of module 'fifo_generator_v11_0' requires 230 connections, but only 228 given [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:292]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (18#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
WARNING: [Synth 8-350] instance 'fifo_gen_inst' of module 'fifo_generator_v11_0' requires 230 connections, but only 228 given [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:292]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (19#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (20#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (21#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
WARNING: [Synth 8-350] instance 'fifo_gen_inst' of module 'fifo_generator_v11_0' requires 230 connections, but only 228 given [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:292]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (22#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (23#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (24#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (25#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_auto_pc_1' (26#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_1/synth/zynq_system_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1ULZJWI' (27#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:503]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5VZGPS' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1624]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5VZGPS' (28#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1624]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1XMYHY6' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2221]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1XMYHY6' (29#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2221]
INFO: [Synth 8-3491] module 'zynq_system_xbar_3' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_3/synth/zynq_system_xbar_3.v:57' bound to instance 'xbar' of component 'zynq_system_xbar_3' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3147]
INFO: [Synth 8-638] synthesizing module 'zynq_system_xbar_3' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_3/synth/zynq_system_xbar_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000110000000000000000000000000000001011000000000000000000000000000011110 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000001111110011111111111111111111111100000000000000000000000000000000111000000011111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b01 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001111110011111111111111111111111100000000000000000000000000000000111000000011111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 38 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001111110011111111111111111111111100000000000000000000000000000000111000000011111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (30#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (31#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b111000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (31#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b111111000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (31#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (32#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (33#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34950]
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (34#1) [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34950]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (35#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (36#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (37#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b01 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001111110011111111111111111111111100000000000000000000000000000000111000000011111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (37#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (37#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (38#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (39#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (40#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001111110011111111111111111111111100000000000000000000000000000000111000000011111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 38 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (40#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001111110011111111111111111111111100000000000000000000000000000000111000000011111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (40#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (40#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (40#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (40#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (40#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (41#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (41#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (42#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (43#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (43#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (43#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (43#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (44#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (45#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (45#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (45#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (45#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 65 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (45#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (45#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (46#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (47#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (48#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (49#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_xbar_3' (50#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_3/synth/zynq_system_xbar_3.v:57]
WARNING: [Synth 8-3848] Net NLW_xbar_s_axi_awid_UNCONNECTED in module/entity zynq_system_axi_mem_intercon_1 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2779]
WARNING: [Synth 8-3848] Net NLW_xbar_s_axi_arid_UNCONNECTED in module/entity zynq_system_axi_mem_intercon_1 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2778]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_axi_mem_intercon_1' (51#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2462]
INFO: [Synth 8-638] synthesizing module 'zynq_system_axi_mem_intercon_1_2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3397]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_10QZWQK' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:89]
INFO: [Synth 8-3491] module 'zynq_system_auto_pc_2' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_2/synth/zynq_system_auto_pc_2.v:57' bound to instance 'auto_pc' of component 'zynq_system_auto_pc_2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:332]
INFO: [Synth 8-638] synthesizing module 'zynq_system_auto_pc_2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_2/synth/zynq_system_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_auto_pc_2' (52#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_2/synth/zynq_system_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_10QZWQK' (53#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:89]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_R0HIN2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1823]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_R0HIN2' (54#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1823]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_13KE7XC' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2022]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_13KE7XC' (55#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2022]
INFO: [Synth 8-3491] module 'zynq_system_xbar_4' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_4/synth/zynq_system_xbar_4.v:57' bound to instance 'xbar' of component 'zynq_system_xbar_4' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:4082]
INFO: [Synth 8-638] synthesizing module 'zynq_system_xbar_4' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_4/synth/zynq_system_xbar_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_xbar_4' (56#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_4/synth/zynq_system_xbar_4.v:57]
WARNING: [Synth 8-3848] Net NLW_xbar_s_axi_awid_UNCONNECTED in module/entity zynq_system_axi_mem_intercon_1_2 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3714]
WARNING: [Synth 8-3848] Net NLW_xbar_s_axi_arid_UNCONNECTED in module/entity zynq_system_axi_mem_intercon_1_2 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3713]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_axi_mem_intercon_1_2' (57#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3397]
INFO: [Synth 8-3491] module 'zynq_system_combiner_top_0_6' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/synth/zynq_system_combiner_top_0_6.v:57' bound to instance 'combiner_top_0' of component 'zynq_system_combiner_top_0_6' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6096]
INFO: [Synth 8-638] synthesizing module 'zynq_system_combiner_top_0_6' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/synth/zynq_system_combiner_top_0_6.v:57]
INFO: [Synth 8-638] synthesizing module 'combiner_top_top' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_top.v:9]
	Parameter C_M_AXI_MASTER_PORTA_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONFIG_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONFIG_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 5'b00000 
	Parameter ap_ST_st2_fsm_1 bound to: 5'b00001 
	Parameter ap_ST_st3_fsm_2 bound to: 5'b00010 
	Parameter ap_ST_st4_fsm_3 bound to: 5'b00011 
	Parameter ap_ST_st5_fsm_4 bound to: 5'b00100 
	Parameter ap_ST_pp1_stg0_fsm_5 bound to: 5'b00101 
	Parameter ap_ST_st14_fsm_6 bound to: 5'b00110 
	Parameter ap_ST_pp2_stg0_fsm_7 bound to: 5'b00111 
	Parameter ap_ST_st23_fsm_8 bound to: 5'b01000 
	Parameter ap_ST_st24_fsm_9 bound to: 5'b01001 
	Parameter ap_ST_st25_fsm_10 bound to: 5'b01010 
	Parameter ap_ST_st26_fsm_11 bound to: 5'b01011 
	Parameter ap_ST_pp4_stg0_fsm_12 bound to: 5'b01100 
	Parameter ap_ST_pp4_stg1_fsm_13 bound to: 5'b01101 
	Parameter ap_ST_pp4_stg2_fsm_14 bound to: 5'b01110 
	Parameter ap_ST_st66_fsm_15 bound to: 5'b01111 
	Parameter ap_ST_pp5_stg0_fsm_16 bound to: 5'b10000 
	Parameter ap_ST_st70_fsm_17 bound to: 5'b10001 
	Parameter ap_ST_st71_fsm_18 bound to: 5'b10010 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv30_0 bound to: 30'b000000000000000000000000000000 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv9_100 bound to: 9'b100000000 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv6_30 bound to: 6'b110000 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv6_20 bound to: 6'b100000 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv7_2 bound to: 7'b0000010 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv30_1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'combiner_top_centre_buffer_0_wgtCent_value' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_centre_buffer_0_wgtCent_value.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_centre_buffer_0_wgtCent_value_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_centre_buffer_0_wgtCent_value.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_centre_buffer_0_wgtCent_value.v:22]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_centre_buffer_0_wgtCent_value_ram' (58#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_centre_buffer_0_wgtCent_value.v:9]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_centre_buffer_0_wgtCent_value' (59#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_centre_buffer_0_wgtCent_value.v:46]
INFO: [Synth 8-638] synthesizing module 'combiner_top_i_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_i_buffer.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_i_buffer_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_i_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_i_buffer.v:22]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_i_buffer_ram' (60#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_i_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_i_buffer' (61#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_i_buffer.v:46]
INFO: [Synth 8-638] synthesizing module 'combiner_top_p_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_p_buffer.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_p_buffer_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_p_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_p_buffer.v:25]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_p_buffer_ram' (62#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_p_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_p_buffer' (63#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_p_buffer.v:58]
INFO: [Synth 8-638] synthesizing module 'combiner_top_c_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_c_buffer.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_c_buffer_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_c_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_c_buffer.v:22]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_c_buffer_ram' (64#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_c_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_c_buffer' (65#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_c_buffer.v:46]
INFO: [Synth 8-638] synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:159]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 35 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35_div' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:95]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35_div_u' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:11]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35_div_u' (66#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:11]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35_div' (67#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:95]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35' (68#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:159]
INFO: [Synth 8-638] synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:159]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 35 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35__parameterized0' (68#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:159]
INFO: [Synth 8-638] synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:159]
	Parameter ID bound to: 3 - type: integer 
	Parameter NUM_STAGE bound to: 35 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combiner_top_sdiv_32ns_32ns_32_35__parameterized1' (68#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:159]
INFO: [Synth 8-4471] merging register 'kernel_info_in_addr0vld_reg_reg' into 'data_points_in_addr0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:2342]
INFO: [Synth 8-4471] merging register 'centres_out_addr0vld_reg_reg' into 'data_points_in_addr0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:2343]
INFO: [Synth 8-4471] merging register 'distortion_out1vld_reg_reg' into 'data_points_in_addr0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:2344]
INFO: [Synth 8-4471] merging register 'n0vld_reg_reg' into 'data_points_in_addr0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:2345]
INFO: [Synth 8-4471] merging register 'k0vld_reg_reg' into 'data_points_in_addr0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:2346]
INFO: [Synth 8-256] done synthesizing module 'combiner_top' (69#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:12]
INFO: [Synth 8-638] synthesizing module 'combiner_top_master_portA_if' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:10]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_master_portA_request_preprocessor' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:221]
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_WIDTH bound to: 97 - type: integer 
	Parameter MAX_REQUEST bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_master_portA_fifo' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:1267]
	Parameter DATA_BITS bound to: 97 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combiner_top_master_portA_fifo' (70#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_master_portA_request_preprocessor' (71#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:221]
INFO: [Synth 8-638] synthesizing module 'combiner_top_master_portA_write' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:334]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_BYTES bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter DATA bound to: 4'b0011 
	Parameter LOOP bound to: 4'b0100 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
INFO: [Synth 8-256] done synthesizing module 'combiner_top_master_portA_write' (72#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:334]
INFO: [Synth 8-638] synthesizing module 'combiner_top_master_portA_read' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:722]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter LOOP bound to: 4'b0011 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
INFO: [Synth 8-638] synthesizing module 'combiner_top_master_portA_read_data_align' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:959]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_WIDTH bound to: 32 - type: integer 
	Parameter DATA_VALID_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combiner_top_master_portA_reg_slice' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:1339]
	Parameter N bound to: 32 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'combiner_top_master_portA_reg_slice' (73#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:1339]
INFO: [Synth 8-638] synthesizing module 'combiner_top_master_portA_fifo__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:1267]
	Parameter DATA_BITS bound to: 32 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combiner_top_master_portA_fifo__parameterized0' (73#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_master_portA_read_data_align' (74#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:959]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_master_portA_read' (75#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:722]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_master_portA_if' (76#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:10]
INFO: [Synth 8-638] synthesizing module 'combiner_top_CONFIG_BUS_if' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_CONFIG_BUS_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 6 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_DATA_POINTS_IN_ADDR_CTRL bound to: 6'b010000 
	Parameter ADDR_DATA_POINTS_IN_ADDR_DATA_0 bound to: 6'b010100 
	Parameter ADDR_KERNEL_INFO_IN_ADDR_CTRL bound to: 6'b011000 
	Parameter ADDR_KERNEL_INFO_IN_ADDR_DATA_0 bound to: 6'b011100 
	Parameter ADDR_CENTRES_OUT_ADDR_CTRL bound to: 6'b100000 
	Parameter ADDR_CENTRES_OUT_ADDR_DATA_0 bound to: 6'b100100 
	Parameter ADDR_DISTORTION_OUT_CTRL bound to: 6'b101000 
	Parameter ADDR_DISTORTION_OUT_DATA_0 bound to: 6'b101100 
	Parameter ADDR_N_CTRL bound to: 6'b110000 
	Parameter ADDR_N_DATA_0 bound to: 6'b110100 
	Parameter ADDR_K_CTRL bound to: 6'b111000 
	Parameter ADDR_K_DATA_0 bound to: 6'b111100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_CONFIG_BUS_if.v:237]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_CONFIG_BUS_if' (77#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_CONFIG_BUS_if.v:9]
INFO: [Synth 8-638] synthesizing module 'combiner_top_ap_rst_if' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combiner_top_ap_rst_if' (78#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'combiner_top_top' (79#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_combiner_top_0_6' (80#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/synth/zynq_system_combiner_top_0_6.v:57]
INFO: [Synth 8-3491] module 'zynq_system_combiner_top_1_7' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_1_7/synth/zynq_system_combiner_top_1_7.v:57' bound to instance 'combiner_top_1' of component 'zynq_system_combiner_top_1_7' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6156]
INFO: [Synth 8-638] synthesizing module 'zynq_system_combiner_top_1_7' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_1_7/synth/zynq_system_combiner_top_1_7.v:57]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_combiner_top_1_7' (81#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_1_7/synth/zynq_system_combiner_top_1_7.v:57]
INFO: [Synth 8-3491] module 'zynq_system_lloyds_kernel_top_0_0' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/synth/zynq_system_lloyds_kernel_top_0_0.v:57' bound to instance 'lloyds_kernel_top_0' of component 'zynq_system_lloyds_kernel_top_0_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6216]
INFO: [Synth 8-638] synthesizing module 'zynq_system_lloyds_kernel_top_0_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/synth/zynq_system_lloyds_kernel_top_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_top' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_top.v:9]
	Parameter C_M_AXI_MASTER_PORTA_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MASTER_PORTA_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONFIG_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CONFIG_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 4'b0000 
	Parameter ap_ST_st2_fsm_1 bound to: 4'b0001 
	Parameter ap_ST_st3_fsm_2 bound to: 4'b0010 
	Parameter ap_ST_st4_fsm_3 bound to: 4'b0011 
	Parameter ap_ST_st5_fsm_4 bound to: 4'b0100 
	Parameter ap_ST_st6_fsm_5 bound to: 4'b0101 
	Parameter ap_ST_st7_fsm_6 bound to: 4'b0110 
	Parameter ap_ST_st8_fsm_7 bound to: 4'b0111 
	Parameter ap_ST_pp0_stg0_fsm_8 bound to: 4'b1000 
	Parameter ap_ST_st18_fsm_9 bound to: 4'b1001 
	Parameter ap_ST_st19_fsm_10 bound to: 4'b1010 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_7FFFFFFF bound to: 2147483647 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_data_points_buffer_0_value' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_data_points_buffer_0_value.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_data_points_buffer_0_value_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_data_points_buffer_0_value.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_data_points_buffer_0_value.v:22]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_data_points_buffer_0_value_ram' (82#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_data_points_buffer_0_value.v:9]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_data_points_buffer_0_value' (83#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_data_points_buffer_0_value.v:46]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_centres_buffer_0_value' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_centres_buffer_0_value.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_centres_buffer_0_value_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_centres_buffer_0_value.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_centres_buffer_0_value.v:22]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_centres_buffer_0_value_ram' (84#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_centres_buffer_0_value.v:9]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_centres_buffer_0_value' (85#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_centres_buffer_0_value.v:46]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_output_buffer_min_idx_V' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_output_buffer_min_idx_V.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_output_buffer_min_idx_V_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_output_buffer_min_idx_V.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_output_buffer_min_idx_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_output_buffer_min_idx_V_ram' (86#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_output_buffer_min_idx_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_output_buffer_min_idx_V' (87#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_output_buffer_min_idx_V.v:46]
INFO: [Synth 8-638] synthesizing module 'load_centres_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b000 
	Parameter ap_ST_pp0_stg0_fsm_1 bound to: 3'b001 
	Parameter ap_ST_pp1_stg0_fsm_2 bound to: 3'b010 
	Parameter ap_ST_pp1_stg1_fsm_3 bound to: 3'b011 
	Parameter ap_ST_st13_fsm_4 bound to: 3'b100 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv30_0 bound to: 30'b000000000000000000000000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv13_F bound to: 13'b0000000001111 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv30_1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv11_1 bound to: 11'b00000000001 
	Parameter ap_const_lv11_2 bound to: 11'b00000000010 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'load_centres_buffer_int_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer_int_buffer.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'load_centres_buffer_int_buffer_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer_int_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer_int_buffer.v:25]
INFO: [Synth 8-256] done synthesizing module 'load_centres_buffer_int_buffer_ram' (88#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer_int_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'load_centres_buffer_int_buffer' (89#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer_int_buffer.v:58]
INFO: [Synth 8-256] done synthesizing module 'load_centres_buffer' (90#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:10]
INFO: [Synth 8-638] synthesizing module 'store_output_points_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_points_buffer.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b000 
	Parameter ap_ST_pp0_stg0_fsm_1 bound to: 3'b001 
	Parameter ap_ST_pp0_stg1_fsm_2 bound to: 3'b010 
	Parameter ap_ST_st5_fsm_3 bound to: 3'b011 
	Parameter ap_ST_pp1_stg0_fsm_4 bound to: 3'b100 
	Parameter ap_ST_st9_fsm_5 bound to: 3'b101 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv7_2 bound to: 7'b0000010 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv6_30 bound to: 6'b110000 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'store_output_points_buffer_int_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_points_buffer_int_buffer.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'store_output_points_buffer_int_buffer_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_points_buffer_int_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_points_buffer_int_buffer.v:26]
INFO: [Synth 8-256] done synthesizing module 'store_output_points_buffer_int_buffer_ram' (91#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_points_buffer_int_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'store_output_points_buffer_int_buffer' (92#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_points_buffer_int_buffer.v:62]
INFO: [Synth 8-256] done synthesizing module 'store_output_points_buffer' (93#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_points_buffer.v:10]
INFO: [Synth 8-638] synthesizing module 'load_points_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b000 
	Parameter ap_ST_pp0_stg0_fsm_1 bound to: 3'b001 
	Parameter ap_ST_pp1_stg0_fsm_2 bound to: 3'b010 
	Parameter ap_ST_pp1_stg1_fsm_3 bound to: 3'b011 
	Parameter ap_ST_st13_fsm_4 bound to: 3'b100 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv6_30 bound to: 6'b110000 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv7_2 bound to: 7'b0000010 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'load_points_buffer_int_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer_int_buffer.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'load_points_buffer_int_buffer_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer_int_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer_int_buffer.v:25]
INFO: [Synth 8-256] done synthesizing module 'load_points_buffer_int_buffer_ram' (94#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer_int_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'load_points_buffer_int_buffer' (95#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer_int_buffer.v:58]
INFO: [Synth 8-256] done synthesizing module 'load_points_buffer' (96#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer.v:10]
INFO: [Synth 8-638] synthesizing module 'store_output_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_buffer.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b000 
	Parameter ap_ST_pp0_stg0_fsm_1 bound to: 3'b001 
	Parameter ap_ST_st4_fsm_2 bound to: 3'b010 
	Parameter ap_ST_pp1_stg0_fsm_3 bound to: 3'b011 
	Parameter ap_ST_st8_fsm_4 bound to: 3'b100 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv6_20 bound to: 6'b100000 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'store_output_buffer_int_buffer' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_buffer_int_buffer.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'store_output_buffer_int_buffer_ram' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_buffer_int_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_buffer_int_buffer.v:26]
INFO: [Synth 8-256] done synthesizing module 'store_output_buffer_int_buffer_ram' (97#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_buffer_int_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'store_output_buffer_int_buffer' (98#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_buffer_int_buffer.v:62]
INFO: [Synth 8-256] done synthesizing module 'store_output_buffer' (99#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_buffer.v:10]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:40]
	Parameter ID bound to: 28 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' (100#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6' (101#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:40]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:40]
	Parameter ID bound to: 29 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized0' (101#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:40]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:40]
	Parameter ID bound to: 30 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized1' (101#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:40]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_add_32ns_32ns_32_1.v:22]
	Parameter ID bound to: 31 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_add_32ns_32ns_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0' (102#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_add_32ns_32ns_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1' (103#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_add_32ns_32ns_32_1.v:22]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_add_32ns_32ns_32_1.v:22]
	Parameter ID bound to: 32 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0' (103#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_add_32ns_32ns_32_1.v:22]
INFO: [Synth 8-4471] merging register 'data_points_addr0vld_reg_reg' into 'block_address0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:2081]
INFO: [Synth 8-4471] merging register 'centres_in_addr0vld_reg_reg' into 'block_address0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:2082]
INFO: [Synth 8-4471] merging register 'output_addr0vld_reg_reg' into 'block_address0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:2083]
INFO: [Synth 8-4471] merging register 'update_points0vld_reg_reg' into 'block_address0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:2084]
INFO: [Synth 8-4471] merging register 'k0vld_reg_reg' into 'block_address0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:2085]
INFO: [Synth 8-4471] merging register 'debug1vld_reg_reg' into 'block_address0vld_reg_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:2086]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:1345]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:1651]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top' (104#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:12]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_master_portA_if' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:10]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_master_portA_request_preprocessor' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:221]
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_WIDTH bound to: 97 - type: integer 
	Parameter MAX_REQUEST bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_master_portA_fifo' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:1267]
	Parameter DATA_BITS bound to: 97 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_master_portA_fifo' (105#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_master_portA_request_preprocessor' (106#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:221]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_master_portA_write' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:334]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_BYTES bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter DATA bound to: 4'b0011 
	Parameter LOOP bound to: 4'b0100 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_master_portA_write' (107#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:334]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_master_portA_read' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:722]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter LOOP bound to: 4'b0011 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_master_portA_read_data_align' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:959]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_WIDTH bound to: 32 - type: integer 
	Parameter DATA_VALID_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_master_portA_reg_slice' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:1339]
	Parameter N bound to: 32 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_master_portA_reg_slice' (108#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:1339]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_master_portA_fifo__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:1267]
	Parameter DATA_BITS bound to: 32 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_master_portA_fifo__parameterized0' (108#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_master_portA_read_data_align' (109#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:959]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_master_portA_read' (110#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:722]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_master_portA_if' (111#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:10]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_CONFIG_BUS_if' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_CONFIG_BUS_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 7 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_BLOCK_ADDRESS_CTRL bound to: 7'b0010000 
	Parameter ADDR_BLOCK_ADDRESS_DATA_0 bound to: 7'b0010100 
	Parameter ADDR_DATA_POINTS_ADDR_CTRL bound to: 7'b0011000 
	Parameter ADDR_DATA_POINTS_ADDR_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_CENTRES_IN_ADDR_CTRL bound to: 7'b0100000 
	Parameter ADDR_CENTRES_IN_ADDR_DATA_0 bound to: 7'b0100100 
	Parameter ADDR_OUTPUT_ADDR_CTRL bound to: 7'b0101000 
	Parameter ADDR_OUTPUT_ADDR_DATA_0 bound to: 7'b0101100 
	Parameter ADDR_UPDATE_POINTS_CTRL bound to: 7'b0110000 
	Parameter ADDR_UPDATE_POINTS_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_N_CTRL bound to: 7'b0111000 
	Parameter ADDR_N_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_K_CTRL bound to: 7'b1000000 
	Parameter ADDR_K_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_DEBUG_CTRL bound to: 7'b1001000 
	Parameter ADDR_DEBUG_DATA_0 bound to: 7'b1001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_CONFIG_BUS_if.v:251]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_CONFIG_BUS_if' (112#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_CONFIG_BUS_if.v:9]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_ap_rst_if' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_ap_rst_if' (113#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_top' (114#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_lloyds_kernel_top_0_0' (115#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/synth/zynq_system_lloyds_kernel_top_0_0.v:57]
INFO: [Synth 8-3491] module 'zynq_system_lloyds_kernel_top_1_1' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_1_1/synth/zynq_system_lloyds_kernel_top_1_1.v:57' bound to instance 'lloyds_kernel_top_1' of component 'zynq_system_lloyds_kernel_top_1_1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6276]
INFO: [Synth 8-638] synthesizing module 'zynq_system_lloyds_kernel_top_1_1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_1_1/synth/zynq_system_lloyds_kernel_top_1_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_lloyds_kernel_top_1_1' (116#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_1_1/synth/zynq_system_lloyds_kernel_top_1_1.v:57]
INFO: [Synth 8-3491] module 'zynq_system_processing_system7_0_0' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/synth/zynq_system_processing_system7_0_0.vhd:56' bound to instance 'processing_system7_0' of component 'zynq_system_processing_system7_0_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
INFO: [Synth 8-638] synthesizing module 'zynq_system_processing_system7_0_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/synth/zynq_system_processing_system7_0_0.vhd:210]
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-3491] module 'processing_system7_v5_3_processing_system7' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153' bound to instance 'U0' of component 'processing_system7_v5_3_processing_system7' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/synth/zynq_system_processing_system7_0_0.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (117#1) [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (118#1) [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
INFO: [Synth 8-256] done synthesizing module 'PS7' (119#1) [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7__parameterized0' (120#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_processing_system7_0_0' (121#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/synth/zynq_system_processing_system7_0_0.vhd:210]
INFO: [Synth 8-638] synthesizing module 'zynq_system_processing_system7_0_axi_periph_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:4330]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_VG7ZLK' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:874]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_VG7ZLK' (122#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:874]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_180AW1Y' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:973]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_180AW1Y' (123#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:973]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_WNEIF9' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1072]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_WNEIF9' (124#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1072]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_16UK5X7' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1171]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_16UK5X7' (125#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1171]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_156Q4UY' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1293]
INFO: [Synth 8-3491] module 'zynq_system_auto_pc_0' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_0/synth/zynq_system_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'zynq_system_auto_pc_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1476]
INFO: [Synth 8-638] synthesizing module 'zynq_system_auto_pc_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_0/synth/zynq_system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (125#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (125#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (125#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (125#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (125#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (125#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (125#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (126#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (127#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (128#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (129#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (130#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (131#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (131#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (132#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (133#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (134#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (134#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (134#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (135#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (135#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (135#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (135#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (135#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (135#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (135#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (135#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (136#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (136#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_25/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_auto_pc_0' (137#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_0/synth/zynq_system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_156Q4UY' (138#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:1293]
INFO: [Synth 8-3491] module 'zynq_system_xbar_2' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/synth/zynq_system_xbar_2.v:57' bound to instance 'xbar' of component 'zynq_system_xbar_2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:4929]
INFO: [Synth 8-638] synthesizing module 'zynq_system_xbar_2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/synth/zynq_system_xbar_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (139#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (140#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (140#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_xbar_2' (141#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/synth/zynq_system_xbar_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_processing_system7_0_axi_periph_0' (142#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:4330]
INFO: [Synth 8-3491] module 'zynq_system_rst_processing_system7_0_50M_0' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/synth/zynq_system_rst_processing_system7_0_50M_0.vhd:56' bound to instance 'rst_processing_system7_0_50M' of component 'zynq_system_rst_processing_system7_0_50M_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6615]
INFO: [Synth 8-638] synthesizing module 'zynq_system_rst_processing_system7_0_50M_0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/synth/zynq_system_rst_processing_system7_0_50M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/synth/zynq_system_rst_processing_system7_0_50M_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (143#1) [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784]
INFO: [Synth 8-256] done synthesizing module 'lpf' (144#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (145#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence' (146#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (147#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_rst_processing_system7_0_50M_0' (148#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/synth/zynq_system_rst_processing_system7_0_50M_0.vhd:71]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP0_ARID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5831]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP0_AWID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5832]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP0_WID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5833]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP1_ARID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5834]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP1_AWID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5835]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP1_WID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5836]
INFO: [Synth 8-256] done synthesizing module 'zynq_system' (149#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5054]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_wrapper' (150#1) [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 1003.281 ; gain = 380.023
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_awid[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3147]
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_awid[1] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3147]
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_arid[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3147]
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_arid[1] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3147]
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_awid[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:4082]
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_awid[1] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:4082]
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_arid[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:4082]
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_arid[1] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:4082]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_ARID[5] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_ARID[4] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_ARID[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_ARID[2] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_AWID[5] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_AWID[4] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_AWID[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_AWID[2] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_WID[5] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_WID[4] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_WID[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_WID[2] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_ARID[5] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_ARID[4] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_ARID[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_ARID[2] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_AWID[5] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_AWID[4] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_AWID[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_AWID[2] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_WID[5] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_WID[4] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_WID[3] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_WID[2] to constant 0 [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:6336]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/U0'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/.Xil/zynq_system_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/.Xil/zynq_system_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_31 || ORIG_REF_NAME==zynq_system_auto_pc_31}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_32 || ORIG_REF_NAME==zynq_system_auto_pc_32}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_33 || ORIG_REF_NAME==zynq_system_auto_pc_33}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_34 || ORIG_REF_NAME==zynq_system_auto_pc_34}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_35 || ORIG_REF_NAME==zynq_system_auto_pc_35}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_36 || ORIG_REF_NAME==zynq_system_auto_pc_36}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_37 || ORIG_REF_NAME==zynq_system_auto_pc_37}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_38 || ORIG_REF_NAME==zynq_system_auto_pc_38}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_39 || ORIG_REF_NAME==zynq_system_auto_pc_39}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_40 || ORIG_REF_NAME==zynq_system_auto_pc_40}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:38]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_22 || ORIG_REF_NAME==zynq_system_auto_pc_22}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==zynq_system_auto_pc_25 || ORIG_REF_NAME==zynq_system_auto_pc_25}'. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc:65]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/.Xil/zynq_system_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/.Xil/zynq_system_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true. (constraint file  /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/synth_1/dont_touch.xdc, line 94).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 1471.926 ; gain = 848.668
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 1471.926 ; gain = 848.668
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-4471] merging register 'quot_tmp_reg[0][30:0]' into 'remd_tmp_reg[0][30:0]' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].quot_tmp_reg[30]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].quot_tmp_reg[29]' and it is trimmed from '31' to '29' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].quot_tmp_reg[28]' and it is trimmed from '31' to '28' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].quot_tmp_reg[27]' and it is trimmed from '31' to '27' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].quot_tmp_reg[26]' and it is trimmed from '31' to '26' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].quot_tmp_reg[25]' and it is trimmed from '31' to '25' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].quot_tmp_reg[24]' and it is trimmed from '31' to '24' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].quot_tmp_reg[23]' and it is trimmed from '31' to '23' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].quot_tmp_reg[22]' and it is trimmed from '31' to '22' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].quot_tmp_reg[21]' and it is trimmed from '31' to '21' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].quot_tmp_reg[20]' and it is trimmed from '31' to '20' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].quot_tmp_reg[19]' and it is trimmed from '31' to '19' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].quot_tmp_reg[18]' and it is trimmed from '31' to '18' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].quot_tmp_reg[17]' and it is trimmed from '31' to '17' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].quot_tmp_reg[16]' and it is trimmed from '31' to '16' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].quot_tmp_reg[15]' and it is trimmed from '31' to '15' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].quot_tmp_reg[14]' and it is trimmed from '31' to '14' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].quot_tmp_reg[13]' and it is trimmed from '31' to '13' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].quot_tmp_reg[12]' and it is trimmed from '31' to '12' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].quot_tmp_reg[11]' and it is trimmed from '31' to '11' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].quot_tmp_reg[10]' and it is trimmed from '31' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].quot_tmp_reg[9]' and it is trimmed from '31' to '9' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].quot_tmp_reg[8]' and it is trimmed from '31' to '8' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].quot_tmp_reg[7]' and it is trimmed from '31' to '7' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].quot_tmp_reg[6]' and it is trimmed from '31' to '6' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].quot_tmp_reg[5]' and it is trimmed from '31' to '5' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].quot_tmp_reg[4]' and it is trimmed from '31' to '4' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].quot_tmp_reg[3]' and it is trimmed from '31' to '3' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].quot_tmp_reg[2]' and it is trimmed from '31' to '2' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '31' to '30' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].quot_tmp_reg[1]' and it is trimmed from '31' to '1' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_sdiv_32ns_32ns_32_35.v:84]
INFO: [Synth 8-4471] merging register 'centre_buffer_1_wgtCent_value_addr_2_reg_1198_reg[7:0]' into 'centre_buffer_0_wgtCent_value_addr_2_reg_1193_reg[7:0]' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1240]
INFO: [Synth 8-4471] merging register 'centre_buffer_2_wgtCent_value_addr_2_reg_1203_reg[7:0]' into 'centre_buffer_0_wgtCent_value_addr_2_reg_1193_reg[7:0]' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1241]
INFO: [Synth 8-4471] merging register 'centre_buffer_count_addr_2_reg_1183_reg[7:0]' into 'centre_buffer_0_wgtCent_value_addr_2_reg_1193_reg[7:0]' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1242]
INFO: [Synth 8-4471] merging register 'centre_buffer_sum_sq_addr_2_reg_1188_reg[7:0]' into 'centre_buffer_0_wgtCent_value_addr_2_reg_1193_reg[7:0]' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1243]
INFO: [Synth 8-4471] merging register 'tmp_cast_reg_1083_reg[32:30]' into 'tmp_5_cast_reg_1078_reg[32:30]' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:2282]
INFO: [Synth 8-4471] merging register 'tmp_25_reg_1310_reg[31:30]' into 'master_portA_addr_2_reg_1300_reg[31:30]' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:2351]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar2_reg_495_pp2_it6_reg' and it is trimmed from '6' to '5' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1164]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar2_reg_495_pp2_it5_reg' and it is trimmed from '6' to '5' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1163]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar2_reg_495_pp2_it4_reg' and it is trimmed from '6' to '5' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1162]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar2_reg_495_pp2_it3_reg' and it is trimmed from '6' to '5' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1161]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar2_reg_495_pp2_it2_reg' and it is trimmed from '6' to '5' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1160]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar2_reg_495_pp2_it1_reg' and it is trimmed from '6' to '5' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1159]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_1148_reg' and it is trimmed from '7' to '6' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1479]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_1222_reg' and it is trimmed from '32' to '8' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1440]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it12_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1203]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it11_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1202]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it10_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1201]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it9_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1201]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it8_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1210]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it7_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1209]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it6_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1208]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it5_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1207]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it4_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1206]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it3_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1205]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it2_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1204]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_11_reg_1235_pp4_it1_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1200]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_1235_reg' and it is trimmed from '32' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top.v:1438]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'combiner_top'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_combiner_top_0_6/hdl/verilog/combiner_top_master_portA_if.v:521]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'combiner_top_master_portA_write'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'combiner_top_master_portA_read'
INFO: [Synth 8-4471] merging register 'tmp_6_add_i32_shr_cast_reg_401_reg[31:30]' into 'bus_addr_reg_390_reg[31:30]' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:742]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_433_reg' and it is trimmed from '11' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:490]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it6_reg' and it is trimmed from '30' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:379]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it5_reg' and it is trimmed from '30' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:378]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it4_reg' and it is trimmed from '30' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:377]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it3_reg' and it is trimmed from '30' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:376]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it2_reg' and it is trimmed from '30' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:375]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it1_reg' and it is trimmed from '30' to '10' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_centres_buffer.v:374]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'load_centres_buffer'
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_353_reg' and it is trimmed from '7' to '6' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/store_output_points_buffer.v:362]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'store_output_points_buffer'
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_377_reg' and it is trimmed from '7' to '6' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer.v:449]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_392_reg' and it is trimmed from '5' to '4' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/load_points_buffer.v:457]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'load_points_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'store_output_buffer'
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_839_reg' and it is trimmed from '5' to '4' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top.v:1326]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lloyds_kernel_top'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_master_portA_if.v:521]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lloyds_kernel_top_master_portA_write'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lloyds_kernel_top_master_portA_read'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-3848] Net NLW_xbar_s_axi_awid_UNCONNECTED in module/entity zynq_system_axi_mem_intercon_1 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2779]
WARNING: [Synth 8-3848] Net NLW_xbar_s_axi_arid_UNCONNECTED in module/entity zynq_system_axi_mem_intercon_1 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:2778]
WARNING: [Synth 8-3848] Net NLW_xbar_s_axi_awid_UNCONNECTED in module/entity zynq_system_axi_mem_intercon_1_2 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3714]
WARNING: [Synth 8-3848] Net NLW_xbar_s_axi_arid_UNCONNECTED in module/entity zynq_system_axi_mem_intercon_1_2 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:3713]
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'combiner_top'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'combiner_top_master_portA_write'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'combiner_top_master_portA_read'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'load_centres_buffer'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'store_output_points_buffer'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'load_points_buffer'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'store_output_buffer'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'lloyds_kernel_top'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lloyds_kernel_top_master_portA_write'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lloyds_kernel_top_master_portA_read'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP0_ARID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5831]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP0_AWID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5832]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP0_WID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5833]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP1_ARID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5834]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP1_AWID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5835]
WARNING: [Synth 8-3848] Net NLW_processing_system7_0_S_AXI_GP1_WID_UNCONNECTED in module/entity zynq_system does not have driver. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/hdl/zynq_system.vhd:5836]

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |combiner_top_sdiv_32ns_32ns_32_35_div |           3|      9133|
|2     |combiner_top__GC0                     |           1|      9494|
|3     |combiner_top_top__GC0                 |           1|      4232|
|4     |lloyds_kernel_top_top                 |           2|     12418|
|5     |zynq_system__GC0                      |           1|     15153|
+------+--------------------------------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:43 ; elapsed = 00:02:46 . Memory (MB): peak = 1472.922 ; gain = 849.664
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 212   
	   2 Input     32 Bit       Adders := 30    
	   4 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 8     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 21    
	   2 Input      6 Bit       Adders := 27    
	   3 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 38    
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 18    
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 154   
+---Registers : 
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 24    
	               47 Bit    Registers := 2     
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 8     
	               32 Bit    Registers := 290   
	               31 Bit    Registers := 404   
	               30 Bit    Registers := 210   
	               29 Bit    Registers := 6     
	               28 Bit    Registers := 6     
	               27 Bit    Registers := 6     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 6     
	               23 Bit    Registers := 6     
	               22 Bit    Registers := 6     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 12    
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 14    
	               15 Bit    Registers := 24    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 46    
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 63    
	                5 Bit    Registers := 75    
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 31    
	                2 Bit    Registers := 343   
	                1 Bit    Registers := 695   
+---RAMs : 
	              24K Bit         RAMs := 4     
	               8K Bit         RAMs := 16    
	               1K Bit         RAMs := 6     
	             1024 Bit         RAMs := 4     
	              512 Bit         RAMs := 14    
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 118   
	  13 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 30    
	   2 Input     30 Bit        Muxes := 182   
	   2 Input     20 Bit        Muxes := 24    
	  19 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 20    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 16    
	  11 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 32    
	   3 Input      8 Bit        Muxes := 6     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 65    
	   5 Input      6 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 55    
	  20 Input      5 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 41    
	  12 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 22    
	   2 Input      2 Bit        Muxes := 144   
	   5 Input      2 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 52    
	   3 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 679   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module zynq_system_wrapper 
Detailed RTL Component Info : 
Module combiner_top_sdiv_32ns_32ns_32_35_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 31    
+---Registers : 
	               31 Bit    Registers := 67    
	               30 Bit    Registers := 31    
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 30    
Module combiner_top_sdiv_32ns_32ns_32_35_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module combiner_top_sdiv_32ns_32ns_32_35 
Detailed RTL Component Info : 
Module combiner_top_sdiv_32ns_32ns_32_35__parameterized0 
Detailed RTL Component Info : 
Module combiner_top_sdiv_32ns_32ns_32_35__parameterized1 
Detailed RTL Component Info : 
Module combiner_top_centre_buffer_0_wgtCent_value_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module combiner_top_centre_buffer_0_wgtCent_value__1 
Detailed RTL Component Info : 
Module combiner_top_centre_buffer_0_wgtCent_value_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module combiner_top_centre_buffer_0_wgtCent_value__2 
Detailed RTL Component Info : 
Module combiner_top_centre_buffer_0_wgtCent_value_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module combiner_top_centre_buffer_0_wgtCent_value__3 
Detailed RTL Component Info : 
Module combiner_top_centre_buffer_0_wgtCent_value_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module combiner_top_centre_buffer_0_wgtCent_value__4 
Detailed RTL Component Info : 
Module combiner_top_centre_buffer_0_wgtCent_value_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module combiner_top_centre_buffer_0_wgtCent_value 
Detailed RTL Component Info : 
Module combiner_top_i_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module combiner_top_i_buffer 
Detailed RTL Component Info : 
Module combiner_top_p_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module combiner_top_p_buffer 
Detailed RTL Component Info : 
Module combiner_top_c_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module combiner_top_c_buffer 
Detailed RTL Component Info : 
Module combiner_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	               30 Bit    Registers := 5     
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	  19 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 7     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
Module combiner_top_master_portA_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module combiner_top_master_portA_request_preprocessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module combiner_top_master_portA_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module combiner_top_master_portA_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module combiner_top_master_portA_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module combiner_top_master_portA_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module combiner_top_master_portA_read_data_align 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module combiner_top_master_portA_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module combiner_top_master_portA_if 
Detailed RTL Component Info : 
Module combiner_top_CONFIG_BUS_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module combiner_top_ap_rst_if 
Detailed RTL Component Info : 
Module combiner_top_top 
Detailed RTL Component Info : 
Module zynq_system_combiner_top_0_6 
Detailed RTL Component Info : 
Module zynq_system_combiner_top_1_7 
Detailed RTL Component Info : 
Module lloyds_kernel_top_data_points_buffer_0_value_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module lloyds_kernel_top_data_points_buffer_0_value__1 
Detailed RTL Component Info : 
Module lloyds_kernel_top_data_points_buffer_0_value_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module lloyds_kernel_top_data_points_buffer_0_value__2 
Detailed RTL Component Info : 
Module lloyds_kernel_top_data_points_buffer_0_value_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module lloyds_kernel_top_data_points_buffer_0_value__3 
Detailed RTL Component Info : 
Module lloyds_kernel_top_centres_buffer_0_value_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module lloyds_kernel_top_centres_buffer_0_value__1 
Detailed RTL Component Info : 
Module lloyds_kernel_top_centres_buffer_0_value_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module lloyds_kernel_top_centres_buffer_0_value__2 
Detailed RTL Component Info : 
Module lloyds_kernel_top_centres_buffer_0_value_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module lloyds_kernel_top_centres_buffer_0_value 
Detailed RTL Component Info : 
Module lloyds_kernel_top_output_buffer_min_idx_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module lloyds_kernel_top_output_buffer_min_idx_V 
Detailed RTL Component Info : 
Module lloyds_kernel_top_data_points_buffer_0_value_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module lloyds_kernel_top_data_points_buffer_0_value__4 
Detailed RTL Component Info : 
Module lloyds_kernel_top_data_points_buffer_0_value_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module lloyds_kernel_top_data_points_buffer_0_value__5 
Detailed RTL Component Info : 
Module lloyds_kernel_top_data_points_buffer_0_value_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module lloyds_kernel_top_data_points_buffer_0_value__6 
Detailed RTL Component Info : 
Module lloyds_kernel_top_data_points_buffer_0_value_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module lloyds_kernel_top_data_points_buffer_0_value 
Detailed RTL Component Info : 
Module load_centres_buffer_int_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module load_centres_buffer_int_buffer 
Detailed RTL Component Info : 
Module load_centres_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module store_output_points_buffer_int_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module store_output_points_buffer_int_buffer 
Detailed RTL Component Info : 
Module store_output_points_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module load_points_buffer_int_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module load_points_buffer_int_buffer 
Detailed RTL Component Info : 
Module load_points_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module store_output_buffer_int_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module store_output_buffer_int_buffer 
Detailed RTL Component Info : 
Module store_output_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
Module lloyds_kernel_top_mul_32s_32s_64_6 
Detailed RTL Component Info : 
Module lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
Module lloyds_kernel_top_mul_32s_32s_64_6__parameterized0 
Detailed RTL Component Info : 
Module lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
Module lloyds_kernel_top_mul_32s_32s_64_6__parameterized1 
Detailed RTL Component Info : 
Module lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module lloyds_kernel_top_add_32ns_32ns_32_1 
Detailed RTL Component Info : 
Module lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0 
Detailed RTL Component Info : 
Module lloyds_kernel_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 46    
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   2 Input     12 Bit        Muxes := 6     
	  11 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 51    
Module lloyds_kernel_top_master_portA_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lloyds_kernel_top_master_portA_request_preprocessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lloyds_kernel_top_master_portA_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module lloyds_kernel_top_master_portA_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module lloyds_kernel_top_master_portA_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lloyds_kernel_top_master_portA_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module lloyds_kernel_top_master_portA_read_data_align 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module lloyds_kernel_top_master_portA_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lloyds_kernel_top_master_portA_if 
Detailed RTL Component Info : 
Module lloyds_kernel_top_CONFIG_BUS_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lloyds_kernel_top_ap_rst_if 
Detailed RTL Component Info : 
Module lloyds_kernel_top_top 
Detailed RTL Component Info : 
Module zynq_system_lloyds_kernel_top_0_0 
Detailed RTL Component Info : 
Module zynq_system_lloyds_kernel_top_1_1 
Detailed RTL Component Info : 
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module dmem 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module fifo_generator_top 
Detailed RTL Component Info : 
Module fifo_generator_v11_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_v11_0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized0 
Detailed RTL Component Info : 
Module output_blk__parameterized0 
Detailed RTL Component Info : 
Module dmem__parameterized0 
Detailed RTL Component Info : 
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__2 
Detailed RTL Component Info : 
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__2 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v11_0_synth__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v11_0__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module axi_protocol_converter_v2_1_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module reset_blk_ramfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized1 
Detailed RTL Component Info : 
Module output_blk__parameterized1 
Detailed RTL Component Info : 
Module dmem__parameterized1 
Detailed RTL Component Info : 
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__1 
Detailed RTL Component Info : 
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__1 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_v11_0_synth__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_v11_0__parameterized1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__parameterized1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__parameterized1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module axi_protocol_converter_v2_1_r_axi3_conv 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi3_conv 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi_protocol_converter 
Detailed RTL Component Info : 
Module zynq_system_auto_pc_1 
Detailed RTL Component Info : 
Module m00_couplers_imp_1ULZJWI 
Detailed RTL Component Info : 
Module s00_couplers_imp_5VZGPS 
Detailed RTL Component Info : 
Module s01_couplers_imp_1XMYHY6 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_mux_enc__parameterized2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized3 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_carry_and__31 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__32 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__33 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__34 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__26 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__27 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__28 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__29 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__30 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__21 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__22 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__23 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__24 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__25 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__11 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__12 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__13 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__14 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__15 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__16 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__17 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_carry_and__79 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__78 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__77 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__76 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__75 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__74 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__73 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__72 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__71 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__70 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__69 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__68 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__67 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__66 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__65 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__3 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__42 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__41 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__40 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__39 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__38 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__37 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__36 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__35 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_splitter__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_ndeep_srl__18 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_wdata_router__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__64 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__63 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__62 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__61 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__60 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__59 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__58 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__57 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__56 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__55 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__54 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__53 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__52 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__51 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__50 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__2 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__34 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__33 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__32 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__31 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__30 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__29 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__28 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__27 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_carry_and__49 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__48 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__47 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__46 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__45 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__44 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__43 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__42 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__41 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__40 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__39 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__38 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__37 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__36 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__35 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__26 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__25 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__24 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__23 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__22 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__21 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__20 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__19 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_ndeep_srl__10 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_wdata_router 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_addr_decoder__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_wdata_mux 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__2 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__3 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__4 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__5 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__6 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__7 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__8 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_axi2vector__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized0__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_vector2axi__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_ndeep_srl__9 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized1__1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_wdata_mux__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__2 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__3 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__4 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__5 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__6 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__7 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__8 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_axi2vector 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_vector2axi 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_axi_crossbar 
Detailed RTL Component Info : 
Module zynq_system_xbar_3 
Detailed RTL Component Info : 
Module zynq_system_axi_mem_intercon_1 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__1 
Detailed RTL Component Info : 
Module output_blk__1 
Detailed RTL Component Info : 
Module dmem__1 
Detailed RTL Component Info : 
Module memory__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__5 
Detailed RTL Component Info : 
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__5 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__1 
Detailed RTL Component Info : 
Module fifo_generator_top__1 
Detailed RTL Component Info : 
Module fifo_generator_v11_0_synth__1 
Detailed RTL Component Info : 
Module fifo_generator_v11_0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__1 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized0__1 
Detailed RTL Component Info : 
Module output_blk__parameterized0__1 
Detailed RTL Component Info : 
Module dmem__parameterized0__1 
Detailed RTL Component Info : 
Module memory__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__4 
Detailed RTL Component Info : 
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__4 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized0__1 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized0__1 
Detailed RTL Component Info : 
Module fifo_generator_v11_0_synth__parameterized0__1 
Detailed RTL Component Info : 
Module fifo_generator_v11_0__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__parameterized0__1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_a_axi3_conv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module axi_protocol_converter_v2_1_w_axi3_conv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b_downsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module reset_blk_ramfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized1__1 
Detailed RTL Component Info : 
Module output_blk__parameterized1__1 
Detailed RTL Component Info : 
Module dmem__parameterized1__1 
Detailed RTL Component Info : 
Module memory__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__3 
Detailed RTL Component Info : 
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__3 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized1__1 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized1__1 
Detailed RTL Component Info : 
Module fifo_generator_v11_0_synth__parameterized1__1 
Detailed RTL Component Info : 
Module fifo_generator_v11_0__parameterized1__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__parameterized1__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__parameterized1__1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_a_axi3_conv__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module axi_protocol_converter_v2_1_r_axi3_conv__1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi3_conv__1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi_protocol_converter__1 
Detailed RTL Component Info : 
Module zynq_system_auto_pc_2 
Detailed RTL Component Info : 
Module m00_couplers_imp_10QZWQK 
Detailed RTL Component Info : 
Module s00_couplers_imp_R0HIN2 
Detailed RTL Component Info : 
Module s01_couplers_imp_13KE7XC 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized2__3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized3__3 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_mux_enc__parameterized2__2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized3__2 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_splitter__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_decerr_slave__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_carry_and__139 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__138 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__137 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__136 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__135 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__7 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__134 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__133 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__132 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__131 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__130 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__7 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__129 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__128 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__127 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__126 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__125 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__7 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__3 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__85 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__84 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__83 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__82 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__81 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__80 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__79 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__78 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_carry_and__124 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__123 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__122 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__121 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__120 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__6 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__119 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__118 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__117 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__116 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__115 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__6 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__114 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__113 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__112 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__111 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__110 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__6 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized0__3 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__77 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__76 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__75 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__74 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__73 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__72 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__71 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__70 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_splitter__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_ndeep_srl__69 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_wdata_router__3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__109 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__108 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__107 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__106 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__105 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__5 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__104 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__103 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__102 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__101 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__100 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__5 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__99 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__98 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__97 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__96 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__95 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__5 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__2 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__68 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__67 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__66 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__65 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__64 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__63 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__62 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__61 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_carry_and__94 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__93 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__92 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__91 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__90 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__89 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__88 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__87 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__86 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__85 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__84 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__83 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__82 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__81 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__80 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__4 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized0__2 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__60 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__59 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__58 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__57 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__56 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__55 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__54 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__53 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_splitter__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_ndeep_srl__52 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_wdata_router__2 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_addr_decoder__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__17 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized1__3 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_wdata_mux__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__16 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__15 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__14 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__13 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__12 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__11 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__10 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__9 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_axi2vector__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__7 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized0__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__6 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_vector2axi__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__3 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_addr_decoder__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_ndeep_srl__51 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized1__2 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_wdata_mux__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__50 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__49 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__48 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__47 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__46 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__45 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__44 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__43 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_axi2vector__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__5 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized0__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_vector2axi__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__2 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_crossbar__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_axi_crossbar__1 
Detailed RTL Component Info : 
Module zynq_system_xbar_4 
Detailed RTL Component Info : 
Module zynq_system_axi_mem_intercon_1_2 
Detailed RTL Component Info : 
Module processing_system7_v5_3_processing_system7__parameterized0 
Detailed RTL Component Info : 
Module zynq_system_processing_system7_0_0 
Detailed RTL Component Info : 
Module m00_couplers_imp_VG7ZLK 
Detailed RTL Component Info : 
Module m01_couplers_imp_180AW1Y 
Detailed RTL Component Info : 
Module m02_couplers_imp_WNEIF9 
Detailed RTL Component Info : 
Module m03_couplers_imp_16UK5X7 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_vector2axi__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_axi2vector__parameterized1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__parameterized1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 
Detailed RTL Component Info : 
Module zynq_system_auto_pc_0 
Detailed RTL Component Info : 
Module s00_couplers_imp_156Q4UY 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_carry_and__16 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__17 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__18 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__19 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__20 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__11 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__12 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__13 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__14 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__15 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__6 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__7 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__8 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__9 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__10 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__5 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized5 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_mux_enc__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_mux_enc__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_mux_enc__parameterized5__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized5 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_mux_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_mux_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module axi_crossbar_v2_1_axi_crossbar__parameterized0 
Detailed RTL Component Info : 
Module zynq_system_xbar_2 
Detailed RTL Component Info : 
Module zynq_system_processing_system7_0_axi_periph_0 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module zynq_system_rst_processing_system7_0_50M_0 
Detailed RTL Component Info : 
Module zynq_system 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[9] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[9] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[9] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[9] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar__1.
WARNING: [Synth 8-3332] Sequential element (\loop[0].dividend_tmp_reg[1][0] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[1].dividend_tmp_reg[2][1] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[1].dividend_tmp_reg[2][0] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[2].dividend_tmp_reg[3][2] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[2].dividend_tmp_reg[3][1] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[2].dividend_tmp_reg[3][0] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[3].dividend_tmp_reg[4][3] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[3].dividend_tmp_reg[4][2] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[3].dividend_tmp_reg[4][1] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[3].dividend_tmp_reg[4][0] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[4].dividend_tmp_reg[5][4] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[4].dividend_tmp_reg[5][3] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[4].dividend_tmp_reg[5][2] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[4].dividend_tmp_reg[5][1] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[4].dividend_tmp_reg[5][0] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[5].dividend_tmp_reg[6][5] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[5].dividend_tmp_reg[6][4] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[5].dividend_tmp_reg[6][3] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[5].dividend_tmp_reg[6][2] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[5].dividend_tmp_reg[6][1] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[5].dividend_tmp_reg[6][0] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].dividend_tmp_reg[7][6] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].dividend_tmp_reg[7][5] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].dividend_tmp_reg[7][4] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].dividend_tmp_reg[7][3] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].dividend_tmp_reg[7][2] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].dividend_tmp_reg[7][1] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].dividend_tmp_reg[7][0] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].dividend_tmp_reg[8][7] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].dividend_tmp_reg[8][6] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].dividend_tmp_reg[8][5] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].dividend_tmp_reg[8][4] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].dividend_tmp_reg[8][3] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].dividend_tmp_reg[8][2] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].dividend_tmp_reg[8][1] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].dividend_tmp_reg[8][0] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[8].dividend_tmp_reg[9][8] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[8].dividend_tmp_reg[9][7] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[8].dividend_tmp_reg[9][6] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[8].dividend_tmp_reg[9][5] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[8].dividend_tmp_reg[9][4] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[8].dividend_tmp_reg[9][3] ) is unused and will be removed from module combiner_top_sdiv_32ns_32ns_32_35_div_u.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '4' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '4' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '15' to '4' bits. [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_lloyds_kernel_top_0_0/hdl/verilog/lloyds_kernel_top_mul_32s_32s_64_6.v:32]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:02:52 . Memory (MB): peak = 1472.922 ; gain = 849.664
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------+
|Module Name                                      | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                          | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------+
|combiner_top_centre_buffer_0_wgtCent_value_ram   | ram_reg    | 256 X 32(WRITE_FIRST)  | W | R |                        |   |   | Port A       | 1      | 0      | combiner_top_centre_buffer_0_wgtCent_value_ram/extram      | 
|combiner_top_i_buffer_ram                        | ram_reg    | 32 X 32(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | combiner_top_i_buffer_ram/extram__1                        | 
|combiner_top_p_buffer_ram                        | ram_reg    | 64 X 32(WRITE_FIRST)   | W | R | 64 X 32(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | combiner_top_p_buffer_ram/extram__2                        | 
|combiner_top_c_buffer_ram                        | ram_reg    | 1 K X 32(WRITE_FIRST)  | W | R |                        |   |   | Port A       | 0      | 1      | combiner_top_c_buffer_ram/extram__3                        | 
|lloyds_kernel_top_data_points_buffer_0_value_ram | ram_reg    | 16 X 32(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_data_points_buffer_0_value_ram/extram__4 | 
|lloyds_kernel_top_centres_buffer_0_value_ram     | ram_reg    | 256 X 32(WRITE_FIRST)  | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_centres_buffer_0_value_ram/extram__5     | 
|lloyds_kernel_top_output_buffer_min_idx_V_ram    | ram_reg    | 16 X 8(WRITE_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_output_buffer_min_idx_V_ram/extram__6    | 
|load_centres_buffer_int_buffer_ram               | ram_reg    | 1 K X 32(WRITE_FIRST)  | W | R | 1 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | load_centres_buffer_int_buffer_ram/extram__7               | 
|store_output_points_buffer_int_buffer_ram        | ram_reg    | 64 X 32(WRITE_FIRST)   | W |   | 64 X 32(WRITE_FIRST)   | W | R | Port A and B | 0      | 1      | store_output_points_buffer_int_buffer_ram/extram__8        | 
|load_points_buffer_int_buffer_ram                | ram_reg    | 64 X 32(WRITE_FIRST)   | W | R | 64 X 32(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | load_points_buffer_int_buffer_ram/extram__9                | 
|store_output_buffer_int_buffer_ram               | ram_reg    | 32 X 32(WRITE_FIRST)   | W | R | 32 X 32(READ_FIRST)    | W |   | Port A and B | 0      | 1      | store_output_buffer_int_buffer_ram/extram__10              | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+----------------------------------------------------------------+
|Module Name           | RTL Object                                                                                                                                                                              | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name                                              | 
+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+----------------------------------------------------------------+
|zynq_system_auto_pc_1 | inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg              | User Attribute     | 32 X 6               | RAM32M x 1     | zynq_system_axi_mem_intercon_1/zynq_system_auto_pc_1/ram__12   | 
|zynq_system_auto_pc_1 | inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg         | User Attribute     | 32 X 5               | RAM32M x 1     | zynq_system_axi_mem_intercon_1/zynq_system_auto_pc_1/ram__14   | 
|zynq_system_auto_pc_1 | inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 1               | RAM32X1D x 1   | zynq_system_axi_mem_intercon_1/zynq_system_auto_pc_1/ram__16   | 
|zynq_system_auto_pc_2 | inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg              | User Attribute     | 32 X 6               | RAM32M x 1     | zynq_system_axi_mem_intercon_1_2/zynq_system_auto_pc_2/ram__18 | 
|zynq_system_auto_pc_2 | inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg         | User Attribute     | 32 X 5               | RAM32M x 1     | zynq_system_axi_mem_intercon_1_2/zynq_system_auto_pc_2/ram__20 | 
|zynq_system_auto_pc_2 | inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 1               | RAM32X1D x 1   | zynq_system_axi_mem_intercon_1_2/zynq_system_auto_pc_2/ram__22 | 
+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+----------------------------------------------------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name                                | OP MODE                | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (combiner_top_sdiv_32ns_32ns_32_35_div:/ce0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top_top__GC0:/\combiner_top_master_portA_if_U/bus_write/FSM_onehot_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top_top__GC0:/\combiner_top_CONFIG_BUS_if_U/rstate_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lloyds_kernel_top_top:/lloyds_kernel_top_U/\grp_store_output_buffer_fu_556/tmp_23_reg_305_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lloyds_kernel_top_top:/lloyds_kernel_top_U/\kernel_info_block_address_reg_826_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lloyds_kernel_top_top:/lloyds_kernel_top_U/\grp_load_centres_buffer_fu_522/bus_addr_reg_390_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lloyds_kernel_top_top:/lloyds_kernel_top_U/\grp_load_centres_buffer_fu_522/bus_addr_reg_390_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lloyds_kernel_top_top:/lloyds_kernel_top_U/\FSM_onehot_ap_CS_fsm_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lloyds_kernel_top_top:/lloyds_kernel_top_U/block_address0vld_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lloyds_kernel_top_top:/\lloyds_kernel_top_master_portA_if_U/bus_write/FSM_onehot_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lloyds_kernel_top_top:/\lloyds_kernel_top_CONFIG_BUS_if_U/rstate_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/i_4_52/\b_reg_471_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/i_4_52/\b_reg_471_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/i_4_52/\b_reg_471_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/\tmp_5_cast_reg_1078_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/\tmp_5_cast_reg_1078_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/i_4_52/\b_reg_471_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/\FSM_onehot_ap_CS_fsm_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/\master_portA_addr_2_reg_1300_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/\master_portA_addr_2_reg_1300_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (combiner_top__GC0:/data_points_in_addr0vld_reg_reg)
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:08 . Memory (MB): peak = 1472.922 ; gain = 849.664
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:03:13 . Memory (MB): peak = 1617.922 ; gain = 994.664
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:20 . Memory (MB): peak = 1657.930 ; gain = 1034.672
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_0_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_0_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_1_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_1_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_2_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_2_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_sum_sq_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_sum_sq_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/i_buffer_U/combiner_top_i_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/i_buffer_U/combiner_top_i_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/p_buffer_U/combiner_top_p_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_0_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_0_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_1_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_1_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_2_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_2_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_sum_sq_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_sum_sq_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/i_buffer_U/combiner_top_i_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/i_buffer_U/combiner_top_i_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/combiner_top_U/p_buffer_U/combiner_top_p_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/data_points_buffer_0_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/data_points_buffer_0_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_buffer_min_idx_V_U/lloyds_kernel_top_output_buffer_min_idx_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_points_buffer_0_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_points_buffer_0_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_points_buffer_1_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_points_buffer_1_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_522/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_522/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_544/int_buffer_U/load_points_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_544/int_buffer_U/load_points_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/data_points_buffer_0_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/data_points_buffer_0_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_buffer_min_idx_V_U/lloyds_kernel_top_output_buffer_min_idx_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_points_buffer_0_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_points_buffer_0_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_points_buffer_1_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/output_points_buffer_1_value_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_522/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_522/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_544/int_buffer_U/load_points_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_544/int_buffer_U/load_points_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:47 ; elapsed = 00:03:51 . Memory (MB): peak = 1712.406 ; gain = 1089.148
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
design zynq_system_auto_pc_0 has 4 max_fanout violations cannot be satisfied

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_awid[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_awid[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_arid[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_arid[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_awid[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_awid[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_arid[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin xbar:s_axi_arid[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_ARID[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_ARID[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_ARID[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_ARID[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_AWID[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_AWID[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_AWID[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_AWID[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_WID[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_WID[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_WID[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP0_WID[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_ARID[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_ARID[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_ARID[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_ARID[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_AWID[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_AWID[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_AWID[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_AWID[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_WID[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_WID[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_WID[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin processing_system7_0:S_AXI_GP1_WID[2] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:52 ; elapsed = 00:03:56 . Memory (MB): peak = 1712.406 ; gain = 1089.148
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:52 ; elapsed = 00:03:56 . Memory (MB): peak = 1712.406 ; gain = 1089.148
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:04:02 . Memory (MB): peak = 1712.406 ; gain = 1089.148
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[30].sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[1].dividend_tmp_reg[2][30]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[2].dividend_tmp_reg[3][30]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[3].dividend_tmp_reg[4][30]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[4].dividend_tmp_reg[5][30]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[5].dividend_tmp_reg[6][30]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[6].dividend_tmp_reg[7][30]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[7].dividend_tmp_reg[8][30]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[8].dividend_tmp_reg[9][30]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[9].dividend_tmp_reg[10][30]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[10].dividend_tmp_reg[11][30] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[11].dividend_tmp_reg[12][30] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[12].dividend_tmp_reg[13][30] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[13].dividend_tmp_reg[14][30] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[14].dividend_tmp_reg[15][30] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[15].dividend_tmp_reg[16][30] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[16].dividend_tmp_reg[17][30] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[17].dividend_tmp_reg[18][30] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[18].dividend_tmp_reg[19][30] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[19].dividend_tmp_reg[20][30] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[20].dividend_tmp_reg[21][30] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[21].dividend_tmp_reg[22][30] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[22].dividend_tmp_reg[23][30] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[23].dividend_tmp_reg[24][30] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[24].dividend_tmp_reg[25][30] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[25].dividend_tmp_reg[26][30] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[26].dividend_tmp_reg[27][30] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[27].dividend_tmp_reg[28][30] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[28].dividend_tmp_reg[29][30] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[29].dividend_tmp_reg[30][30] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[30].sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[1].dividend_tmp_reg[2][30]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[2].dividend_tmp_reg[3][30]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[3].dividend_tmp_reg[4][30]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[4].dividend_tmp_reg[5][30]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[5].dividend_tmp_reg[6][30]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[6].dividend_tmp_reg[7][30]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[7].dividend_tmp_reg[8][30]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[8].dividend_tmp_reg[9][30]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[9].dividend_tmp_reg[10][30]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[10].dividend_tmp_reg[11][30] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[11].dividend_tmp_reg[12][30] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[12].dividend_tmp_reg[13][30] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[13].dividend_tmp_reg[14][30] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[14].dividend_tmp_reg[15][30] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[15].dividend_tmp_reg[16][30] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[16].dividend_tmp_reg[17][30] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[17].dividend_tmp_reg[18][30] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[18].dividend_tmp_reg[19][30] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[19].dividend_tmp_reg[20][30] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[20].dividend_tmp_reg[21][30] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[21].dividend_tmp_reg[22][30] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[22].dividend_tmp_reg[23][30] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[23].dividend_tmp_reg[24][30] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[24].dividend_tmp_reg[25][30] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[25].dividend_tmp_reg[26][30] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[26].dividend_tmp_reg[27][30] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[27].dividend_tmp_reg[28][30] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[28].dividend_tmp_reg[29][30] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[29].dividend_tmp_reg[30][30] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[30].sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[1].dividend_tmp_reg[2][30]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[2].dividend_tmp_reg[3][30]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[3].dividend_tmp_reg[4][30]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[4].dividend_tmp_reg[5][30]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[5].dividend_tmp_reg[6][30]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[6].dividend_tmp_reg[7][30]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[7].dividend_tmp_reg[8][30]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[8].dividend_tmp_reg[9][30]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[9].dividend_tmp_reg[10][30]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[10].dividend_tmp_reg[11][30] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[11].dividend_tmp_reg[12][30] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[12].dividend_tmp_reg[13][30] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[13].dividend_tmp_reg[14][30] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[14].dividend_tmp_reg[15][30] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[15].dividend_tmp_reg[16][30] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[16].dividend_tmp_reg[17][30] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[17].dividend_tmp_reg[18][30] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[18].dividend_tmp_reg[19][30] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[19].dividend_tmp_reg[20][30] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[20].dividend_tmp_reg[21][30] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[21].dividend_tmp_reg[22][30] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[22].dividend_tmp_reg[23][30] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[23].dividend_tmp_reg[24][30] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[24].dividend_tmp_reg[25][30] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[25].dividend_tmp_reg[26][30] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[26].dividend_tmp_reg[27][30] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[27].dividend_tmp_reg[28][30] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[28].dividend_tmp_reg[29][30] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[29].dividend_tmp_reg[30][30] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/ap_reg_ppstg_exitcond1_reg_1116_pp2_it5_reg[0]                                                                                                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/ap_reg_ppstg_exitcond9_reg_1097_pp1_it5_reg[0]                                                                                                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/ap_reg_ppstg_indvar2_reg_495_pp2_it6_reg[4]                                                                                                              | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/ap_reg_ppstg_indvar_reg_483_pp1_it6_reg[5]                                                                                                               | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/ap_reg_ppstg_tmp_11_reg_1235_pp4_it11_reg[9]                                                                                                             | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|zynq_system_combiner_top_0_6      | inst/combiner_top_U/ap_reg_ppstg_tmp_1_reg_1213_pp4_it11_reg[0]                                                                                                              | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[30].sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[1].dividend_tmp_reg[2][30]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[2].dividend_tmp_reg[3][30]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[3].dividend_tmp_reg[4][30]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[4].dividend_tmp_reg[5][30]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[5].dividend_tmp_reg[6][30]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[6].dividend_tmp_reg[7][30]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[7].dividend_tmp_reg[8][30]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[8].dividend_tmp_reg[9][30]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[9].dividend_tmp_reg[10][30]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[10].dividend_tmp_reg[11][30] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[11].dividend_tmp_reg[12][30] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[12].dividend_tmp_reg[13][30] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[13].dividend_tmp_reg[14][30] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[14].dividend_tmp_reg[15][30] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[15].dividend_tmp_reg[16][30] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[16].dividend_tmp_reg[17][30] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[17].dividend_tmp_reg[18][30] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[18].dividend_tmp_reg[19][30] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[19].dividend_tmp_reg[20][30] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[20].dividend_tmp_reg[21][30] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[21].dividend_tmp_reg[22][30] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[22].dividend_tmp_reg[23][30] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[23].dividend_tmp_reg[24][30] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[24].dividend_tmp_reg[25][30] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[25].dividend_tmp_reg[26][30] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[26].dividend_tmp_reg[27][30] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[27].dividend_tmp_reg[28][30] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[28].dividend_tmp_reg[29][30] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U1/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[29].dividend_tmp_reg[30][30] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[30].sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[1].dividend_tmp_reg[2][30]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[2].dividend_tmp_reg[3][30]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[3].dividend_tmp_reg[4][30]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[4].dividend_tmp_reg[5][30]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[5].dividend_tmp_reg[6][30]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[6].dividend_tmp_reg[7][30]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[7].dividend_tmp_reg[8][30]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[8].dividend_tmp_reg[9][30]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[9].dividend_tmp_reg[10][30]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[10].dividend_tmp_reg[11][30] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[11].dividend_tmp_reg[12][30] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[12].dividend_tmp_reg[13][30] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[13].dividend_tmp_reg[14][30] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[14].dividend_tmp_reg[15][30] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[15].dividend_tmp_reg[16][30] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[16].dividend_tmp_reg[17][30] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[17].dividend_tmp_reg[18][30] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[18].dividend_tmp_reg[19][30] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[19].dividend_tmp_reg[20][30] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[20].dividend_tmp_reg[21][30] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[21].dividend_tmp_reg[22][30] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[22].dividend_tmp_reg[23][30] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[23].dividend_tmp_reg[24][30] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[24].dividend_tmp_reg[25][30] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[25].dividend_tmp_reg[26][30] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[26].dividend_tmp_reg[27][30] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[27].dividend_tmp_reg[28][30] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[28].dividend_tmp_reg[29][30] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U2/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[29].dividend_tmp_reg[30][30] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[30].sign_tmp_reg[31][1]      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[1].dividend_tmp_reg[2][30]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[2].dividend_tmp_reg[3][30]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[3].dividend_tmp_reg[4][30]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[4].dividend_tmp_reg[5][30]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[5].dividend_tmp_reg[6][30]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[6].dividend_tmp_reg[7][30]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[7].dividend_tmp_reg[8][30]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[8].dividend_tmp_reg[9][30]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[9].dividend_tmp_reg[10][30]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[10].dividend_tmp_reg[11][30] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[11].dividend_tmp_reg[12][30] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[12].dividend_tmp_reg[13][30] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[13].dividend_tmp_reg[14][30] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[14].dividend_tmp_reg[15][30] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[15].dividend_tmp_reg[16][30] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[16].dividend_tmp_reg[17][30] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[17].dividend_tmp_reg[18][30] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[18].dividend_tmp_reg[19][30] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[19].dividend_tmp_reg[20][30] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[20].dividend_tmp_reg[21][30] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[21].dividend_tmp_reg[22][30] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[22].dividend_tmp_reg[23][30] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[23].dividend_tmp_reg[24][30] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[24].dividend_tmp_reg[25][30] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[25].dividend_tmp_reg[26][30] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[26].dividend_tmp_reg[27][30] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[27].dividend_tmp_reg[28][30] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[28].dividend_tmp_reg[29][30] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/combiner_top_sdiv_32ns_32ns_32_35_U3/combiner_top_sdiv_32ns_32ns_32_35_div_U/combiner_top_sdiv_32ns_32ns_32_35_div_u_0/loop[29].dividend_tmp_reg[30][30] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/ap_reg_ppstg_exitcond1_reg_1116_pp2_it5_reg[0]                                                                                                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/ap_reg_ppstg_exitcond9_reg_1097_pp1_it5_reg[0]                                                                                                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/ap_reg_ppstg_indvar2_reg_495_pp2_it6_reg[4]                                                                                                              | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/ap_reg_ppstg_indvar_reg_483_pp1_it6_reg[5]                                                                                                               | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/ap_reg_ppstg_tmp_11_reg_1235_pp4_it11_reg[9]                                                                                                             | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|zynq_system_combiner_top_1_7      | inst/combiner_top_U/ap_reg_ppstg_tmp_1_reg_1213_pp4_it11_reg[0]                                                                                                              | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_522/ap_reg_ppstg_exitcond3_reg_406_pp0_it5_reg[0]                                                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_522/ap_reg_ppstg_indvar_reg_193_pp0_it6_reg[9]                                                                           | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_544/ap_reg_ppstg_exitcond2_reg_350_pp0_it5_reg[0]                                                                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_544/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[5]                                                                            | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]                                                   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]                                                   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/ap_reg_ppstg_tmp_14_reg_901_pp0_it7_reg[0]                                                                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/ap_reg_ppstg_tmp_3_reg_877_pp0_it6_reg[0]                                                                                                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it7_reg[31]                                                                                         | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it7_reg[31]                                                                                         | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it7_reg[31]                                                                                         | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it7_reg[7]                                                                                            | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]                                                   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0                                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0                                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|zynq_system_lloyds_kernel_top_0_0 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0                                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_522/ap_reg_ppstg_exitcond3_reg_406_pp0_it5_reg[0]                                                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_522/ap_reg_ppstg_indvar_reg_193_pp0_it6_reg[9]                                                                           | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_544/ap_reg_ppstg_exitcond2_reg_350_pp0_it5_reg[0]                                                                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_544/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[5]                                                                            | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]                                                   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]                                                   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/ap_reg_ppstg_tmp_14_reg_901_pp0_it7_reg[0]                                                                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/ap_reg_ppstg_tmp_3_reg_877_pp0_it6_reg[0]                                                                                                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it7_reg[31]                                                                                         | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it7_reg[31]                                                                                         | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it7_reg[31]                                                                                         | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it7_reg[7]                                                                                            | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]                                                   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0                                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U29/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0                                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|zynq_system_lloyds_kernel_top_1_1 | inst/lloyds_kernel_top_U/lloyds_kernel_top_mul_32s_32s_64_6_U30/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0                                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[31]    | 32     | 97         | 0      | 97      | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[31]    | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[31]    | 32     | 97         | 0      | 97      | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[31]    | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__7     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |  2336|
|4     |DSP48E1_1  |     6|
|5     |DSP48E1_2  |     6|
|6     |DSP48E1_3  |     6|
|7     |LUT1       |  1607|
|8     |LUT2       |  8129|
|9     |LUT3       |  8504|
|10    |LUT4       |  1795|
|11    |LUT5       |  2420|
|12    |LUT6       |  2013|
|13    |MUXF7      |    68|
|14    |PS7        |     1|
|15    |RAM32M     |     4|
|16    |RAM32X1D   |     2|
|17    |RAMB18E1   |    11|
|18    |RAMB18E1_1 |    20|
|19    |RAMB18E1_2 |     2|
|20    |RAMB18E1_3 |     1|
|21    |RAMB36E1   |     5|
|22    |RAMB36E1_1 |     4|
|23    |RAMB36E1_4 |     1|
|24    |RAMB36E1_5 |     1|
|25    |RAMB36E1_6 |     1|
|26    |SRL16      |     1|
|27    |SRL16E     |   612|
|28    |SRLC32E    |   737|
|29    |FDCE       |   132|
|30    |FDPE       |    66|
|31    |FDRE       | 21947|
|32    |FDSE       |   247|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------------------------------------+------+
|      |Instance                            |Module                                                     |Cells |
+------+------------------------------------+-----------------------------------------------------------+------+
|1     |top                                 |                                                           | 50816|
|2     |  zynq_system_i                     |zynq_system                                                | 50816|
|3     |    combiner_top_0                  |zynq_system_combiner_top_0_6                               | 17427|
|4     |    combiner_top_1                  |zynq_system_combiner_top_1_7                               | 17427|
|5     |    lloyds_kernel_top_0             |zynq_system_lloyds_kernel_top_0_0                          |  5098|
|6     |    lloyds_kernel_top_1             |zynq_system_lloyds_kernel_top_1_1                          |  5098|
|7     |    axi_mem_intercon                |zynq_system_axi_mem_intercon_1                             |  1915|
|8     |      \m00_couplers/auto_pc         |zynq_system_auto_pc_1                                      |   947|
|9     |      xbar                          |zynq_system_xbar_3                                         |   968|
|10    |    axi_mem_intercon_1              |zynq_system_axi_mem_intercon_1_2                           |  1915|
|11    |      \m00_couplers/auto_pc         |zynq_system_auto_pc_2                                      |   947|
|12    |      xbar                          |zynq_system_xbar_4                                         |   968|
|13    |    processing_system7_0            |zynq_system_processing_system7_0_0                         |   221|
|14    |      U0                            |processing_system7_v5_3_processing_system7__parameterized0 |   221|
|15    |    processing_system7_0_axi_periph |zynq_system_processing_system7_0_axi_periph_0              |  1650|
|16    |      \s00_couplers/auto_pc         |zynq_system_auto_pc_0                                      |  1276|
|17    |      xbar                          |zynq_system_xbar_2                                         |   374|
|18    |    rst_processing_system7_0_50M    |zynq_system_rst_processing_system7_0_50M_0                 |    65|
|19    |      U0                            |proc_sys_reset__parameterized0                             |    65|
+------+------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1712.406 ; gain = 1089.148
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 2091 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1712.406 ; gain = 1089.148
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
710 Infos, 378 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 2050.445 ; gain = 1253.980
# write_checkpoint zynq_system_wrapper.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2050.449 ; gain = 0.004
# report_utilization -file zynq_system_wrapper_utilization_synth.rpt -pb zynq_system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2050.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 21 12:42:59 2014...
