[Library]
others = $MODEL_TECH/../modelsim.ini
SmartFusion2 = C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/smartfusion2
presynth = presynth
IGLOO2 = C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/smartfusion2
COREAHBLITE_LIB = ../component/Actel/DirectCore/CoreAHBLite/5.2.100/mti/user_vlog/COREAHBLITE_LIB
COREAHBTOAPB3_LIB = COREAHBTOAPB3_LIB
COREAPB3_LIB = COREAPB3_LIB
COREAXITOAHBL = COREAXITOAHBL
COREJTAGDEBUG_LIB = COREJTAGDEBUG_LIB
CORETIMER_LIB = CORETIMER_LIB
COREAHBLSRAM_LIB = COREAHBLSRAM_LIB
CORESPI_LIB = CORESPI_LIB
MIRSLV2MIRMSTRBRIDGE_AHB_LIB = MIRSLV2MIRMSTRBRIDGE_AHB_LIB
CORERISCV_AXI4_LIB = CORERISCV_AXI4_LIB
CORERISCVRV32IMA_LIB = CORERISCVRV32IMA_LIB
smartfusion2 = C:/Microsemi/11_8_2_4_jade/11_8_2_4_jade/Designer/lib/modelsim/precompiled/vlog/smartfusion2
syncad_vhdl_lib = C:\Microsemi\11_8_2_4_jade\11_8_2_4_jade\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
