Protel Design System Design Rule Check
PCB File : C:\Users\efrenbg1\Desktop\FEEL-2021\FEEL_2021.PcbDoc
Date     : 16/11/2021
Time     : 20:13:58

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=0.5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad L7-1(60.327mm,40.41mm) on Top Layer And Pad L7-2(61.185mm,40.41mm) on Top Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-1(25.3mm,24.95mm) on Top Layer And Pad MCU1-2(25.3mm,24.45mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-1(25.3mm,24.95mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-10(26.45mm,20.8mm) on Top Layer And Pad MCU1-11(26.95mm,20.8mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-10(26.45mm,20.8mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-10(26.45mm,20.8mm) on Top Layer And Pad MCU1-9(25.95mm,20.8mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-11(26.95mm,20.8mm) on Top Layer And Pad MCU1-12(27.45mm,20.8mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-11(26.95mm,20.8mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-12(27.45mm,20.8mm) on Top Layer And Pad MCU1-13(27.95mm,20.8mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-12(27.45mm,20.8mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-13(27.95mm,20.8mm) on Top Layer And Pad MCU1-14(28.45mm,20.8mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-13(27.95mm,20.8mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-14(28.45mm,20.8mm) on Top Layer And Pad MCU1-15(28.95mm,20.8mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-14(28.45mm,20.8mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-15(28.95mm,20.8mm) on Top Layer And Pad MCU1-16(29.45mm,20.8mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-15(28.95mm,20.8mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-16(29.45mm,20.8mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-17(30.1mm,21.45mm) on Top Layer And Pad MCU1-18(30.1mm,21.95mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-17(30.1mm,21.45mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-18(30.1mm,21.95mm) on Top Layer And Pad MCU1-19(30.1mm,22.45mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-18(30.1mm,21.95mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-19(30.1mm,22.45mm) on Top Layer And Pad MCU1-20(30.1mm,22.95mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-19(30.1mm,22.45mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-2(25.3mm,24.45mm) on Top Layer And Pad MCU1-3(25.3mm,23.95mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-2(25.3mm,24.45mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-20(30.1mm,22.95mm) on Top Layer And Pad MCU1-21(30.1mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-20(30.1mm,22.95mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-21(30.1mm,23.45mm) on Top Layer And Pad MCU1-22(30.1mm,23.95mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-21(30.1mm,23.45mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-22(30.1mm,23.95mm) on Top Layer And Pad MCU1-23(30.1mm,24.45mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-22(30.1mm,23.95mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-23(30.1mm,24.45mm) on Top Layer And Pad MCU1-24(30.1mm,24.95mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-23(30.1mm,24.45mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-24(30.1mm,24.95mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-25(29.45mm,25.6mm) on Top Layer And Pad MCU1-26(28.95mm,25.6mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-25(29.45mm,25.6mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-26(28.95mm,25.6mm) on Top Layer And Pad MCU1-27(28.45mm,25.6mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-26(28.95mm,25.6mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-27(28.45mm,25.6mm) on Top Layer And Pad MCU1-28(27.95mm,25.6mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-27(28.45mm,25.6mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-28(27.95mm,25.6mm) on Top Layer And Pad MCU1-29(27.45mm,25.6mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-28(27.95mm,25.6mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-29(27.45mm,25.6mm) on Top Layer And Pad MCU1-30(26.95mm,25.6mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-29(27.45mm,25.6mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-3(25.3mm,23.95mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-3(25.3mm,23.95mm) on Top Layer And Pad MCU1-4(25.3mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-30(26.95mm,25.6mm) on Top Layer And Pad MCU1-31(26.45mm,25.6mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-30(26.95mm,25.6mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-31(26.45mm,25.6mm) on Top Layer And Pad MCU1-32(25.95mm,25.6mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-31(26.45mm,25.6mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-32(25.95mm,25.6mm) on Top Layer And Pad MCU1-33(27.7mm,23.2mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-33(27.7mm,23.2mm) on Top Layer And Pad MCU1-4(25.3mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-33(27.7mm,23.2mm) on Top Layer And Pad MCU1-5(25.3mm,22.95mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-33(27.7mm,23.2mm) on Top Layer And Pad MCU1-6(25.3mm,22.45mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-33(27.7mm,23.2mm) on Top Layer And Pad MCU1-7(25.3mm,21.95mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-33(27.7mm,23.2mm) on Top Layer And Pad MCU1-8(25.3mm,21.45mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad MCU1-33(27.7mm,23.2mm) on Top Layer And Pad MCU1-9(25.95mm,20.8mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-4(25.3mm,23.45mm) on Top Layer And Pad MCU1-5(25.3mm,22.95mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-5(25.3mm,22.95mm) on Top Layer And Pad MCU1-6(25.3mm,22.45mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-6(25.3mm,22.45mm) on Top Layer And Pad MCU1-7(25.3mm,21.95mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad MCU1-7(25.3mm,21.95mm) on Top Layer And Pad MCU1-8(25.3mm,21.45mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-A1(1.8mm,8.7mm) on Top Layer And Pad U1-A2(1.4mm,8.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-A1(1.8mm,8.7mm) on Top Layer And Pad U1-B1(1.8mm,9.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad U1-A1(1.8mm,8.7mm) on Top Layer And Pad U1-B2(1.4mm,9.1mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad U1-A2(1.4mm,8.7mm) on Top Layer And Pad U1-B1(1.8mm,9.1mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-A2(1.4mm,8.7mm) on Top Layer And Pad U1-B2(1.4mm,9.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-B1(1.8mm,9.1mm) on Top Layer And Pad U1-B2(1.4mm,9.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-B1(1.8mm,9.1mm) on Top Layer And Pad U1-C1(1.8mm,9.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad U1-B1(1.8mm,9.1mm) on Top Layer And Pad U1-C2(1.4mm,9.5mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad U1-B2(1.4mm,9.1mm) on Top Layer And Pad U1-C1(1.8mm,9.5mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-B2(1.4mm,9.1mm) on Top Layer And Pad U1-C2(1.4mm,9.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-C1(1.8mm,9.5mm) on Top Layer And Pad U1-C2(1.4mm,9.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-C1(1.8mm,9.5mm) on Top Layer And Pad U1-D1(1.8mm,9.9mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad U1-C1(1.8mm,9.5mm) on Top Layer And Pad U1-D2(1.4mm,9.9mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad U1-C2(1.4mm,9.5mm) on Top Layer And Pad U1-D1(1.8mm,9.9mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-C2(1.4mm,9.5mm) on Top Layer And Pad U1-D2(1.4mm,9.9mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-D1(1.8mm,9.9mm) on Top Layer And Pad U1-D2(1.4mm,9.9mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad U2-1(7.35mm,5.325mm) on Top Layer And Pad U2-2(8mm,5.325mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad U2-1(7.35mm,5.325mm) on Top Layer And Pad U2-7(8mm,6.3mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad U2-2(8mm,5.325mm) on Top Layer And Pad U2-3(8.65mm,5.325mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad U2-2(8mm,5.325mm) on Top Layer And Pad U2-7(8mm,6.3mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad U2-3(8.65mm,5.325mm) on Top Layer And Pad U2-7(8mm,6.3mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad U2-4(8.65mm,7.275mm) on Top Layer And Pad U2-5(8mm,7.275mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad U2-4(8.65mm,7.275mm) on Top Layer And Pad U2-7(8mm,6.3mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad U2-5(8mm,7.275mm) on Top Layer And Pad U2-6(7.35mm,7.275mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad U2-5(8mm,7.275mm) on Top Layer And Pad U2-7(8mm,6.3mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad U2-6(7.35mm,7.275mm) on Top Layer And Pad U2-7(8mm,6.3mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad U3-D1(34.2mm,3.4mm) on Top Layer And Pad U3-E1(34.2mm,3mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
Rule Violations :88

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (-10.3mm,45.2mm) on Bottom Overlay And Pad Coin Battery CR1-1(-22.154mm,33.346mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (-10.3mm,45.2mm) on Bottom Overlay And Pad Coin Battery CR1-2(1.554mm,57.054mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (19.775mm,5.2mm) on Top Overlay And Pad SGPC1-1(19.8mm,5.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (27.635mm,10.97mm) on Top Overlay And Pad BME1-1(28.2mm,10.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-1(7.2mm,42.724mm) on Top Layer And Track (7.1mm,42.424mm)(7.1mm,44.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-1(7.2mm,42.724mm) on Top Layer And Track (7.1mm,42.424mm)(8.7mm,42.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-2(8.6mm,42.724mm) on Top Layer And Track (7.1mm,42.424mm)(8.7mm,42.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-2(8.6mm,42.724mm) on Top Layer And Track (8.7mm,42.424mm)(8.7mm,44.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-3(7.2mm,43.724mm) on Top Layer And Track (7.1mm,42.424mm)(7.1mm,44.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-3(7.2mm,43.724mm) on Top Layer And Track (7.1mm,44.024mm)(8.7mm,44.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-4(8.6mm,43.724mm) on Top Layer And Track (7.1mm,44.024mm)(8.7mm,44.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad *1-4(8.6mm,43.724mm) on Top Layer And Track (8.7mm,42.424mm)(8.7mm,44.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad A1-2(34.5mm,29mm) on Top Layer And Track (34.75mm,14.75mm)(34.75mm,29.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ADXL1-1(26.5mm,2.624mm) on Top Layer And Track (26.05mm,2.337mm)(26.05mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-1(26.5mm,2.624mm) on Top Layer And Track (26.05mm,2.337mm)(28.95mm,2.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-10(28mm,5.2mm) on Top Layer And Track (26.05mm,5.487mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-11(27.5mm,5.2mm) on Top Layer And Track (26.05mm,5.487mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-12(27mm,5.2mm) on Top Layer And Track (26.05mm,5.487mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ADXL1-13(26.5mm,5.2mm) on Top Layer And Track (26.05mm,2.337mm)(26.05mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-13(26.5mm,5.2mm) on Top Layer And Track (26.05mm,5.487mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-14(26.225mm,4.412mm) on Top Layer And Track (26.05mm,2.337mm)(26.05mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-15(26.225mm,3.912mm) on Top Layer And Track (26.05mm,2.337mm)(26.05mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-16(26.225mm,3.412mm) on Top Layer And Track (26.05mm,2.337mm)(26.05mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-2(27mm,2.624mm) on Top Layer And Track (26.05mm,2.337mm)(28.95mm,2.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-3(27.5mm,2.624mm) on Top Layer And Track (26.05mm,2.337mm)(28.95mm,2.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-4(28mm,2.624mm) on Top Layer And Track (26.05mm,2.337mm)(28.95mm,2.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-5(28.5mm,2.624mm) on Top Layer And Track (26.05mm,2.337mm)(28.95mm,2.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ADXL1-5(28.5mm,2.624mm) on Top Layer And Track (28.95mm,2.337mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-6(28.775mm,3.412mm) on Top Layer And Track (28.95mm,2.337mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-7(28.775mm,3.912mm) on Top Layer And Track (28.95mm,2.337mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-8(28.775mm,4.412mm) on Top Layer And Track (28.95mm,2.337mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADXL1-9(28.5mm,5.2mm) on Top Layer And Track (26.05mm,5.487mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ADXL1-9(28.5mm,5.2mm) on Top Layer And Track (28.95mm,2.337mm)(28.95mm,5.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-1(28.2mm,10.9mm) on Top Layer And Track (25.349mm,11.351mm)(28.651mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-1(28.2mm,10.9mm) on Top Layer And Track (28.651mm,8.049mm)(28.651mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-2(28.2mm,10.1mm) on Top Layer And Track (28.651mm,8.049mm)(28.651mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-3(28.2mm,9.3mm) on Top Layer And Track (28.651mm,8.049mm)(28.651mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad BME1-4(28.2mm,8.5mm) on Top Layer And Text "ADXL1" (25.984mm,6.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-4(28.2mm,8.5mm) on Top Layer And Track (25.349mm,8.049mm)(28.651mm,8.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-4(28.2mm,8.5mm) on Top Layer And Track (28.651mm,8.049mm)(28.651mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-5(25.8mm,8.5mm) on Top Layer And Track (25.349mm,8.049mm)(25.349mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-5(25.8mm,8.5mm) on Top Layer And Track (25.349mm,8.049mm)(28.651mm,8.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BME1-6(25.8mm,9.3mm) on Top Layer And Text "SGPC1" (19.202mm,9.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-6(25.8mm,9.3mm) on Top Layer And Track (25.349mm,8.049mm)(25.349mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BME1-7(25.8mm,10.1mm) on Top Layer And Text "SGPC1" (19.202mm,9.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-7(25.8mm,10.1mm) on Top Layer And Track (25.349mm,8.049mm)(25.349mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BME1-8(25.8mm,10.9mm) on Top Layer And Text "SGPC1" (19.202mm,9.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-8(25.8mm,10.9mm) on Top Layer And Track (25.349mm,11.351mm)(28.651mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad BME1-8(25.8mm,10.9mm) on Top Layer And Track (25.349mm,8.049mm)(25.349mm,11.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad BUZZ1-1(-25.048mm,20.6mm) on Top Layer And Track (-25.175mm,19.965mm)(-19.968mm,19.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BUZZ1-1(-25.048mm,20.6mm) on Top Layer And Track (-25.175mm,19.965mm)(-25.175mm,24.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BUZZ1-2(-20.048mm,20.6mm) on Top Layer And Track (-19.968mm,19.965mm)(-19.968mm,24.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad BUZZ1-2(-20.048mm,20.6mm) on Top Layer And Track (-25.175mm,19.965mm)(-19.968mm,19.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BUZZ1-3(-25.048mm,24.1mm) on Top Layer And Track (-25.175mm,19.965mm)(-25.175mm,24.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad BUZZ1-3(-25.048mm,24.1mm) on Top Layer And Track (-25.175mm,24.664mm)(-20.476mm,24.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(4.791mm,11.254mm) on Top Layer And Text "L1" (3.404mm,10.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad J1-7(16.64mm,28.6mm) on Multi-Layer And Text "Y1" (17.729mm,27.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-8(19.18mm,28.6mm) on Multi-Layer And Text "Y1" (17.729mm,27.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(4.6mm,8.15mm) on Top Layer And Text "U1" (6.316mm,9.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(4.6mm,6.2mm) on Top Layer And Text "C5" (4.191mm,4.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad MCU1-1(25.3mm,24.95mm) on Top Layer And Track (25.3mm,20.75mm)(25.3mm,24.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-1(25.3mm,24.95mm) on Top Layer And Track (25.3mm,24.65mm)(26.25mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-10(26.45mm,20.8mm) on Top Layer And Track (25.3mm,20.75mm)(30.1mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-11(26.95mm,20.8mm) on Top Layer And Track (25.3mm,20.75mm)(30.1mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-12(27.45mm,20.8mm) on Top Layer And Track (25.3mm,20.75mm)(30.1mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-13(27.95mm,20.8mm) on Top Layer And Track (25.3mm,20.75mm)(30.1mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-14(28.45mm,20.8mm) on Top Layer And Track (25.3mm,20.75mm)(30.1mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-15(28.95mm,20.8mm) on Top Layer And Track (25.3mm,20.75mm)(30.1mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-16(29.45mm,20.8mm) on Top Layer And Track (25.3mm,20.75mm)(30.1mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-17(30.1mm,21.45mm) on Top Layer And Track (30.1mm,20.75mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-18(30.1mm,21.95mm) on Top Layer And Track (30.1mm,20.75mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-19(30.1mm,22.45mm) on Top Layer And Track (30.1mm,20.75mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-2(25.3mm,24.45mm) on Top Layer And Track (25.3mm,20.75mm)(25.3mm,24.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-2(25.3mm,24.45mm) on Top Layer And Track (25.3mm,24.65mm)(26.25mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-20(30.1mm,22.95mm) on Top Layer And Track (30.1mm,20.75mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-21(30.1mm,23.45mm) on Top Layer And Track (30.1mm,20.75mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-22(30.1mm,23.95mm) on Top Layer And Track (30.1mm,20.75mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-23(30.1mm,24.45mm) on Top Layer And Track (30.1mm,20.75mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-24(30.1mm,24.95mm) on Top Layer And Track (30.1mm,20.75mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-25(29.45mm,25.6mm) on Top Layer And Track (26.25mm,25.6mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-26(28.95mm,25.6mm) on Top Layer And Track (26.25mm,25.6mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-27(28.45mm,25.6mm) on Top Layer And Track (26.25mm,25.6mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-28(27.95mm,25.6mm) on Top Layer And Track (26.25mm,25.6mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-29(27.45mm,25.6mm) on Top Layer And Track (26.25mm,25.6mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-3(25.3mm,23.95mm) on Top Layer And Track (25.3mm,20.75mm)(25.3mm,24.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-30(26.95mm,25.6mm) on Top Layer And Track (26.25mm,25.6mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-31(26.45mm,25.6mm) on Top Layer And Track (25.3mm,24.65mm)(26.25mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-31(26.45mm,25.6mm) on Top Layer And Track (26.25mm,25.6mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-32(25.95mm,25.6mm) on Top Layer And Track (25.3mm,24.65mm)(26.25mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad MCU1-32(25.95mm,25.6mm) on Top Layer And Track (26.25mm,25.6mm)(30.1mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad MCU1-33(27.7mm,23.2mm) on Top Layer And Track (25.3mm,24.65mm)(26.25mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-4(25.3mm,23.45mm) on Top Layer And Track (25.3mm,20.75mm)(25.3mm,24.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-5(25.3mm,22.95mm) on Top Layer And Track (25.3mm,20.75mm)(25.3mm,24.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-6(25.3mm,22.45mm) on Top Layer And Track (25.3mm,20.75mm)(25.3mm,24.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-7(25.3mm,21.95mm) on Top Layer And Track (25.3mm,20.75mm)(25.3mm,24.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-8(25.3mm,21.45mm) on Top Layer And Track (25.3mm,20.75mm)(25.3mm,24.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MCU1-9(25.95mm,20.8mm) on Top Layer And Track (25.3mm,20.75mm)(30.1mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R1-1(2.687mm,11.7mm) on Top Layer And Text "L1" (3.404mm,10.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(10.396mm,6.5mm) on Top Layer And Text "C7" (9.876mm,4.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(10.396mm,5.2mm) on Top Layer And Text "C7" (9.876mm,4.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(12.2mm,5.2mm) on Top Layer And Text "C6" (12.268mm,4.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(12.2mm,5.2mm) on Top Layer And Text "C7" (9.876mm,4.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(12.2mm,6.5mm) on Top Layer And Text "C6" (12.268mm,4.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(12.2mm,6.5mm) on Top Layer And Text "C7" (9.876mm,4.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SGPC1-1(19.8mm,5.9mm) on Top Layer And Track (19.15mm,5.825mm)(19.15mm,8.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SGPC1-3(21.4mm,5.9mm) on Top Layer And Track (22.05mm,5.825mm)(22.05mm,8.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SGPC1-4(21.4mm,8.2mm) on Top Layer And Track (22.05mm,5.825mm)(22.05mm,8.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SGPC1-6(19.8mm,8.2mm) on Top Layer And Track (19.15mm,5.825mm)(19.15mm,8.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad U1-A1(1.8mm,8.7mm) on Top Layer And Text "C1" (0.483mm,8.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-A2(1.4mm,8.7mm) on Top Layer And Text "C1" (0.483mm,8.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad U1-C1(1.8mm,9.5mm) on Top Layer And Text "C1" (0.483mm,8.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-C2(1.4mm,9.5mm) on Top Layer And Text "C1" (0.483mm,8.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad U1-D1(1.8mm,9.9mm) on Top Layer And Text "C1" (0.483mm,8.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-D2(1.4mm,9.9mm) on Top Layer And Text "C1" (0.483mm,8.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(7.35mm,5.325mm) on Top Layer And Text "L2" (6.604mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U2-1(7.35mm,5.325mm) on Top Layer And Track (7.01mm,5.1mm)(7.01mm,6.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(7.35mm,5.325mm) on Top Layer And Track (7.01mm,5.1mm)(8.96mm,5.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(8mm,5.325mm) on Top Layer And Text "L2" (6.604mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(8mm,5.325mm) on Top Layer And Track (7.01mm,5.1mm)(8.96mm,5.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(8.65mm,5.325mm) on Top Layer And Text "L2" (6.604mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(8.65mm,5.325mm) on Top Layer And Track (7.01mm,5.1mm)(8.96mm,5.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-3(8.65mm,5.325mm) on Top Layer And Track (8.96mm,5.1mm)(8.96mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(8.65mm,7.275mm) on Top Layer And Track (7.01mm,7.5mm)(8.96mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-4(8.65mm,7.275mm) on Top Layer And Track (8.96mm,5.1mm)(8.96mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5(8mm,7.275mm) on Top Layer And Track (7.01mm,7.5mm)(8.96mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U2-6(7.35mm,7.275mm) on Top Layer And Track (7.01mm,5.78mm)(7.01mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-6(7.35mm,7.275mm) on Top Layer And Track (7.01mm,7.5mm)(8.96mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-7(8mm,6.3mm) on Top Layer And Text "L2" (6.604mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U2-7(8mm,6.3mm) on Top Layer And Track (7.01mm,5.1mm)(7.01mm,6.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U2-7(8mm,6.3mm) on Top Layer And Track (7.01mm,5.78mm)(7.01mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-7(8mm,6.3mm) on Top Layer And Track (8.96mm,5.1mm)(8.96mm,7.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U3-A1(34.2mm,4.6mm) on Top Layer And Track (33.85mm,2.19mm)(33.85mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U3-A1(34.2mm,4.6mm) on Top Layer And Track (33.85mm,5.02mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U3-A2(34.6mm,4.6mm) on Top Layer And Track (33.85mm,5.02mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U3-A3(35mm,4.6mm) on Top Layer And Track (33.85mm,5.02mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U3-A4(35.4mm,4.6mm) on Top Layer And Track (33.85mm,5.02mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U3-A5(35.8mm,4.6mm) on Top Layer And Track (33.85mm,5.02mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-A5(35.8mm,4.6mm) on Top Layer And Track (36.17mm,2.19mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U3-B1(34.2mm,4.2mm) on Top Layer And Track (33.85mm,2.19mm)(33.85mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-B5(35.8mm,4.2mm) on Top Layer And Track (36.17mm,2.19mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U3-C1(34.2mm,3.8mm) on Top Layer And Track (33.85mm,2.19mm)(33.85mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-C5(35.8mm,3.8mm) on Top Layer And Track (36.17mm,2.19mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U3-D1(34.2mm,3.4mm) on Top Layer And Track (33.85mm,2.19mm)(33.85mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-D5(35.8mm,3.4mm) on Top Layer And Track (36.17mm,2.19mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U3-E1(34.2mm,3mm) on Top Layer And Track (33.85mm,2.19mm)(33.85mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-E5(35.8mm,3mm) on Top Layer And Track (36.17mm,2.19mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U3-F1(34.2mm,2.6mm) on Top Layer And Track (33.85mm,2.19mm)(33.85mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U3-F1(34.2mm,2.6mm) on Top Layer And Track (33.85mm,2.19mm)(36.17mm,2.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U3-F2(34.6mm,2.6mm) on Top Layer And Track (33.85mm,2.19mm)(36.17mm,2.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U3-F3(35mm,2.6mm) on Top Layer And Track (33.85mm,2.19mm)(36.17mm,2.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U3-F4(35.4mm,2.6mm) on Top Layer And Track (33.85mm,2.19mm)(36.17mm,2.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U3-F5(35.8mm,2.6mm) on Top Layer And Track (33.85mm,2.19mm)(36.17mm,2.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-F5(35.8mm,2.6mm) on Top Layer And Track (36.17mm,2.19mm)(36.17mm,5.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad U4-1(45.697mm,6.7mm) on Bottom Layer And Track (42.733mm,6.182mm)(46.162mm,6.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-1(45.697mm,6.7mm) on Bottom Layer And Track (46.162mm,6.182mm)(46.162mm,7.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad U4-1(45.697mm,6.7mm) on Bottom Layer And Track (46.373mm,5.971mm)(46.373mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad U4-10(43.221mm,9.1mm) on Bottom Layer And Track (42.513mm,5.971mm)(42.513mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-10(43.221mm,9.1mm) on Bottom Layer And Track (42.733mm,8.199mm)(42.733mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad U4-11(43.221mm,7.9mm) on Bottom Layer And Track (42.513mm,5.971mm)(42.513mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-11(43.221mm,7.9mm) on Bottom Layer And Track (42.733mm,6.182mm)(42.733mm,7.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-11(43.221mm,7.9mm) on Bottom Layer And Track (42.733mm,7.822mm)(46.162mm,7.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-11(43.221mm,7.9mm) on Bottom Layer And Track (42.733mm,8.199mm)(42.733mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-11(43.221mm,7.9mm) on Bottom Layer And Track (42.733mm,8.199mm)(46.162mm,8.199mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad U4-12(43.221mm,6.7mm) on Bottom Layer And Track (42.513mm,5.971mm)(42.513mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-12(43.221mm,6.7mm) on Bottom Layer And Track (42.733mm,6.182mm)(42.733mm,7.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad U4-12(43.221mm,6.7mm) on Bottom Layer And Track (42.733mm,6.182mm)(46.162mm,6.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(45.697mm,7.9mm) on Bottom Layer And Track (42.733mm,7.822mm)(46.162mm,7.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(45.697mm,7.9mm) on Bottom Layer And Track (42.733mm,8.199mm)(46.162mm,8.199mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(45.697mm,7.9mm) on Bottom Layer And Track (46.162mm,6.182mm)(46.162mm,7.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(45.697mm,7.9mm) on Bottom Layer And Track (46.162mm,8.199mm)(46.162mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad U4-2(45.697mm,7.9mm) on Bottom Layer And Track (46.373mm,5.971mm)(46.373mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(45.697mm,9.1mm) on Bottom Layer And Track (46.162mm,8.199mm)(46.162mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad U4-3(45.697mm,9.1mm) on Bottom Layer And Track (46.373mm,5.971mm)(46.373mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-4(45.697mm,10.3mm) on Bottom Layer And Track (46.162mm,8.199mm)(46.162mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad U4-4(45.697mm,10.3mm) on Bottom Layer And Track (46.373mm,5.971mm)(46.373mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-5(45.697mm,11.5mm) on Bottom Layer And Track (42.733mm,11.189mm)(46.162mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-5(45.697mm,11.5mm) on Bottom Layer And Track (42.733mm,11.581mm)(46.162mm,11.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-5(45.697mm,11.5mm) on Bottom Layer And Track (46.162mm,11.581mm)(46.162mm,13.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-5(45.697mm,11.5mm) on Bottom Layer And Track (46.162mm,8.199mm)(46.162mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad U4-5(45.697mm,11.5mm) on Bottom Layer And Track (46.373mm,5.971mm)(46.373mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad U4-6(45.697mm,12.7mm) on Bottom Layer And Track (42.733mm,13.221mm)(46.162mm,13.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-6(45.697mm,12.7mm) on Bottom Layer And Track (46.162mm,11.581mm)(46.162mm,13.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad U4-6(45.697mm,12.7mm) on Bottom Layer And Track (46.373mm,5.971mm)(46.373mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad U4-7(43.221mm,12.7mm) on Bottom Layer And Track (42.513mm,5.971mm)(42.513mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-7(43.221mm,12.7mm) on Bottom Layer And Track (42.733mm,11.581mm)(42.733mm,13.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad U4-7(43.221mm,12.7mm) on Bottom Layer And Track (42.733mm,13.221mm)(46.162mm,13.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad U4-8(43.221mm,11.5mm) on Bottom Layer And Track (42.513mm,5.971mm)(42.513mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-8(43.221mm,11.5mm) on Bottom Layer And Track (42.733mm,11.189mm)(46.162mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-8(43.221mm,11.5mm) on Bottom Layer And Track (42.733mm,11.581mm)(42.733mm,13.221mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-8(43.221mm,11.5mm) on Bottom Layer And Track (42.733mm,11.581mm)(46.162mm,11.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-8(43.221mm,11.5mm) on Bottom Layer And Track (42.733mm,8.199mm)(42.733mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad U4-9(43.221mm,10.3mm) on Bottom Layer And Track (42.513mm,5.971mm)(42.513mm,13.431mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-9(43.221mm,10.3mm) on Bottom Layer And Track (42.733mm,8.199mm)(42.733mm,11.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :193

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "." (2.643mm,8.311mm) on Top Overlay And Text "C1" (0.483mm,8.357mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "." (2.643mm,8.311mm) on Top Overlay And Track (0.938mm,8.257mm)(2.262mm,8.257mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "." (2.643mm,8.311mm) on Top Overlay And Track (2.262mm,8.257mm)(2.262mm,10.343mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADXL1" (25.984mm,6.528mm) on Top Overlay And Track (25.349mm,8.049mm)(28.651mm,8.049mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.254mm) Between Text "ADXL1" (25.984mm,6.528mm) on Top Overlay And Track (28.651mm,8.049mm)(28.651mm,11.351mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C1" (0.483mm,8.357mm) on Top Overlay And Track (0.938mm,10.343mm)(2.262mm,10.343mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (0.483mm,8.357mm) on Top Overlay And Track (0.938mm,8.257mm)(0.938mm,10.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (0.483mm,8.357mm) on Top Overlay And Track (0.938mm,8.257mm)(2.262mm,8.257mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (0.483mm,8.357mm) on Top Overlay And Track (2.262mm,8.257mm)(2.262mm,10.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (8.793mm,14.453mm) on Top Overlay And Text "C3" (6.375mm,14.453mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (6.375mm,14.453mm) on Top Overlay And Text "C4" (3.974mm,14.455mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (3.974mm,14.455mm) on Top Overlay And Text "R1" (2.17mm,14.427mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (4.191mm,4.267mm) on Top Overlay And Text "L2" (6.604mm,5.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "C5" (4.191mm,4.267mm) on Top Overlay And Track (7.01mm,5.1mm)(7.01mm,6.104mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "C5" (4.191mm,4.267mm) on Top Overlay And Track (7.01mm,5.1mm)(8.96mm,5.1mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "C5" (4.191mm,4.267mm) on Top Overlay And Track (7.01mm,5.78mm)(7.01mm,7.5mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (12.268mm,4.75mm) on Top Overlay And Text "C7" (9.876mm,4.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (6.604mm,5.08mm) on Top Overlay And Track (7.01mm,5.1mm)(7.01mm,6.104mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (6.604mm,5.08mm) on Top Overlay And Track (7.01mm,5.1mm)(8.96mm,5.1mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (6.604mm,5.08mm) on Top Overlay And Track (8.96mm,5.1mm)(8.96mm,7.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (2.17mm,14.427mm) on Top Overlay And Text "R2" (0.364mm,14.427mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (9.876mm,7.925mm) on Top Overlay And Text "R4" (11.684mm,7.925mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (9.876mm,7.925mm) on Top Overlay And Text "U2" (7.264mm,8.331mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R7" (47.568mm,-1.821mm) on Top Overlay And Text "R8" (44.664mm,-1.821mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SGPC1" (19.202mm,9.347mm) on Top Overlay And Track (25.349mm,8.049mm)(25.349mm,11.351mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Y1" (17.729mm,27.076mm) on Top Overlay And Track (0.13mm,27.33mm)(20.45mm,27.33mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :26

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (26.225mm,23.2mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (27.7mm,21.725mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (27.7mm,23.2mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (27.7mm,24.675mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (29.175mm,23.2mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (7.475mm,6.3mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8.525mm,6.3mm) from Top Layer to Bottom Layer 
Rule Violations :7

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Arc (-10.3mm,45.2mm) on Bottom Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Arc (-22.508mm,22.378mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Arc (59.37mm,40.41mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Arc (69.276mm,40.41mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad *1-1(7.2mm,42.724mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad *1-2(8.6mm,42.724mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad *1-3(7.2mm,43.724mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad *1-4(8.6mm,43.724mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad BUZZ1-1(-25.048mm,20.6mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad BUZZ1-2(-20.048mm,20.6mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad BUZZ1-3(-25.048mm,24.1mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C10-1(100.163mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C10-2(101.613mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C11-1(74.382mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C11-2(75.832mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C12-1(64.476mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C12-2(65.926mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C13-1(44.918mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C13-2(46.368mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C14-1(50.506mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C14-2(51.956mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C15-1(27.265mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C15-2(28.715mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C16-1(16.597mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C16-2(18.047mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C17-1(92.576mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C17-2(94.026mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C18-1(98.164mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C18-2(99.614mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C19-1(103.752mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C19-2(105.202mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C20-1(109.34mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C20-2(110.79mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C21-1(68.573mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C21-2(70.023mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C22-1(73.907mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C22-2(75.357mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C23-1(62.731mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C23-2(64.181mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C24-1(56.889mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C24-2(58.339mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C25-1(45.205mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C25-2(46.655mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C26-1(51.047mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C26-2(52.497mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C27-1(35.045mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C27-2(36.495mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C28-1(13.836mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C28-2(15.286mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C29-1(-6.357mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C29-2(-4.907mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C30-1(-24.391mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C30-2(-22.941mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C31-1(-18.549mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C31-2(-17.099mm,-21.777mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C8-1(90.638mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C8-2(92.088mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C9-1(95.337mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad C9-2(96.787mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad Coin Battery CR1-1(-22.154mm,33.346mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad Coin Battery CR1-2(1.554mm,57.054mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L3-1(110.754mm,40.41mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L3-2(112.104mm,40.41mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L4-1(105.882mm,39.775mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L4-2(107.832mm,39.775mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L5-1(85.862mm,40.41mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L5-2(87.212mm,40.41mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L6-1(70.233mm,40.41mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L6-2(71.091mm,40.41mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L7-1(60.327mm,40.41mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L7-2(61.185mm,40.41mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L8-1(87.8mm,-21.523mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad L8-2(89.15mm,-21.523mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad R5-1(23.69mm,-21.523mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad R5-2(24.99mm,-21.523mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad R6-1(19.372mm,-21.523mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad R6-2(20.672mm,-21.523mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad R7-1(47.997mm,-3.358mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad R7-2(49.297mm,-3.358mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad R8-1(45.093mm,-3.358mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad R8-2(46.393mm,-3.358mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-1(45.697mm,6.7mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-10(43.221mm,9.1mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-11(43.221mm,7.9mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-12(43.221mm,6.7mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-2(45.697mm,7.9mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-3(45.697mm,9.1mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-4(45.697mm,10.3mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-5(45.697mm,11.5mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-6(45.697mm,12.7mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-7(43.221mm,12.7mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-8(43.221mm,11.5mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad U4-9(43.221mm,10.3mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad Y2-1(21.787mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Pad Y2-2(24.287mm,40.156mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "*1" (7.061mm,44.928mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "A1" (34.493mm,30.759mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "BUZZ1" (-25.142mm,25.476mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.229mm < 0.254mm) Between Board Edge And Text "C1" (0.483mm,8.357mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C10" (99.416mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C11" (73.635mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C12" (63.729mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C13" (44.171mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C14" (49.759mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C15" (26.518mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C16" (15.85mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C17" (91.821mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C18" (97.409mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C19" (102.997mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C20" (108.585mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C21" (67.818mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C22" (73.152mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C23" (61.976mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C24" (56.134mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C25" (44.45mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C26" (50.292mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C27" (34.29mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C28" (13.081mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C29" (-7.112mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C30" (-25.146mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C31" (-19.304mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C8" (89.891mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "C9" (94.59mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "Coin Battery CR1" (13.119mm,70.129mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "DEOP 2021 - Diaz_Flores y Perez_Herrera" (47.381mm,0.634mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "J1" (0.279mm,30.734mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "L3" (110.49mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "L4" (105.004mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "L5" (85.598mm,41.986mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "L6" (69.291mm,41.961mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "L7" (59.385mm,41.961mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "L8" (87.528mm,-19.939mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.11mm < 0.254mm) Between Board Edge And Text "R2" (0.364mm,14.427mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "R5" (23.266mm,-19.99mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "R6" (18.948mm,-19.99mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "R7" (47.568mm,-1.821mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "R8" (44.664mm,-1.821mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "U4" (43.506mm,20.574mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Text "Y2" (21.412mm,41.935mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.03mm < 0.254mm) Between Board Edge And Track (0.13mm,27.33mm)(0.13mm,29.87mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.03mm < 0.254mm) Between Board Edge And Track (0.13mm,27.33mm)(20.45mm,27.33mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.03mm < 0.254mm) Between Board Edge And Track (0.13mm,29.87mm)(20.45mm,29.87mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (110.554mm,39.685mm)(112.304mm,39.685mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (110.554mm,41.135mm)(112.304mm,41.135mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (-19.968mm,19.965mm)(-19.968mm,24.156mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.03mm < 0.254mm) Between Board Edge And Track (20.45mm,27.33mm)(20.45mm,29.87mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (-20.476mm,24.664mm)(-19.968mm,24.156mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (22.687mm,39.406mm)(23.387mm,39.406mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (22.687mm,40.906mm)(23.387mm,40.906mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (-23.905mm,20.346mm)(-23.905mm,21.362mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (-24.413mm,20.854mm)(-23.397mm,20.854mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (-25.175mm,19.965mm)(-19.968mm,19.965mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (-25.175mm,19.965mm)(-25.175mm,24.664mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (-25.175mm,24.664mm)(-20.476mm,24.664mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (34.75mm,14.75mm)(39.95mm,14.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.008mm < 0.254mm) Between Board Edge And Track (34.75mm,29.45mm)(34.75mm,29.942mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (34.75mm,29.95mm)(39.949mm,29.95mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (39.95mm,14.75mm)(39.95mm,29.95mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.513mm,13.431mm)(46.373mm,13.431mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.513mm,5.971mm)(42.513mm,13.431mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.513mm,5.971mm)(46.373mm,5.971mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,11.189mm)(46.162mm,11.189mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,11.581mm)(42.733mm,13.221mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,11.581mm)(46.162mm,11.581mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,13.221mm)(46.162mm,13.221mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,6.182mm)(42.733mm,7.822mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,6.182mm)(46.162mm,6.182mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,7.822mm)(46.162mm,7.822mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,8.199mm)(42.733mm,11.189mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (42.733mm,8.199mm)(46.162mm,8.199mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (46.162mm,11.581mm)(46.162mm,13.221mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (46.162mm,6.182mm)(46.162mm,7.822mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (46.162mm,8.199mm)(46.162mm,11.189mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (46.373mm,5.971mm)(46.373mm,13.431mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (60.02mm,39.724mm)(61.492mm,39.724mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (60.02mm,41.096mm)(61.492mm,41.096mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (69.926mm,39.724mm)(71.398mm,39.724mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (69.926mm,41.096mm)(71.398mm,41.096mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (7.1mm,42.424mm)(7.1mm,44.024mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (7.1mm,42.424mm)(8.7mm,42.424mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (7.1mm,44.024mm)(8.7mm,44.024mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (8.7mm,42.424mm)(8.7mm,44.024mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (85.662mm,39.685mm)(87.412mm,39.685mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (85.662mm,41.135mm)(87.412mm,41.135mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (87.6mm,-20.798mm)(89.35mm,-20.798mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.254mm) Between Board Edge And Track (87.6mm,-22.248mm)(89.35mm,-22.248mm) on Top Overlay 
Rule Violations :186

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01