// Seed: 1287232776
module module_0 (
    input tri0 id_0
);
  logic id_2;
  always_ff begin : LABEL_0
    @(negedge -1) assign id_2 = id_2;
    if (1) id_2 <= id_0;
  end
  assign module_1.id_39 = 0;
endmodule : SymbolIdentifier
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    output wire id_8,
    input wor id_9,
    input wand id_10,
    input supply0 id_11,
    output supply0 id_12,
    output wand id_13,
    output tri id_14,
    output tri1 id_15,
    output logic id_16,
    input logic id_17,
    input tri id_18,
    input tri id_19,
    input uwire id_20,
    input uwire id_21,
    output wire id_22,
    input supply1 id_23,
    input supply1 id_24,
    input supply0 id_25,
    input supply0 id_26,
    output wor id_27,
    output logic id_28,
    input wire id_29,
    input supply1 id_30,
    output wor id_31,
    input tri0 id_32,
    input uwire id_33,
    input wand id_34,
    output tri1 id_35,
    output supply0 id_36,
    input tri0 id_37,
    input wire id_38,
    output supply1 id_39,
    output tri1 id_40,
    output wire id_41,
    output wire id_42,
    output supply1 id_43,
    input tri id_44,
    inout logic id_45,
    input tri id_46
);
  always id_28.id_17 <= -1;
  module_0 modCall_1 (id_44);
  wire id_48;
  for (id_49 = -1; id_29; id_16.id_45 = 1) assign id_43 = -1;
endmodule
