// Seed: 1628405199
module module_0 ();
  always @(1 or posedge 1) force id_1 = id_1.id_1;
  tri1 id_4 = id_1 - id_3;
  supply0 id_5;
  assign id_2 = 1;
  wire id_6;
  id_7(
      id_4, (id_5), id_3
  );
  assign id_2 = id_2 ? 1 : 1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    output uwire id_8,
    output supply0 id_9,
    output tri id_10
);
  reg id_12;
  or (id_0, id_1, id_12, id_13, id_2, id_3, id_4, id_5, id_6, id_7);
  genvar id_13;
  always id_0 <= #1 id_12;
  module_0();
  assign id_0 = 1;
  always @(1) begin
    $display(1);
  end
endmodule
