The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a synchronous reset that resets the FSM to state A. 
(This is the same problem as Fsm3 but with a synchronous reset.)

State	Next  state	Output
      in=0  in=1
  A	   A	   B	  0
  B	   C	   B	  0
  C	   A	   D	  0 
  D    C  	 B   	1
  
STATE DIAGRAM:   https://hdlbits.01xz.net/mw/images/8/89/Fsm3.png

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

module top_module(
    input clk,
    input in,
    input reset,
    output out); 
    
reg [2:0] state, next_state;
    parameter A = 1, B = 2, C = 3, D = 4;
    
    // State transition logic
    always @(*) begin
        case(state)
            A : next_state = (in == 1) ? B : A;
            B : next_state = (in == 1) ? B : C;
            C : next_state = (in == 1) ? D : A;
            D : next_state = (in == 1) ? B : C;
        endcase
    end

    // State flip-flops with asynchronous reset
    always @(posedge clk) begin
        if(reset) state <= A;
        else state <= next_state;
    end

    // Output logic
    assign out = (state == D);

endmodule
