

================================================================
== Vitis HLS Report for 'ctr_encrypt'
================================================================
* Date:           Tue Dec  6 01:26:18 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_ctr_encrypt_Pipeline_1_fu_206                |ctr_encrypt_Pipeline_1                |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        |grp_ctr_encrypt_Pipeline_2_fu_215                |ctr_encrypt_Pipeline_2                |       14|       14|   0.140 us|  0.140 us|   14|   14|       no|
        |grp_aes_encrypt_block_fu_222                     |aes_encrypt_block                     |      266|      266|   2.660 us|  2.660 us|  266|  266|       no|
        |grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231  |ctr_encrypt_Pipeline_VITIS_LOOP_43_1  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_ctr_encrypt_Pipeline_4_fu_238                |ctr_encrypt_Pipeline_4                |        5|        ?|  50.000 ns|         ?|    5|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    894|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     807|   2548|    -|
|Memory           |        0|    -|      32|      4|    0|
|Multiplexer      |        -|    -|       -|    735|    -|
|Register         |        -|    -|     685|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|    1524|   4181|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |grp_aes_encrypt_block_fu_222                     |aes_encrypt_block                     |        1|   0|  424|  2084|    0|
    |grp_ctr_encrypt_Pipeline_1_fu_206                |ctr_encrypt_Pipeline_1                |        0|   0|  211|   158|    0|
    |grp_ctr_encrypt_Pipeline_2_fu_215                |ctr_encrypt_Pipeline_2                |        0|   0|   11|    60|    0|
    |grp_ctr_encrypt_Pipeline_4_fu_238                |ctr_encrypt_Pipeline_4                |        0|   0|  149|   158|    0|
    |grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231  |ctr_encrypt_Pipeline_VITIS_LOOP_43_1  |        0|   0|   12|    88|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |Total                                            |                                      |        1|   0|  807|  2548|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |block_U        |ctr_encrypt_block_RAM_AUTO_1R1W        |        0|  16|   2|    0|    16|    8|     1|          128|
    |block_nonce_U  |ctr_encrypt_block_nonce_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    +---------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                       |        0|  32|   4|    0|    32|   16|     2|          256|
    +---------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_430_p2                |         +|   0|  0|  71|          64|           5|
    |add_ln22_1_fu_369_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln22_2_fu_333_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln22_3_fu_299_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln22_fu_288_p2                |         +|   0|  0|  71|          64|          64|
    |i_3_fu_425_p2                     |         +|   0|  0|  71|          64|           5|
    |sub_ln22_fu_318_p2                |         -|   0|  0|  71|          64|          64|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state26                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln200_fu_327_p2              |      icmp|   0|  0|  29|          64|           5|
    |icmp_ln21_1_fu_279_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln21_fu_349_p2               |      icmp|   0|  0|  29|          64|           6|
    |icmp_ln22_fu_293_p2               |      icmp|   0|  0|  29|          64|           6|
    |icmp_ln23_fu_343_p2               |      icmp|   0|  0|   9|           5|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |block_size_fu_337_p3              |    select|   0|  0|   6|           1|           6|
    |select_ln21_fu_361_p3             |    select|   0|  0|  64|           1|          64|
    |select_ln22_fu_310_p3             |    select|   0|  0|  32|           1|          32|
    |xor_ln21_1_fu_355_p2              |       xor|   0|  0|  64|          64|           2|
    |xor_ln21_fu_254_p2                |       xor|   0|  0|  64|          64|           2|
    |xor_ln22_1_fu_304_p2              |       xor|   0|  0|  32|           2|          32|
    |xor_ln22_fu_260_p2                |       xor|   0|  0|  32|          32|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 894|         847|         525|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  121|         27|    1|         27|
    |ap_done                 |    9|          2|    1|          2|
    |block_address0          |   20|          4|    4|         16|
    |block_ce0               |   20|          4|    1|          4|
    |block_ce1               |    9|          2|    1|          2|
    |block_d0                |   14|          3|    8|         24|
    |block_nonce_address0    |   31|          6|    4|         24|
    |block_nonce_address1    |   20|          4|    4|         16|
    |block_nonce_ce0         |   25|          5|    1|          5|
    |block_nonce_ce1         |   14|          3|    1|          3|
    |block_nonce_d0          |   25|          5|    8|         40|
    |block_nonce_d1          |   20|          4|    8|         32|
    |block_nonce_we0         |   20|          4|    1|          4|
    |block_nonce_we1         |   14|          3|    1|          3|
    |block_we0               |   14|          3|    1|          3|
    |ciphertext_blk_n        |    9|          2|    1|          2|
    |gmem_blk_n_AR           |    9|          2|    1|          2|
    |gmem_blk_n_AW           |    9|          2|    1|          2|
    |gmem_blk_n_B            |    9|          2|    1|          2|
    |i_1_fu_106              |    9|          2|   64|        128|
    |icmp_ln23_pr_reg_194    |    9|          2|    1|          2|
    |indvars_iv_fu_110       |    9|          2|   64|        128|
    |m_axi_gmem_ARADDR       |   14|          3|   64|        192|
    |m_axi_gmem_ARBURST      |    9|          2|    2|          4|
    |m_axi_gmem_ARCACHE      |    9|          2|    4|          8|
    |m_axi_gmem_ARID         |    9|          2|    1|          2|
    |m_axi_gmem_ARLEN        |   14|          3|   32|         96|
    |m_axi_gmem_ARLOCK       |    9|          2|    2|          4|
    |m_axi_gmem_ARPROT       |    9|          2|    3|          6|
    |m_axi_gmem_ARQOS        |    9|          2|    4|          8|
    |m_axi_gmem_ARREGION     |    9|          2|    4|          8|
    |m_axi_gmem_ARSIZE       |    9|          2|    3|          6|
    |m_axi_gmem_ARUSER       |    9|          2|    1|          2|
    |m_axi_gmem_ARVALID      |   14|          3|    1|          3|
    |m_axi_gmem_AWADDR       |   14|          3|   64|        192|
    |m_axi_gmem_AWBURST      |    9|          2|    2|          4|
    |m_axi_gmem_AWCACHE      |    9|          2|    4|          8|
    |m_axi_gmem_AWID         |    9|          2|    1|          2|
    |m_axi_gmem_AWLEN        |   14|          3|   32|         96|
    |m_axi_gmem_AWLOCK       |    9|          2|    2|          4|
    |m_axi_gmem_AWPROT       |    9|          2|    3|          6|
    |m_axi_gmem_AWQOS        |    9|          2|    4|          8|
    |m_axi_gmem_AWREGION     |    9|          2|    4|          8|
    |m_axi_gmem_AWSIZE       |    9|          2|    3|          6|
    |m_axi_gmem_AWUSER       |    9|          2|    1|          2|
    |m_axi_gmem_AWVALID      |   14|          3|    1|          3|
    |m_axi_gmem_BREADY       |   14|          3|    1|          3|
    |m_axi_gmem_RREADY       |    9|          2|    1|          2|
    |m_axi_gmem_WVALID       |    9|          2|    1|          2|
    |plaintext_blk_n         |    9|          2|    1|          2|
    |plaintext_length_blk_n  |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  735|        158|  425|       1160|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln22_1_reg_550                                            |  64|   0|   64|          0|
    |add_ln22_2_reg_528                                            |  64|   0|   64|          0|
    |ap_CS_fsm                                                     |  26|   0|   26|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |block_size_reg_534                                            |   5|   0|    5|          0|
    |ciphertext_read_reg_460                                       |  64|   0|   64|          0|
    |grp_aes_encrypt_block_fu_222_ap_start_reg                     |   1|   0|    1|          0|
    |grp_ctr_encrypt_Pipeline_1_fu_206_ap_start_reg                |   1|   0|    1|          0|
    |grp_ctr_encrypt_Pipeline_2_fu_215_ap_start_reg                |   1|   0|    1|          0|
    |grp_ctr_encrypt_Pipeline_4_fu_238_ap_start_reg                |   1|   0|    1|          0|
    |grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_106                                                    |  64|   0|   64|          0|
    |icmp_ln200_reg_523                                            |   1|   0|    1|          0|
    |icmp_ln23_pr_reg_194                                          |   1|   0|    1|          0|
    |icmp_ln23_reg_540                                             |   1|   0|    1|          0|
    |indvars_iv_fu_110                                             |  64|   0|   64|          0|
    |plaintext_length_read_reg_470                                 |  64|   0|   64|          0|
    |plaintext_read_reg_465                                        |  64|   0|   64|          0|
    |select_ln21_reg_545                                           |  64|   0|   64|          0|
    |select_ln22_reg_512                                           |  32|   0|   32|          0|
    |trunc_ln200_reg_518                                           |   5|   0|    5|          0|
    |xor_ln21_reg_496                                              |  64|   0|   64|          0|
    |xor_ln22_reg_501                                              |  32|   0|   32|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 685|   0|  685|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|this_nonce_address0              |  out|    4|   ap_memory|           this_nonce|         array|
|this_nonce_ce0                   |  out|    1|   ap_memory|           this_nonce|         array|
|this_nonce_q0                    |   in|    8|   ap_memory|           this_nonce|         array|
|pynqrypt_round_keys_address0     |  out|    8|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_ce0          |  out|    1|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_q0           |   in|    8|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_address1     |  out|    8|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_ce1          |  out|    1|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_q1           |   in|    8|   ap_memory|  pynqrypt_round_keys|         array|
|plaintext_length_dout            |   in|   64|     ap_fifo|     plaintext_length|       pointer|
|plaintext_length_num_data_valid  |   in|    3|     ap_fifo|     plaintext_length|       pointer|
|plaintext_length_fifo_cap        |   in|    3|     ap_fifo|     plaintext_length|       pointer|
|plaintext_length_empty_n         |   in|    1|     ap_fifo|     plaintext_length|       pointer|
|plaintext_length_read            |  out|    1|     ap_fifo|     plaintext_length|       pointer|
|m_axi_gmem_AWVALID               |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREADY               |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWADDR                |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWID                  |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLEN                 |  out|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWSIZE                |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWBURST               |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLOCK                |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWCACHE               |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWPROT                |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWQOS                 |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREGION              |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWUSER                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WVALID                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WREADY                |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WDATA                 |  out|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WSTRB                 |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WLAST                 |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WID                   |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WUSER                 |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARVALID               |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREADY               |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARADDR                |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARID                  |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLEN                 |  out|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARSIZE                |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARBURST               |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLOCK                |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARCACHE               |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARPROT                |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARQOS                 |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREGION              |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARUSER                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RVALID                |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RREADY                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RDATA                 |   in|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RLAST                 |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RID                   |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RFIFONUM              |   in|   11|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RUSER                 |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RRESP                 |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BVALID                |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BREADY                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BRESP                 |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BID                   |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BUSER                 |   in|    1|       m_axi|                 gmem|       pointer|
|plaintext_dout                   |   in|   64|     ap_fifo|            plaintext|       pointer|
|plaintext_num_data_valid         |   in|    3|     ap_fifo|            plaintext|       pointer|
|plaintext_fifo_cap               |   in|    3|     ap_fifo|            plaintext|       pointer|
|plaintext_empty_n                |   in|    1|     ap_fifo|            plaintext|       pointer|
|plaintext_read                   |  out|    1|     ap_fifo|            plaintext|       pointer|
|ciphertext_dout                  |   in|   64|     ap_fifo|           ciphertext|       pointer|
|ciphertext_num_data_valid        |   in|    3|     ap_fifo|           ciphertext|       pointer|
|ciphertext_fifo_cap              |   in|    3|     ap_fifo|           ciphertext|       pointer|
|ciphertext_empty_n               |   in|    1|     ap_fifo|           ciphertext|       pointer|
|ciphertext_read                  |  out|    1|     ap_fifo|           ciphertext|       pointer|
+---------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 26 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.21>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 27 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 28 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %ciphertext"   --->   Operation 30 'read' 'ciphertext_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %plaintext"   --->   Operation 32 'read' 'plaintext_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.63ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %plaintext_length"   --->   Operation 34 'read' 'plaintext_length_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 16384, void @empty_4, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%block_nonce = alloca i64 1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 36 'alloca' 'block_nonce' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%block = alloca i64 1" [hw-impl/src/pynqrypt.cpp:19]   --->   Operation 37 'alloca' 'block' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%block_nonce_addr = getelementptr i8 %block_nonce, i64 0, i64 12"   --->   Operation 38 'getelementptr' 'block_nonce_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%block_nonce_addr_1 = getelementptr i8 %block_nonce, i64 0, i64 13"   --->   Operation 39 'getelementptr' 'block_nonce_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%block_nonce_addr_2 = getelementptr i8 %block_nonce, i64 0, i64 14"   --->   Operation 40 'getelementptr' 'block_nonce_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%block_nonce_addr_3 = getelementptr i8 %block_nonce, i64 0, i64 15"   --->   Operation 41 'getelementptr' 'block_nonce_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 42 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln21 = xor i64 %plaintext_length_read, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 43 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%xor_ln22 = xor i32 %trunc_ln21, i32 4294967295" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 44 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %xor_ln21, i64 %indvars_iv" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 45 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 0, i64 %i_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 46 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 47 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i = load i64 %i_1" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 48 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.77ns)   --->   "%icmp_ln21_1 = icmp_ult  i64 %i, i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 49 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %for.end.loopexit, void %for.body.split" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 50 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %i" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 51 'trunc' 'trunc_ln22' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %i, i64 %xor_ln21" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 52 'add' 'add_ln22' <Predicate = (icmp_ln21_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.77ns)   --->   "%icmp_ln22 = icmp_ugt  i64 %add_ln22, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 53 'icmp' 'icmp_ln22' <Predicate = (icmp_ln21_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln22_3 = add i32 %trunc_ln22, i32 %xor_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 54 'add' 'add_ln22_3' <Predicate = (icmp_ln21_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%xor_ln22_1 = xor i32 %add_ln22_3, i32 4294967295" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 55 'xor' 'xor_ln22_1' <Predicate = (icmp_ln21_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %icmp_ln22, i32 %xor_ln22_1, i32 16" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 56 'select' 'select_ln22' <Predicate = (icmp_ln21_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (3.52ns)   --->   "%sub_ln22 = sub i64 %plaintext_length_read, i64 %i" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 57 'sub' 'sub_ln22' <Predicate = (icmp_ln21_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %sub_ln22" [/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200]   --->   Operation 58 'trunc' 'trunc_ln200' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.77ns)   --->   "%icmp_ln200 = icmp_ugt  i64 %sub_ln22, i64 16" [/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200]   --->   Operation 59 'icmp' 'icmp_ln200' <Predicate = (icmp_ln21_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [hw-impl/src/pynqrypt.cpp:29]   --->   Operation 60 'ret' 'ret_ln29' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 61 [1/1] (3.52ns)   --->   "%add_ln22_2 = add i64 %plaintext_read, i64 %i" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 61 'add' 'add_ln22_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.21ns)   --->   "%block_size = select i1 %icmp_ln200, i5 16, i5 %trunc_ln200" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 62 'select' 'block_size' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp_ne  i5 %block_size, i5 0" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 63 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv_load_1 = load i64 %indvars_iv" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 64 'load' 'indvars_iv_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.77ns)   --->   "%icmp_ln21 = icmp_ugt  i64 %indvars_iv_load_1, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 65 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%xor_ln21_1 = xor i64 %indvars_iv_load_1, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 66 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %icmp_ln21, i64 %xor_ln21_1, i64 16" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 67 'select' 'select_ln21' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 68 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.52ns)   --->   "%add_ln22_1 = add i64 %ciphertext_read, i64 %i" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 69 'add' 'add_ln22_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %post-loop-memcpy-expansion1, void %loop-memcpy-expansion2.preheader" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 70 'br' 'br_ln23' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln22_2" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 71 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 72 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 72 'readreq' 'empty' <Predicate = (icmp_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 73 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 75 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 76 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 78 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt_Pipeline_1, i8 %gmem, i64 %add_ln22_2, i8 %block, i5 %block_size" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 79 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt_Pipeline_1, i8 %gmem, i64 %add_ln22_2, i8 %block, i5 %block_size" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 80 'call' 'call_ln22' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion1"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>
ST_12 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ctr_encrypt_Pipeline_2, i8 %this_nonce, i8 %block_nonce"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ctr_encrypt_Pipeline_2, i8 %this_nonce, i8 %block_nonce"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i, i32 28, i32 35" [hw-impl/src/pynqrypt.cpp:35]   --->   Operation 84 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln35 = store i8 %trunc_ln3, i4 %block_nonce_addr" [hw-impl/src/pynqrypt.cpp:35]   --->   Operation 85 'store' 'store_ln35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i, i32 20, i32 27" [hw-impl/src/pynqrypt.cpp:36]   --->   Operation 86 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln36 = store i8 %trunc_ln4, i4 %block_nonce_addr_1" [hw-impl/src/pynqrypt.cpp:36]   --->   Operation 87 'store' 'store_ln36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i, i32 12, i32 19" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 88 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln37 = store i8 %trunc_ln5, i4 %block_nonce_addr_2" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 89 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i, i32 4, i32 11" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 90 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln38 = store i8 %trunc_ln6, i4 %block_nonce_addr_3" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 91 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln25 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 92 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln25 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 93 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.36>
ST_18 : Operation 94 [2/2] (4.36ns)   --->   "%call_ln21 = call void @ctr_encrypt_Pipeline_VITIS_LOOP_43_1, i64 %select_ln21, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 94 'call' 'call_ln21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%icmp_ln23_pr = phi i1 0, void %for.body.split, i1 %icmp_ln23, void %loop-memcpy-expansion2.preheader" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 95 'phi' 'icmp_ln23_pr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln21 = call void @ctr_encrypt_Pipeline_VITIS_LOOP_43_1, i64 %select_ln21, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 96 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln23_pr, void %for.inc, void %loop-memcpy-expansion.preheader" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 97 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln22_1" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 98 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln23_pr)> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (7.30ns)   --->   "%empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr_1, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 99 'writereq' 'empty_38' <Predicate = (icmp_ln23_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt_Pipeline_4, i8 %gmem, i64 %add_ln22_1, i8 %block, i5 %block_size" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 100 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt_Pipeline_4, i8 %gmem, i64 %add_ln22_1, i8 %block, i5 %block_size" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 101 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 102 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 102 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 103 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 103 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 104 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 104 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 105 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 105 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 106 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 106 'writeresp' 'empty_39' <Predicate = (icmp_ln23_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 107 'br' 'br_ln21' <Predicate = (icmp_ln23_pr)> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i64 %indvars_iv" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 108 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (3.52ns)   --->   "%i_3 = add i64 %i, i64 16" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 109 'add' 'i_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 110 [1/1] (3.52ns)   --->   "%add_ln21 = add i64 %indvars_iv_load, i64 16" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 110 'add' 'add_ln21' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %add_ln21, i64 %indvars_iv" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 111 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %i_3, i64 %i_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 112 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 113 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_nonce]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pynqrypt_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ plaintext_length]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ plaintext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crypto_aes_sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                   (alloca       ) [ 011111111111111111111111111]
indvars_iv            (alloca       ) [ 011111111111111111111111111]
specinterface_ln0     (specinterface) [ 000000000000000000000000000]
ciphertext_read       (read         ) [ 001111111111111111111111111]
specinterface_ln0     (specinterface) [ 000000000000000000000000000]
plaintext_read        (read         ) [ 001111111111111111111111111]
specinterface_ln0     (specinterface) [ 000000000000000000000000000]
plaintext_length_read (read         ) [ 001111111111111111111111111]
specinterface_ln0     (specinterface) [ 000000000000000000000000000]
block_nonce           (alloca       ) [ 001111111111111111111111111]
block                 (alloca       ) [ 001111111111111111111111111]
block_nonce_addr      (getelementptr) [ 001111111111111111111111111]
block_nonce_addr_1    (getelementptr) [ 001111111111111111111111111]
block_nonce_addr_2    (getelementptr) [ 001111111111111111111111111]
block_nonce_addr_3    (getelementptr) [ 001111111111111111111111111]
trunc_ln21            (trunc        ) [ 000000000000000000000000000]
xor_ln21              (xor          ) [ 001111111111111111111111111]
xor_ln22              (xor          ) [ 001111111111111111111111111]
store_ln21            (store        ) [ 000000000000000000000000000]
store_ln21            (store        ) [ 000000000000000000000000000]
br_ln21               (br           ) [ 000000000000000000000000000]
i                     (load         ) [ 000111111111111111111111111]
icmp_ln21_1           (icmp         ) [ 001111111111111111111111111]
br_ln21               (br           ) [ 000000000000000000000000000]
trunc_ln22            (trunc        ) [ 000000000000000000000000000]
add_ln22              (add          ) [ 000000000000000000000000000]
icmp_ln22             (icmp         ) [ 000000000000000000000000000]
add_ln22_3            (add          ) [ 000000000000000000000000000]
xor_ln22_1            (xor          ) [ 000000000000000000000000000]
select_ln22           (select       ) [ 000111111111111111110000000]
sub_ln22              (sub          ) [ 000000000000000000000000000]
trunc_ln200           (trunc        ) [ 000100000000000000000000000]
icmp_ln200            (icmp         ) [ 000100000000000000000000000]
ret_ln29              (ret          ) [ 000000000000000000000000000]
add_ln22_2            (add          ) [ 000011111111100000000000000]
block_size            (select       ) [ 000011111111111111111100000]
icmp_ln23             (icmp         ) [ 000011111111111111110000000]
indvars_iv_load_1     (load         ) [ 000000000000000000000000000]
icmp_ln21             (icmp         ) [ 000000000000000000000000000]
xor_ln21_1            (xor          ) [ 000000000000000000000000000]
select_ln21           (select       ) [ 000001111111111111110000000]
specloopname_ln21     (specloopname ) [ 000000000000000000000000000]
add_ln22_1            (add          ) [ 000001111111111111111100000]
br_ln23               (br           ) [ 001111111111111111111111111]
gmem_addr             (getelementptr) [ 000001111110000000000000000]
empty                 (readreq      ) [ 000000000000000000000000000]
call_ln22             (call         ) [ 000000000000000000000000000]
br_ln0                (br           ) [ 001111111111111111111111111]
call_ln0              (call         ) [ 000000000000000000000000000]
trunc_ln3             (partselect   ) [ 000000000000000000000000000]
store_ln35            (store        ) [ 000000000000000000000000000]
trunc_ln4             (partselect   ) [ 000000000000000000000000000]
store_ln36            (store        ) [ 000000000000000000000000000]
trunc_ln5             (partselect   ) [ 000000000000000000000000000]
store_ln37            (store        ) [ 000000000000000000000000000]
trunc_ln6             (partselect   ) [ 000000000000000000000000000]
store_ln38            (store        ) [ 000000000000000000000000000]
call_ln25             (call         ) [ 000000000000000000000000000]
icmp_ln23_pr          (phi          ) [ 001111111111111111111111111]
call_ln21             (call         ) [ 000000000000000000000000000]
br_ln27               (br           ) [ 000000000000000000000000000]
gmem_addr_1           (getelementptr) [ 000000000000000000001111111]
empty_38              (writereq     ) [ 000000000000000000000000000]
call_ln22             (call         ) [ 000000000000000000000000000]
empty_39              (writeresp    ) [ 000000000000000000000000000]
br_ln21               (br           ) [ 000000000000000000000000000]
indvars_iv_load       (load         ) [ 000000000000000000000000000]
i_3                   (add          ) [ 000000000000000000000000000]
add_ln21              (add          ) [ 000000000000000000000000000]
store_ln21            (store        ) [ 000000000000000000000000000]
store_ln21            (store        ) [ 000000000000000000000000000]
br_ln21               (br           ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_nonce">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_nonce"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pynqrypt_round_keys">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_round_keys"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="plaintext_length">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_length"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plaintext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crypto_aes_sbox">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_block"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt_Pipeline_VITIS_LOOP_43_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvars_iv_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="block_nonce_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_nonce/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="block_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ciphertext_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="plaintext_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="plaintext_length_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_length_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="2"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_writeresp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="17"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_38/19 empty_39/22 "/>
</bind>
</comp>

<comp id="153" class="1004" name="block_nonce_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="block_nonce_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="block_nonce_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_2/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="block_nonce_addr_3_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_3/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="13"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="13"/>
<pin id="190" dir="0" index="4" bw="4" slack="0"/>
<pin id="191" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="193" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/14 store_ln36/14 store_ln37/15 store_ln38/15 "/>
</bind>
</comp>

<comp id="194" class="1005" name="icmp_ln23_pr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="7"/>
<pin id="196" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="icmp_ln23_pr (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln23_pr_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="15"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="16"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln23_pr/19 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_ctr_encrypt_Pipeline_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="64" slack="8"/>
<pin id="210" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="5" slack="8"/>
<pin id="212" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_ctr_encrypt_Pipeline_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_aes_encrypt_block_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="3" bw="8" slack="0"/>
<pin id="227" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/16 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="14"/>
<pin id="234" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/18 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_ctr_encrypt_Pipeline_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="64" slack="16"/>
<pin id="242" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="5" slack="17"/>
<pin id="244" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/20 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="3"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load_1/4 indvars_iv_load/26 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln21_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln21_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln22_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln21_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln21_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln21_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="1"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln22_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln22_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="1"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln22_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln22_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_3/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln22_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln22_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln22_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln200_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln200_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln22_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="2"/>
<pin id="335" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="336" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="block_size_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="1"/>
<pin id="341" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="block_size/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln23_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln21_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln21_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln21_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="64" slack="0"/>
<pin id="365" dir="1" index="3" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln22_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="3"/>
<pin id="371" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="372" dir="1" index="2" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="gmem_addr_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="1"/>
<pin id="376" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/14 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/15 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="0" index="3" bw="5" slack="0"/>
<pin id="414" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="gmem_addr_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="15"/>
<pin id="422" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/19 "/>
</bind>
</comp>

<comp id="425" class="1004" name="i_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="6" slack="0"/>
<pin id="428" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/26 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln21_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/26 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln21_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="25"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/26 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln21_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="25"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/26 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="indvars_iv_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="460" class="1005" name="ciphertext_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="3"/>
<pin id="462" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="ciphertext_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="plaintext_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="2"/>
<pin id="467" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="plaintext_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="plaintext_length_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_length_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="block_nonce_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="13"/>
<pin id="478" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="block_nonce_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="block_nonce_addr_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="13"/>
<pin id="483" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="block_nonce_addr_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="block_nonce_addr_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="14"/>
<pin id="488" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="block_nonce_addr_2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="block_nonce_addr_3_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="14"/>
<pin id="493" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="block_nonce_addr_3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="xor_ln21_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln21 "/>
</bind>
</comp>

<comp id="501" class="1005" name="xor_ln22_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln22 "/>
</bind>
</comp>

<comp id="512" class="1005" name="select_ln22_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2"/>
<pin id="514" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="518" class="1005" name="trunc_ln200_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="1"/>
<pin id="520" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln200 "/>
</bind>
</comp>

<comp id="523" class="1005" name="icmp_ln200_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="528" class="1005" name="add_ln22_2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="block_size_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="8"/>
<pin id="536" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="block_size "/>
</bind>
</comp>

<comp id="540" class="1005" name="icmp_ln23_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="545" class="1005" name="select_ln21_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="14"/>
<pin id="547" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln22_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="15"/>
<pin id="552" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="add_ln22_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="gmem_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="gmem_addr_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="3"/>
<pin id="563" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="100" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="104" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="114" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="114" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="114" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="114" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="197"><net_src comp="98" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="213"><net_src comp="72" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="228"><net_src comp="94" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="237"><net_src comp="96" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="245"><net_src comp="102" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="253"><net_src comp="134" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="134" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="250" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="254" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="276" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="276" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="284" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="293" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="276" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="247" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="247" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="349" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="377"><net_src comp="6" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="373" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="385"><net_src comp="76" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="78" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="80" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="388"><net_src comp="379" pin="4"/><net_sink comp="185" pin=4"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="84" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="398"><net_src comp="389" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="86" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="408"><net_src comp="399" pin="4"/><net_sink comp="185" pin=4"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="90" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="418"><net_src comp="409" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="423"><net_src comp="6" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="419" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="247" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="425" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="106" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="456"><net_src comp="110" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="463"><net_src comp="122" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="468"><net_src comp="128" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="473"><net_src comp="134" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="479"><net_src comp="153" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="484"><net_src comp="161" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="489"><net_src comp="169" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="494"><net_src comp="177" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="499"><net_src comp="254" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="504"><net_src comp="260" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="515"><net_src comp="310" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="521"><net_src comp="323" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="526"><net_src comp="327" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="531"><net_src comp="333" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="537"><net_src comp="337" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="543"><net_src comp="343" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="548"><net_src comp="361" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="553"><net_src comp="369" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="559"><net_src comp="373" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="564"><net_src comp="419" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="146" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {19 20 21 22 23 24 25 26 }
	Port: crypto_aes_sbox | {}
 - Input state : 
	Port: ctr_encrypt : this_nonce | {12 13 }
	Port: ctr_encrypt : pynqrypt_round_keys | {16 17 }
	Port: ctr_encrypt : plaintext_length | {1 }
	Port: ctr_encrypt : gmem | {4 5 6 7 8 9 10 11 12 }
	Port: ctr_encrypt : plaintext | {1 }
	Port: ctr_encrypt : ciphertext | {1 }
	Port: ctr_encrypt : crypto_aes_sbox | {16 17 }
  - Chain level:
	State 1
		block_nonce_addr : 1
		block_nonce_addr_1 : 1
		block_nonce_addr_2 : 1
		block_nonce_addr_3 : 1
		xor_ln22 : 1
		store_ln21 : 1
	State 2
		icmp_ln21_1 : 1
		br_ln21 : 2
		trunc_ln22 : 1
		add_ln22 : 1
		icmp_ln22 : 2
		add_ln22_3 : 2
		xor_ln22_1 : 3
		select_ln22 : 3
		sub_ln22 : 1
		trunc_ln200 : 2
		icmp_ln200 : 2
	State 3
		icmp_ln23 : 1
	State 4
		icmp_ln21 : 1
		xor_ln21_1 : 1
		select_ln21 : 1
		empty : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln35 : 1
		store_ln36 : 1
	State 15
		store_ln37 : 1
		store_ln38 : 1
	State 16
	State 17
	State 18
	State 19
		br_ln27 : 1
		empty_38 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		add_ln21 : 1
		store_ln21 : 2
		store_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |        grp_ctr_encrypt_Pipeline_1_fu_206        |    0    |   329   |   100   |
|          |        grp_ctr_encrypt_Pipeline_2_fu_215        |  1.588  |    72   |    31   |
|   call   |           grp_aes_encrypt_block_fu_222          | 43.0504 |   768   |   1632  |
|          | grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231 |  3.176  |    13   |    68   |
|          |        grp_ctr_encrypt_Pipeline_4_fu_238        |  1.588  |   277   |   109   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 add_ln22_fu_288                 |    0    |    0    |    71   |
|          |                add_ln22_3_fu_299                |    0    |    0    |    39   |
|    add   |                add_ln22_2_fu_333                |    0    |    0    |    71   |
|          |                add_ln22_1_fu_369                |    0    |    0    |    71   |
|          |                    i_3_fu_425                   |    0    |    0    |    71   |
|          |                 add_ln21_fu_430                 |    0    |    0    |    71   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 xor_ln21_fu_254                 |    0    |    0    |    64   |
|    xor   |                 xor_ln22_fu_260                 |    0    |    0    |    32   |
|          |                xor_ln22_1_fu_304                |    0    |    0    |    32   |
|          |                xor_ln21_1_fu_355                |    0    |    0    |    64   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                icmp_ln21_1_fu_279               |    0    |    0    |    29   |
|          |                 icmp_ln22_fu_293                |    0    |    0    |    29   |
|   icmp   |                icmp_ln200_fu_327                |    0    |    0    |    29   |
|          |                 icmp_ln23_fu_343                |    0    |    0    |    9    |
|          |                 icmp_ln21_fu_349                |    0    |    0    |    29   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                select_ln22_fu_310               |    0    |    0    |    32   |
|  select  |                block_size_fu_337                |    0    |    0    |    5    |
|          |                select_ln21_fu_361               |    0    |    0    |    64   |
|----------|-------------------------------------------------|---------|---------|---------|
|    sub   |                 sub_ln22_fu_318                 |    0    |    0    |    71   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |           ciphertext_read_read_fu_122           |    0    |    0    |    0    |
|   read   |            plaintext_read_read_fu_128           |    0    |    0    |    0    |
|          |        plaintext_length_read_read_fu_134        |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|  readreq |                grp_readreq_fu_140               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
| writeresp|               grp_writeresp_fu_146              |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                trunc_ln21_fu_250                |    0    |    0    |    0    |
|   trunc  |                trunc_ln22_fu_284                |    0    |    0    |    0    |
|          |                trunc_ln200_fu_323               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 trunc_ln3_fu_379                |    0    |    0    |    0    |
|partselect|                 trunc_ln4_fu_389                |    0    |    0    |    0    |
|          |                 trunc_ln5_fu_399                |    0    |    0    |    0    |
|          |                 trunc_ln6_fu_409                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 | 49.4024 |   1459  |   2823  |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|   block   |    0   |   16   |    2   |    0   |
|block_nonce|    0   |   16   |    2   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   32   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln22_1_reg_550     |   64   |
|      add_ln22_2_reg_528     |   64   |
|  block_nonce_addr_1_reg_481 |    4   |
|  block_nonce_addr_2_reg_486 |    4   |
|  block_nonce_addr_3_reg_491 |    4   |
|   block_nonce_addr_reg_476  |    4   |
|      block_size_reg_534     |    5   |
|   ciphertext_read_reg_460   |   64   |
|     gmem_addr_1_reg_561     |    8   |
|      gmem_addr_reg_556      |    8   |
|         i_1_reg_446         |   64   |
|      icmp_ln200_reg_523     |    1   |
|     icmp_ln23_pr_reg_194    |    1   |
|      icmp_ln23_reg_540      |    1   |
|      indvars_iv_reg_453     |   64   |
|plaintext_length_read_reg_470|   64   |
|    plaintext_read_reg_465   |   64   |
|     select_ln21_reg_545     |   64   |
|     select_ln22_reg_512     |   32   |
|     trunc_ln200_reg_518     |    5   |
|       xor_ln21_reg_496      |   64   |
|       xor_ln22_reg_501      |   32   |
+-----------------------------+--------+
|            Total            |   685  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_140  |  p1  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_146 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_146 |  p1  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_185  |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_185  |  p1  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_185  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_185  |  p4  |   2  |   4  |    8   ||    9    |
| icmp_ln23_pr_reg_194 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   68   ||  12.704 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   49   |  1459  |  2823  |    -   |
|   Memory  |    0   |    -   |   32   |    4   |    0   |
|Multiplexer|    -   |   12   |    -   |   63   |    -   |
|  Register |    -   |    -   |   685  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   62   |  2176  |  2890  |    0   |
+-----------+--------+--------+--------+--------+--------+
