// Seed: 5697757
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4 = 1'd0;
  wire id_5;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  tri   id_2
    , id_7,
    input  uwire id_3,
    output wor   id_4,
    input  tri   id_5
);
  module_0(
      id_7, id_7, id_7
  );
  initial begin
    @(posedge 1 or posedge -id_3);
    #1;
  end
  assign id_7 = id_7;
endmodule
