-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_2_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_33_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_36_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_37_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_38_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_46_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_50_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_57_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_61_val : IN STD_LOGIC_VECTOR (12 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_174_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_1_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_1_fu_192_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_2_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_2_fu_210_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_3_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_3_fu_228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_4_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_4_fu_246_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_5_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_5_fu_264_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_6_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_6_fu_282_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_7_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_7_fu_300_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_8_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_8_fu_318_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_9_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_9_fu_336_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_10_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_10_fu_354_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_11_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_11_fu_372_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_12_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_12_fu_390_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_13_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_13_fu_408_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_14_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_14_fu_426_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_15_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_15_fu_444_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_16_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_16_fu_462_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_17_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_17_fu_480_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_18_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_18_fu_498_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_fu_178_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_1_fu_196_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_2_fu_214_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_3_fu_232_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_4_fu_250_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_5_fu_268_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_6_fu_286_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_7_fu_304_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_8_fu_322_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_9_fu_340_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_10_fu_358_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_11_fu_376_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_12_fu_394_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_13_fu_412_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_14_fu_430_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_15_fu_448_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_16_fu_466_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_17_fu_484_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln45_18_fu_502_p3 : STD_LOGIC_VECTOR (11 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_178_p3;
    ap_return_1 <= select_ln45_1_fu_196_p3;
    ap_return_10 <= select_ln45_10_fu_358_p3;
    ap_return_11 <= select_ln45_11_fu_376_p3;
    ap_return_12 <= select_ln45_12_fu_394_p3;
    ap_return_13 <= select_ln45_13_fu_412_p3;
    ap_return_14 <= select_ln45_14_fu_430_p3;
    ap_return_15 <= select_ln45_15_fu_448_p3;
    ap_return_16 <= select_ln45_16_fu_466_p3;
    ap_return_17 <= select_ln45_17_fu_484_p3;
    ap_return_18 <= select_ln45_18_fu_502_p3;
    ap_return_2 <= select_ln45_2_fu_214_p3;
    ap_return_3 <= select_ln45_3_fu_232_p3;
    ap_return_4 <= select_ln45_4_fu_250_p3;
    ap_return_5 <= select_ln45_5_fu_268_p3;
    ap_return_6 <= select_ln45_6_fu_286_p3;
    ap_return_7 <= select_ln45_7_fu_304_p3;
    ap_return_8 <= select_ln45_8_fu_322_p3;
    ap_return_9 <= select_ln45_9_fu_340_p3;
    icmp_ln45_10_fu_348_p2 <= "1" when (signed(data_25_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_11_fu_366_p2 <= "1" when (signed(data_33_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_12_fu_384_p2 <= "1" when (signed(data_36_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_13_fu_402_p2 <= "1" when (signed(data_37_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_14_fu_420_p2 <= "1" when (signed(data_38_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_15_fu_438_p2 <= "1" when (signed(data_46_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_16_fu_456_p2 <= "1" when (signed(data_50_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_17_fu_474_p2 <= "1" when (signed(data_57_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_18_fu_492_p2 <= "1" when (signed(data_61_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_1_fu_186_p2 <= "1" when (signed(data_3_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_2_fu_204_p2 <= "1" when (signed(data_5_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_3_fu_222_p2 <= "1" when (signed(data_6_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_4_fu_240_p2 <= "1" when (signed(data_7_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_5_fu_258_p2 <= "1" when (signed(data_10_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_6_fu_276_p2 <= "1" when (signed(data_14_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_7_fu_294_p2 <= "1" when (signed(data_17_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_8_fu_312_p2 <= "1" when (signed(data_19_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_9_fu_330_p2 <= "1" when (signed(data_20_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_fu_168_p2 <= "1" when (signed(data_2_val) > signed(ap_const_lv13_0)) else "0";
    select_ln45_10_fu_358_p3 <= 
        trunc_ln46_10_fu_354_p1 when (icmp_ln45_10_fu_348_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_11_fu_376_p3 <= 
        trunc_ln46_11_fu_372_p1 when (icmp_ln45_11_fu_366_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_12_fu_394_p3 <= 
        trunc_ln46_12_fu_390_p1 when (icmp_ln45_12_fu_384_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_13_fu_412_p3 <= 
        trunc_ln46_13_fu_408_p1 when (icmp_ln45_13_fu_402_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_14_fu_430_p3 <= 
        trunc_ln46_14_fu_426_p1 when (icmp_ln45_14_fu_420_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_15_fu_448_p3 <= 
        trunc_ln46_15_fu_444_p1 when (icmp_ln45_15_fu_438_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_16_fu_466_p3 <= 
        trunc_ln46_16_fu_462_p1 when (icmp_ln45_16_fu_456_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_17_fu_484_p3 <= 
        trunc_ln46_17_fu_480_p1 when (icmp_ln45_17_fu_474_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_18_fu_502_p3 <= 
        trunc_ln46_18_fu_498_p1 when (icmp_ln45_18_fu_492_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_1_fu_196_p3 <= 
        trunc_ln46_1_fu_192_p1 when (icmp_ln45_1_fu_186_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_2_fu_214_p3 <= 
        trunc_ln46_2_fu_210_p1 when (icmp_ln45_2_fu_204_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_3_fu_232_p3 <= 
        trunc_ln46_3_fu_228_p1 when (icmp_ln45_3_fu_222_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_4_fu_250_p3 <= 
        trunc_ln46_4_fu_246_p1 when (icmp_ln45_4_fu_240_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_5_fu_268_p3 <= 
        trunc_ln46_5_fu_264_p1 when (icmp_ln45_5_fu_258_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_6_fu_286_p3 <= 
        trunc_ln46_6_fu_282_p1 when (icmp_ln45_6_fu_276_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_7_fu_304_p3 <= 
        trunc_ln46_7_fu_300_p1 when (icmp_ln45_7_fu_294_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_8_fu_322_p3 <= 
        trunc_ln46_8_fu_318_p1 when (icmp_ln45_8_fu_312_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_9_fu_340_p3 <= 
        trunc_ln46_9_fu_336_p1 when (icmp_ln45_9_fu_330_p2(0) = '1') else 
        ap_const_lv12_0;
    select_ln45_fu_178_p3 <= 
        trunc_ln46_fu_174_p1 when (icmp_ln45_fu_168_p2(0) = '1') else 
        ap_const_lv12_0;
    trunc_ln46_10_fu_354_p1 <= data_25_val(12 - 1 downto 0);
    trunc_ln46_11_fu_372_p1 <= data_33_val(12 - 1 downto 0);
    trunc_ln46_12_fu_390_p1 <= data_36_val(12 - 1 downto 0);
    trunc_ln46_13_fu_408_p1 <= data_37_val(12 - 1 downto 0);
    trunc_ln46_14_fu_426_p1 <= data_38_val(12 - 1 downto 0);
    trunc_ln46_15_fu_444_p1 <= data_46_val(12 - 1 downto 0);
    trunc_ln46_16_fu_462_p1 <= data_50_val(12 - 1 downto 0);
    trunc_ln46_17_fu_480_p1 <= data_57_val(12 - 1 downto 0);
    trunc_ln46_18_fu_498_p1 <= data_61_val(12 - 1 downto 0);
    trunc_ln46_1_fu_192_p1 <= data_3_val(12 - 1 downto 0);
    trunc_ln46_2_fu_210_p1 <= data_5_val(12 - 1 downto 0);
    trunc_ln46_3_fu_228_p1 <= data_6_val(12 - 1 downto 0);
    trunc_ln46_4_fu_246_p1 <= data_7_val(12 - 1 downto 0);
    trunc_ln46_5_fu_264_p1 <= data_10_val(12 - 1 downto 0);
    trunc_ln46_6_fu_282_p1 <= data_14_val(12 - 1 downto 0);
    trunc_ln46_7_fu_300_p1 <= data_17_val(12 - 1 downto 0);
    trunc_ln46_8_fu_318_p1 <= data_19_val(12 - 1 downto 0);
    trunc_ln46_9_fu_336_p1 <= data_20_val(12 - 1 downto 0);
    trunc_ln46_fu_174_p1 <= data_2_val(12 - 1 downto 0);
end behav;
