Selecting top level module top
@N: CG364 :"D:\projects\FPGA\ksenia\pwm_project\start_pwm_project\pwm.v":1:7:1:9|Synthesizing module top in library work.

