<h3><strong>2019</strong></h3><hr />
<p>
Rafael Trapani Possignolo,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/3316781.3317912'><strong>SMatch: Structural Matching for Fast Resynthesis in FPGAs.</strong></a>
<em>DAC</em>,
75,
2019.<br><br>
</p><br><br>
<p>
Riadul Islam,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/TCSI.2018.2866224'><strong>HCDN: Hybrid-Mode Clock Distribution Networks.</strong></a>
<em>IEEE Trans. on Circuits and Systems</em>
66-I(1),
251-262,
2019.<br><br>
</p><br><br>
<p>
Daphne I. Gorman,
Rafael Trapani Possignolo,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/3352460.3358289'><strong>EMI Architectural Model and Core Hopping.</strong></a>
<em>MICRO</em>,
899-910,
2019.<br><br>
</p><br><br>
<p>
Bin Wu,
James E. Stine,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2019.8702518'><strong>Fast and Area-Efficient SRAM Word-Line Optimization.</strong></a>
<em>ISCAS</em>,
1-5,
2019.<br><br>
</p><br><br>
<p>
Yuanjiang Ni,
Jishen Zhao,
Heiner Litz,
Daniel Bittman,
Ethan L. Miller,
<a style="color: black;" href='https://doi.org/10.1145/3352460.3358326'><strong>SSP: Eliminating Redundant Writes in Failure-Atomic NVRAMs via Shadow Sub-Paging.</strong></a>
<em>MICRO</em>,
836-848,
2019.<br><br>
</p><br><br>
<p>
Grant Ayers,
Nayana Prasad Nagendra,
David I. August,
Hyoun Kyu Cho,
Svilen Kanev,
Christos Kozyrakis,
Trivikram Krishnamurthy,
Heiner Litz,
Tipp Moseley,
Parthasarathy Ranganathan,
<a style="color: black;" href='https://doi.org/10.1145/3307650.3322234'><strong>AsmDB: understanding and mitigating front-end stalls in warehouse-scale computers.</strong></a>
<em>ISCA</em>,
462-473,
2019.<br><br>
</p><br><br>

<h3><strong>2018</strong></h3><hr />
<p>
Riadul Islam,
Hany Ahmed Fahmy,
Ping-Yao Lin,
Matthew R. Guthaus,
<a style="color: black;" href='http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2837681'><strong>DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis.</strong></a>
<em>IEEE Trans. VLSI Syst.</em>
26(10),
2108-2117,
2018.<br><br>
</p><br><br>
<p>
Chandranil Chakrabortti,
Vikas Sinha,
Heiner Litz,
<a style="color: black;" href='https://doi.org/10.1145/3267809.3275453'><strong>SSD QoS Improvements through Machine Learning.</strong></a>
<em>SoCC</em>,
511,
2018.<br><br>
</p><br><br>
<p>
Samuel Grossman,
Heiner Litz,
Christos Kozyrakis,
<a style="color: black;" href='https://doi.org/10.1145/3178487.3178506'><strong>Making pull-based graph processing performant.</strong></a>
<em>PPOPP</em>,
246-260,
2018.<br><br>
</p><br><br>
<p>
Rafael Trapani Possignolo,
Elnaz Ebrahimi 0001,
Ehsan K. Ardestani,
Alamelu Sankaranarayanan,
José Luis Briz,
Jose Renau,
<a style="color: black;" href='http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2831665'><strong>GPU NTC Process Variation Compensation With Voltage Stacking.</strong></a>
<em>IEEE Trans. VLSI Syst.</em>
26(9),
1713-1726,
2018.<br><br>
</p><br><br>
<p>
Milad Hashemi,
Kevin Swersky,
Jamie A. Smith,
Grant Ayers,
Heiner Litz,
Jichuan Chang,
Christos Kozyrakis,
Parthasarathy Ranganathan,
<a style="color: black;" href='http://proceedings.mlr.press/v80/hashemi18a.html'><strong>Learning Memory Access Patterns.</strong></a>
<em>ICML</em>,
1924-1933,
2018.<br><br>
</p><br><br>
<p>
Milad Hashemi,
Kevin Swersky,
Jamie A. Smith,
Grant Ayers,
Heiner Litz,
Jichuan Chang,
Christos Kozyrakis,
Parthasarathy Ranganathan,
<a style="color: black;" href='http://arxiv.org/abs/1803.02329'><strong>Learning Memory Access Patterns.</strong></a>
<em>CoRR</em>
abs/1803.02329,
2018.<br><br>
</p><br><br>
<p>
Ana Klimovic,
Heiner Litz,
Christos Kozyrakis,
<a style="color: black;" href='https://www.usenix.org/conference/atc18/presentation/klimovic-selecta'><strong>Selecta: Heterogeneous Cloud Storage Configuration for Data Analytics.</strong></a>
<em>USENIX Annual Technical Conference</em>,
759-773,
2018.<br><br>
</p><br><br>

<h3><strong>2017</strong></h3><hr />
<p>
Rafael Trapani Possignolo,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/3061639.3062275'><strong>LiveSynth: Towards an Interactive Synthesis Flow.</strong></a>
<em>DAC</em>,
74:1-74:6,
2017.<br><br>
</p><br><br>
<p>
Haven Skinner,
Rafael Trapani Possignolo,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/3127041.3127060'><strong>Liam: an actor based programming model for HDLs.</strong></a>
<em>MEMOCODE</em>,
185-188,
2017.<br><br>
</p><br><br>
<p>
Riadul Islam,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/TVLSI.2016.2605580'><strong>CMCS: Current-Mode Clock Synthesis.</strong></a>
<em>IEEE Trans. VLSI Syst.</em>
25(3),
1054-1062,
2017.<br><br>
</p><br><br>
<p>
Ana Klimovic,
Heiner Litz,
Christos Kozyrakis,
<a style="color: black;" href='https://doi.org/10.1145/3037697.3037732'><strong>ReFlex: Remote Flash ≈ Local Flash.</strong></a>
<em>ASPLOS</em>,
345-359,
2017.<br><br>
</p><br><br>
<p>
Daphne I. Gorman,
Matthew R. Guthaus,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/3123939.3123973'><strong>Architectural opportunities for novel dynamic EMI shifting (DEMIS).</strong></a>
<em>MICRO</em>,
774-785,
2017.<br><br>
</p><br><br>
<p>
Aydin Buluç,
Scott Beamer,
Kamesh Madduri,
Krste Asanovic,
David A. Patterson,
<a style="color: black;" href='http://arxiv.org/abs/1705.04590'><strong>Distributed-Memory Breadth-First Search on Massive Graphs.</strong></a>
<em>CoRR</em>
abs/1705.04590,
2017.<br><br>
</p><br><br>
<p>
Rajsaktish Sankaranarayanan,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1145/3060403.3060421'><strong>Energy Savings and Performance Improvement in Subthreshold Using Adaptive Body Bias.</strong></a>
<em>ACM Great Lakes Symposium on VLSI</em>,
431-434,
2017.<br><br>
</p><br><br>
<p>
Elnaz Ebrahimi 0001,
Rafael Trapani Possignolo,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2017.8050831'><strong>Level shifter design for voltage stacking.</strong></a>
<em>ISCAS</em>,
1-4,
2017.<br><br>
</p><br><br>
<p>
Scott Beamer,
Krste Asanovic,
David A. Patterson,
<a style="color: black;" href='https://doi.org/10.1109/IPDPS.2017.112'><strong>Reducing Pagerank Communication via Propagation Blocking.</strong></a>
<em>IPDPS</em>,
820-831,
2017.<br><br>
</p><br><br>
<p>
Elnaz Ebrahimi 0001,
Matthew R. Guthaus,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2017.8050754'><strong>Timing speculative SRAM.</strong></a>
<em>ISCAS</em>,
1-4,
2017.<br><br>
</p><br><br>

<h3><strong>2016</strong></h3><hr />
<p>
Sina Hassani,
Gabriel Southern,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/HPCA.2016.7446098'><strong>LiveSim: Going live with microarchitecture simulation.</strong></a>
<em>HPCA</em>,
606-617,
2016.<br><br>
</p><br><br>
<p>
Rafael Trapani Possignolo,
Elnaz Ebrahimi 0001,
Haven Skinner,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ICCD.2016.7753285'><strong>Fluid Pipelines: Elastic circuitry meets Out-of-Order execution.</strong></a>
<em>ICCD</em>,
233-240,
2016.<br><br>
</p><br><br>
<p>
Elnaz Ebrahimi 0001,
Rafael Trapani Possignolo,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2016.7538879'><strong>SRAM voltage stacking.</strong></a>
<em>ISCAS</em>,
1634-1637,
2016.<br><br>
</p><br><br>
<p>
Gabriel Southern,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ISPASS.2016.7482081'><strong>Analysis of PARSEC workload scalability.</strong></a>
<em>ISPASS</em>,
133-142,
2016.<br><br>
</p><br><br>
<p>
Ehsan K. Ardestani,
Rafael Trapani Possignolo,
José Luis Briz,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/2835178'><strong>Managing Mismatches in Voltage Stacking with CoreUnfolding.</strong></a>
<em>TACO</em>
12(4),
43:1-43:26,
2016.<br><br>
</p><br><br>
<p>
Rafael Trapani Possignolo,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/HOTCHIPS.2016.7936229'><strong>LiveSynth: Towards an interactive synthesis flow.</strong></a>
<em>Hot Chips Symposium</em>,
1,
2016.<br><br>
</p><br><br>
<p>
Gabriel Southern,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/IISWC.2016.7581268'><strong>Overhead of deoptimization checks in the V8 javascript engine.</strong></a>
<em>IISWC</em>,
75-84,
2016.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
James E. Stine,
Samira Ataei,
Brian Chen,
Bin Wu,
Mehedi Sarwar,
<a style="color: black;" href='https://doi.org/10.1145/2966986.2980098'><strong>OpenRAM: an open-source memory compiler.</strong></a>
<em>ICCAD</em>,
93,
2016.<br><br>
</p><br><br>
<p>
Samira Ataei,
James E. Stine,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ICCD.2016.7753333'><strong>A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS.</strong></a>
<em>ICCD</em>,
499-506,
2016.<br><br>
</p><br><br>
<p>
Heiner Litz,
Benjamin Braun,
David R. Cheriton,
<a style="color: black;" href='https://doi.org/10.1145/2967938.2967955'><strong>EXCITE-VM: Extending the Virtual Memory System to Support Snapshot Isolation Transactions.</strong></a>
<em>PACT</em>,
401-412,
2016.<br><br>
</p><br><br>

<h3><strong>2015</strong></h3><hr />
<p>
Hany Ahmed Fahmy,
Ping-Yao Lin,
Riadul Islam,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2015.7168904'><strong>Switched capacitor quasi-adiabatic clocks.</strong></a>
<em>ISCAS</em>,
1398-1401,
2015.<br><br>
</p><br><br>
<p>
Scott Beamer,
Krste Asanovic,
David A. Patterson,
<a style="color: black;" href='https://doi.org/10.1109/IISWC.2015.12'><strong>Locality Exists in Graph Processing: Workload Characterization on an Ivy Bridge Server.</strong></a>
<em>IISWC</em>,
56-65,
2015.<br><br>
</p><br><br>
<p>
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ISPASS.2015.7095777'><strong>Message from the program chair.</strong></a>
<em>ISPASS</em>,
vii,
2015.<br><br>
</p><br><br>
<p>
Madan Das,
Gabriel Southern,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/2688500.2688552'><strong>Section based program analysis to reduce overhead of detecting unsynchronized thread communication.</strong></a>
<em>PPOPP</em>,
283-284,
2015.<br><br>
</p><br><br>
<p>
Ping-Yao Lin,
Hany Ahmed Fahmy,
Riadul Islam,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2015.7168906'><strong>LC resonant clock resource minimization using compensation capacitance.</strong></a>
<em>ISCAS</em>,
1406-1409,
2015.<br><br>
</p><br><br>
<p>
Madan Das,
Gabriel Southern,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/2766451'><strong>Section-Based Program Analysis to Reduce Overhead of Detecting Unsynchronized Thread Communication.</strong></a>
<em>TACO</em>
12(2),
23:23:1-23:23:26,
2015.<br><br>
</p><br><br>
<p>
Scott Beamer,
Krste Asanovic,
David A. Patterson,
<a style="color: black;" href='https://doi.org/10.1145/2833179.2833187'><strong>GAIL: the graph algorithm iron law.</strong></a>
<em>IA3@SC</em>,
13:1-13:4,
2015.<br><br>
</p><br><br>
<p>
Benjamin M. LaCara,
Ping-Yao Lin,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2015.7168905'><strong>Multi-frequency resonant clocks.</strong></a>
<em>ISCAS</em>,
1402-1405,
2015.<br><br>
</p><br><br>
<p>
Scott Beamer,
Krste Asanovic,
David A. Patterson,
<a style="color: black;" href='http://arxiv.org/abs/1508.03619'><strong>The GAP Benchmark Suite.</strong></a>
<em>CoRR</em>
abs/1508.03619,
2015.<br><br>
</p><br><br>
<p>
Riadul Islam,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/TCSI.2015.2402938'><strong>Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-Flop.</strong></a>
<em>IEEE Trans. on Circuits and Systems</em>
62-I(4),
1156-1164,
2015.<br><br>
</p><br><br>

<h3><strong>2014</strong></h3><hr />
<p>
Jeren Samandari-Rad,
Matthew R. Guthaus,
Richard Hughey,
<a style="color: black;" href='https://doi.org/10.1109/ACCESS.2014.2323233'><strong>Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield.</strong></a>
<em>IEEE Access</em>
2,
577-601,
2014.<br><br>
</p><br><br>
<p>
Riadul Islam,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2014.6865357'><strong>Current-mode clock distribution.</strong></a>
<em>ISCAS</em>,
1203-1206,
2014.<br><br>
</p><br><br>
<p>
Bo Wang,
Heiner Litz,
David R. Cheriton,
<a style="color: black;" href='https://doi.org/10.1145/2619228.2619235'><strong>HICAMP bitmap: space-efficient updatable bitmap index for in-memory databases.</strong></a>
<em>DaMoN</em>,
7:1-7:7,
2014.<br><br>
</p><br><br>
<p>
Heiner Litz,
David R. Cheriton,
Amin Firoozshahian,
Omid Azizi,
John P. Stevenson,
<a style="color: black;" href='https://doi.org/10.1145/2541940.2541952'><strong>SI-TM: reducing transactional memory abort rates through snapshot isolation.</strong></a>
<em>ASPLOS</em>,
383-398,
2014.<br><br>
</p><br><br>
<p>
Heiner Litz,
Ricardo J. Dias,
David R. Cheriton,
<a style="color: black;" href='https://doi.org/10.1145/2693260'><strong>Efficient Correction of Anomalies in Snapshot Isolation Transactions.</strong></a>
<em>TACO</em>
11(4),
65:1-65:24,
2014.<br><br>
</p><br><br>
<p>
Amirkoushyar Ziabari,
Je-Hyoung Park,
Ehsan K. Ardestani,
Jose Renau,
Sung-Mo Kang,
Ali Shakouri,
<a style="color: black;" href='https://doi.org/10.1109/TVLSI.2013.2293422'><strong>Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices.</strong></a>
<em>IEEE Trans. VLSI Syst.</em>
22(11),
2366-2379,
2014.<br><br>
</p><br><br>

<h3><strong>2013</strong></h3><hr />
<p>
Matthew R. Guthaus,
Gustavo Wilke,
Ricardo Reis 0001,
<a style="color: black;" href='https://doi.org/10.1145/2442087.2442102'><strong>Revisiting automated physical synthesis of high-performance clock networks.</strong></a>
<em>ACM Trans. Design Autom. Electr. Syst.</em>
18(2),
31:1-31:27,
2013.<br><br>
</p><br><br>
<p>
Michael Chan,
Heiner Litz,
David R. Cheriton,
<a style="color: black;" href='https://www.usenix.org/conference/hotos13/session/chan'><strong>Rethinking Network Stack Design with Memory Snapshots.</strong></a>
<em>HotOS</em>,
2013.<br><br>
</p><br><br>
<p>
Alamelu Sankaranarayanan,
Ehsan K. Ardestani,
José Luis Briz,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ISLPED.2013.6629259'><strong>An energy efficient GPGPU memory hierarchy with tiny incoherent caches.</strong></a>
<em>ISLPED</em>,
9-14,
2013.<br><br>
</p><br><br>
<p>
Ehsan K. Ardestani,
Gabriel Southern,
Jason Doung,
Elnaz Ebrahimi 0001,
Jose Renau,
<a style="color: black;" href='http://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478330'><strong>ESESC: A fast performance, power, and temperature multicore simulator.</strong></a>
<em>Hot Chips Symposium</em>,
1,
2013.<br><br>
</p><br><br>
<p>
Holger Fröning,
Mondrian Nüssle,
Heiner Litz,
Christian Leber,
Ulrich Brüning 0001,
<a style="color: black;" href='https://doi.org/10.1109/CCGrid.2013.43'><strong>On Achieving High Message Rates.</strong></a>
<em>CCGRID</em>,
498-505,
2013.<br><br>
</p><br><br>
<p>
Janusz Rajski,
Miodrag Potkonjak,
Adit D. Singh,
Abhijit Chatterjee,
Zain Navabi,
Matthew R. Guthaus,
Sezer Gören,
<a style="color: black;" href='https://doi.org/10.1109/VLSI-SoC.2013.6673230'><strong>Embedded tutorials: Embedded tutorial 1: Cell-aware test-from gates to transistors.</strong></a>
<em>VLSI-SoC</em>,
2013.<br><br>
</p><br><br>
<p>
Scott Beamer,
Aydin Buluç,
Krste Asanovic,
David A. Patterson,
<a style="color: black;" href='https://doi.org/10.1109/IPDPSW.2013.159'><strong>Distributed Memory Breadth-First Search Revisited: Enabling Bottom-Up Search.</strong></a>
<em>IPDPS Workshops</em>,
1618-1627,
2013.<br><br>
</p><br><br>
<p>
Scott Beamer,
Krste Asanovic,
David A. Patterson,
<a style="color: black;" href='https://doi.org/10.3233/SPR-130370'><strong>Direction-optimizing breadth-first search.</strong></a>
<em>Scientific Programming</em>
21(3-4),
137-148,
2013.<br><br>
</p><br><br>
<p>
Ehsan K. Ardestani,
Francisco J. Mesa-Martinez,
Gabriel Southern,
Elnaz Ebrahimi 0001,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/TCAD.2013.2253156'><strong>Sampling in Thermal Simulation of Processors: Measurement, Characterization, and Evaluation.</strong></a>
<em>IEEE Trans. on CAD of Integrated Circuits and Systems</em>
32(8),
1187-1200,
2013.<br><br>
</p><br><br>
<p>
Ehsan K. Ardestani,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/HPCA.2013.6522340'><strong>ESESC: A fast multicore simulator using Time-Based Sampling.</strong></a>
<em>HPCA</em>,
448-459,
2013.<br><br>
</p><br><br>

<h3><strong>2012</strong></h3><hr />
<p>
Ehsan K. Ardestani,
Elnaz Ebrahimi 0001,
Gabriel Southern,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/2333660.2333670'><strong>Thermal-aware sampling in architectural simulation.</strong></a>
<em>ISLPED</em>,
33-38,
2012.<br><br>
</p><br><br>
<p>
Xuchu Hu,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/TCSI.2012.2190671'><strong>Distributed LC Resonant Clock Grid Synthesis.</strong></a>
<em>IEEE Trans. on Circuits and Systems</em>
59-I(11),
2749-2760,
2012.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
Baris Taskin,
<a style="color: black;" href='https://doi.org/10.1145/2429384.2429545'><strong>High-Performance, Low-Power Resonant Clocking: Embedded tutorial.</strong></a>
<em>ICCAD</em>,
742-745,
2012.<br><br>
</p><br><br>
<p>
Shoaib Kamil,
Derrick Coetzee,
Scott Beamer,
Henry Cook,
Ekaterina Gonina,
Jonathan Harper,
Jeffrey Morlan,
Armando Fox,
<a style="color: black;" href='https://doi.org/10.1145/2145816.2145865'><strong>Portable parallel performance from sequential, productive, embedded domain-specific languages.</strong></a>
<em>PPOPP</em>,
303-304,
2012.<br><br>
</p><br><br>
<p>
Seokjoong Kim,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/VLSI-SoC.2012.6379031'><strong>Dynamic voltage scaling for SEU-tolerance in low-power memories.</strong></a>
<em>VLSI-SoC</em>,
207-212,
2012.<br><br>
</p><br><br>
<p>
Seokjoong Kim,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1007/978-3-642-45073-0_10'><strong>SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture.</strong></a>
<em>VLSI-SoC (Selected Papers)</em>,
181-195,
2012.<br><br>
</p><br><br>
<p>
Rajsaktish Sankaranarayanan,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/VLSI-SoC.2012.6379033'><strong>A single-VDD ultra-low energy sub-threshold FPGA.</strong></a>
<em>VLSI-SoC</em>,
219-224,
2012.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
Xuchu Hu,
Gustavo Wilke,
Guilherme Flach,
Ricardo Reis 0001,
<a style="color: black;" href='https://doi.org/10.1145/2209291.2209306'><strong>High-performance clock mesh optimization.</strong></a>
<em>ACM Trans. Design Autom. Electr. Syst.</em>
17(3),
33:1-33:17,
2012.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/VLSI-SoC.2012.6378990'><strong>Welcome from the general chair.</strong></a>
<em>VLSI-SoC</em>,
2012.<br><br>
</p><br><br>
<p>
Jeren Samandari-Rad,
Matthew R. Guthaus,
Richard Hughey,
<a style="color: black;" href='https://doi.org/10.1109/ISQED.2012.6187541'><strong>VAR-TX: A variability-aware SRAM model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled CMOS.</strong></a>
<em>ISQED</em>,
506-515,
2012.<br><br>
</p><br><br>
<p>
H. Blake Skinner,
Xuchu Hu,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/VLSI-SoC.2012.6379006'><strong>Harmonic resonant clocking.</strong></a>
<em>VLSI-SoC</em>,
59-64,
2012.<br><br>
</p><br><br>
<p>
Curtis Andrus,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1145/2206781.2206818'><strong>Lithography-aware layout compaction.</strong></a>
<em>ACM Great Lakes Symposium on VLSI</em>,
147-152,
2012.<br><br>
</p><br><br>
<p>
Scott Beamer,
Krste Asanovic,
David A. Patterson,
<a style="color: black;" href='https://doi.org/10.1109/SC.2012.50'><strong>Direction-optimizing breadth-first search.</strong></a>
<em>SC</em>,
12,
2012.<br><br>
</p><br><br>
<p>
Xuchu Hu,
Walter James Condley,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1145/2228360.2228389'><strong>Library-aware resonant clock synthesis (LARCS).</strong></a>
<em>DAC</em>,
145-150,
2012.<br><br>
</p><br><br>

<h3><strong>2011</strong></h3><hr />
<p>
Seokjoong Kim,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ICCAD.2011.6105388'><strong>Low-power multiple-bit upset tolerant memory optimization.</strong></a>
<em>ICCAD</em>,
577-581,
2011.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ISCAS.2011.5937788'><strong>Distributed LC resonant clock tree synthesis.</strong></a>
<em>ISCAS</em>,
1215-1218,
2011.<br><br>
</p><br><br>
<p>
Sheldon Logan,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ISQED.2011.5770782'><strong>Package-chip co-design to increase flip-chip C4 reliability.</strong></a>
<em>ISQED</em>,
553-558,
2011.<br><br>
</p><br><br>
<p>
Michael Brown,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/2160803.2160865'><strong>ReRack: power simulation for data centers with renewable energy generation.</strong></a>
<em>SIGMETRICS Performance Evaluation Review</em>
39(3),
77-81,
2011.<br><br>
</p><br><br>
<p>
Sangeetha Sudhakrishnan,
Rigo Dicochea,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/2000064.2000090'><strong>Releasing efficient beta cores to market early.</strong></a>
<em>ISCA</em>,
213-222,
2011.<br><br>
</p><br><br>
<p>
Walter James Condley,
Xuchu Hu,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ICCAD.2011.6105376'><strong>A methodology for local resonant clock synthesis using LC-assisted local clock buffers.</strong></a>
<em>ICCAD</em>,
503-506,
2011.<br><br>
</p><br><br>
<p>
Heiner Litz,
Christian Leber,
Benjamin Geib,
<a style="color: black;" href='https://doi.org/10.1145/2088256.2088268'><strong>DSL programmable engine for high frequency trading acceleration.</strong></a>
<em>WHPCF@SC</em>,
31-38,
2011.<br><br>
</p><br><br>
<p>
Seokjoong Kim,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/VLSISoC.2011.6081666'><strong>SNM-aware power reduction and reliability improvement in 45nm SRAMs.</strong></a>
<em>VLSI-SoC</em>,
204-207,
2011.<br><br>
</p><br><br>
<p>
Xuchu Hu,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ASPDAC.2011.5722181'><strong>Clock tree optimization for Electromagnetic Compatibility (EMC).</strong></a>
<em>ASP-DAC</em>,
184-189,
2011.<br><br>
</p><br><br>
<p>
Xuchu Hu,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1145/2024724.2024845'><strong>Distributed Resonant clOCK grid Synthesis (ROCKS).</strong></a>
<em>DAC</em>,
516-521,
2011.<br><br>
</p><br><br>
<p>
Walter James Condley,
Andrew W. Hill,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/MSE.2011.5937081'><strong>Advanced logic design through hands-on digital music synthesis.</strong></a>
<em>MSE</em>,
17-20,
2011.<br><br>
</p><br><br>
<p>
Seokjoong Kim,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1145/2024724.2024826'><strong>Leakage-aware redundancy for reliable sub-threshold memories.</strong></a>
<em>DAC</em>,
435-440,
2011.<br><br>
</p><br><br>
<p>
Christian Leber,
Benjamin Geib,
Heiner Litz,
<a style="color: black;" href='https://doi.org/10.1109/FPL.2011.64'><strong>High Frequency Trading Acceleration Using FPGAs.</strong></a>
<em>FPL</em>,
317-322,
2011.<br><br>
</p><br><br>
<p>
Jose Renau,
Will Eatherton,
<a style="color: black;" href='https://doi.org/10.1109/MM.2011.27'><strong>Hot Chips 22.</strong></a>
<em>IEEE Micro</em>
31(2),
4-5,
2011.<br><br>
</p><br><br>
<p>
Sangeetha Sudhakrishnan,
Francisco J. Mesa-Martinez,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ISQED.2011.5770721'><strong>A design time simulator for computer architects.</strong></a>
<em>ISQED</em>,
164-173,
2011.<br><br>
</p><br><br>

<h3><strong>2010</strong></h3><hr />
<p>
Holger Fröning,
Heiner Litz,
<a style="color: black;" href='https://doi.org/10.1109/IPDPSW.2010.5470851'><strong>Efficient hardware support for the Partitioned Global Address Space.</strong></a>
<em>IPDPS Workshops</em>,
1-6,
2010.<br><br>
</p><br><br>
<p>
Walter James Condley,
Xuchu Hu,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1145/1811100.1811113'><strong>Analysis of high-performance clock networks with RLC and transmission line effects.</strong></a>
<em>SLIP</em>,
51-58,
2010.<br><br>
</p><br><br>
<p>
Derek Chan,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ISQED.2010.5450490'><strong>Analysis of power supply induced jitter in actively de-skewed multi-core systems.</strong></a>
<em>ISQED</em>,
785-790,
2010.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
Gustavo Wilke,
Ricardo Reis 0001,
<a style="color: black;" href='https://doi.org/10.1145/1837274.1837295'><strong>Non-uniform clock mesh optimization with linear programming buffer insertion.</strong></a>
<em>DAC</em>,
74-79,
2010.<br><br>
</p><br><br>
<p>
Francisco J. Mesa-Martinez,
Ehsan K. Ardestani,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/1736020.1736043'><strong>Characterizing processor thermal behavior.</strong></a>
<em>ASPLOS</em>,
193-204,
2010.<br><br>
</p><br><br>
<p>
Heiner Litz,
Maximilian Thürmer,
Ulrich Brüning 0001,
<a style="color: black;" href='https://doi.org/10.1109/CLUSTER.2010.37'><strong>TCCluster: A Cluster Architecture Utilizing the Processor Host Interface as a Network Interconnect.</strong></a>
<em>CLUSTER</em>,
9-18,
2010.<br><br>
</p><br><br>
<p>
Scott Beamer,
Chen Sun,
Yong-Jin Kwon,
Ajay Joshi,
Christopher Batten,
Vladimir Stojanovic,
Krste Asanovic,
<a style="color: black;" href='https://doi.org/10.1145/1815961.1815978'><strong>Re-architecting DRAM memory systems with monolithically integrated silicon photonics.</strong></a>
<em>ISCA</em>,
129-140,
2010.<br><br>
</p><br><br>

<h3><strong>2009</strong></h3><hr />
<p>
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/MSE.2009.5270833'><strong>Teaching VLSI design in 10 weeks.</strong></a>
<em>MSE</em>,
41-44,
2009.<br><br>
</p><br><br>
<p>
Scott Beamer,
Krste Asanovic,
Christopher Batten,
Ajay Joshi,
Vladimir Stojanovic,
<a style="color: black;" href='https://doi.org/10.1145/1542275.1542360'><strong>Designing multi-socket systems using silicon photonics.</strong></a>
<em>ICS</em>,
521-522,
2009.<br><br>
</p><br><br>
<p>
Ajay Joshi,
Christopher Batten,
Yong-Jin Kwon,
Scott Beamer,
Imran Shamim,
Krste Asanovic,
Vladimir Stojanovic,
<a style="color: black;" href='https://doi.org/10.1109/NOCS.2009.5071460'><strong>Silicon-photonic clos networks for global on-chip communication.</strong></a>
<em>NOCS</em>,
124-133,
2009.<br><br>
</p><br><br>
<p>
Heiner Litz,
Holger Fröning,
Ulrich Brüning 0001,
<a style="color: black;" href='https://doi.org/10.1007/978-3-642-00641-8_4'><strong>A HyperTransport 3 Physical Layer Interface for FPGAs.</strong></a>
<em>ARC</em>,
4-14,
2009.<br><br>
</p><br><br>
<p>
Holger Fröning,
Heiner Litz,
Ulrich Brüning 0001,
<a style="color: black;" href='https://doi.org/10.1109/ICN.2009.23'><strong>Efficient Virtualization of High-Performance Network Interfaces.</strong></a>
<em>ICN</em>,
434-439,
2009.<br><br>
</p><br><br>
<p>
Michael Brown,
Cyrus Bazeghi,
Matthew R. Guthaus,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/1508128.1508204'><strong>Measuring and modeling variabilityusing low-cost FPGAs.</strong></a>
<em>FPGA</em>,
286,
2009.<br><br>
</p><br><br>
<p>
Joseph Nayfach-Battilana,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/1594233.1594314'><strong>SOI, interconnect, package, and mainboard thermal characterization.</strong></a>
<em>ISLPED</em>,
327-330,
2009.<br><br>
</p><br><br>
<p>
Keven L. Woo,
Matthew R. Guthaus,
<a style="color: black;" href='https://doi.org/10.1109/ICCD.2009.5413153'><strong>Fault-tolerant synthesis using non-uniform redundancy.</strong></a>
<em>ICCD</em>,
213-218,
2009.<br><br>
</p><br><br>
<p>
Heiner Litz,
Holger Fröning,
Maximilian Thürmer,
Ulrich Brüning 0001,
<a style="color: black;" href='https://doi.org/10.1109/FPL.2009.5272393'><strong>An FPGA based verification platform for HyperTransport 3.x.</strong></a>
<em>FPL</em>,
631-634,
2009.<br><br>
</p><br><br>

<h3><strong>2008</strong></h3><hr />
<p>
Francisco J. Mesa-Martinez,
Michael Brown,
Joseph Nayfach-Battilana,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/IPDPS.2008.4536423'><strong>Measuring power and temperature from real processors.</strong></a>
<em>IPDPS</em>,
1-5,
2008.<br><br>
</p><br><br>
<p>
Sangeetha Sudhakrishnan,
Liying Su,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/ISQED.2008.4479730'><strong>Processor Verification with hwBugHunt.</strong></a>
<em>ISQED</em>,
224-229,
2008.<br><br>
</p><br><br>
<p>
Sangeetha Sudhakrishnan,
Janaki T. Madhavan,
E. James Whitehead Jr.,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/1370750.1370761'><strong>Understanding bug fix patterns in verilog.</strong></a>
<em>MSR</em>,
39-42,
2008.<br><br>
</p><br><br>
<p>
Heiner Litz,
Holger Fröning,
Mondrian Nüssle,
Ulrich Brüning 0001,
<a style="color: black;" href='https://doi.org/10.1109/ICPP.2008.85'><strong>VELO: A Novel Communication Engine for Ultra-Low Latency Message Transfers.</strong></a>
<em>ICPP</em>,
238-245,
2008.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
Dennis Sylvester,
Richard B. Brown,
<a style="color: black;" href='https://doi.org/10.1109/ASPDAC.2008.4484001'><strong>Clock tree synthesis with data-path sensitivity matching.</strong></a>
<em>ASP-DAC</em>,
498-503,
2008.<br><br>
</p><br><br>

<h3><strong>2007</strong></h3><hr />
<p>
Francisco J. Mesa-Martinez,
Joseph Nayfach-Battilana,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/1250662.1250700'><strong>Power model validation through thermal measurements.</strong></a>
<em>ISCA</em>,
302-311,
2007.<br><br>
</p><br><br>
<p>
Cyrus Bazeghi,
Francisco J. Mesa-Martinez,
Brian Greskamp,
Josep Torrellas,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/VLSISOC.2007.4402473'><strong>Estimating design time for system circuits.</strong></a>
<em>VLSI-SoC</em>,
60-65,
2007.<br><br>
</p><br><br>
<p>
Cyrus Bazeghi,
Francisco J. Mesa-Martinez,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1007/978-0-387-89558-1_14'><strong>System and Procesor Design Effort Estimation.</strong></a>
<em>VLSI-SoC (Selected Papers)</em>,
1-21,
2007.<br><br>
</p><br><br>
<p>
Francisco J. Mesa-Martinez,
Michael Brown,
Joseph Nayfach-Battilana,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/1281700.1281716'><strong>Measuring performance, power, and temperature from real processors.</strong></a>
<em>Experimental Computer Science</em>,
16,
2007.<br><br>
</p><br><br>
<p>
Francisco J. Mesa-Martinez,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/MICRO.2007.23'><strong>Effective Optimistic-Checker Tandem Core Design through Architectural Pruning.</strong></a>
<em>MICRO</em>,
236-248,
2007.<br><br>
</p><br><br>

<h3><strong>2006</strong></h3><hr />
<p>
Luis Ceze,
Karin Strauss,
James Tuck,
Josep Torrellas,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/1138035.1138038'><strong>CAVA: Using checkpoint-assisted value prediction to hide L2 misses.</strong></a>
<em>TACO</em>
3(2),
182-208,
2006.<br><br>
</p><br><br>
<p>
Francisco J. Mesa-Martinez,
Michael C. Huang,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1145/1152154.1152193'><strong>SEED: scalable, efficient enforcement of dependences.</strong></a>
<em>PACT</em>,
254-264,
2006.<br><br>
</p><br><br>
<p>
Wei Liu 0014,
James Tuck,
Luis Ceze,
Wonsun Ahn,
Karin Strauss,
Jose Renau,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1145/1122971.1122997'><strong>POSH: a TLS compiler that exploits program structure.</strong></a>
<em>PPOPP</em>,
158-167,
2006.<br><br>
</p><br><br>
<p>
Jose Renau,
Karin Strauss,
Luis Ceze,
Wei Liu 0014,
Smruti R. Sarangi,
James Tuck,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1109/MM.2006.11'><strong>Energy-Efficient Thread-Level Speculation.</strong></a>
<em>IEEE Micro</em>
26(1),
80-91,
2006.<br><br>
</p><br><br>
<p>
Yun Ding,
Heiner Litz,
<a style="color: black;" href='https://doi.org/10.1145/1111449.1111507'><strong>Creating multiplatform user interfaces by annotation and adaptation.</strong></a>
<em>IUI</em>,
270-272,
2006.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
Dennis Sylvester,
Richard B. Brown,
<a style="color: black;" href='https://doi.org/10.1109/ASPDAC.2006.1594650'><strong>Process-induced skew reduction in nominal zero-skew clock trees.</strong></a>
<em>ASP-DAC</em>,
84-89,
2006.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
Dennis Sylvester,
Richard B. Brown,
<a style="color: black;" href='https://doi.org/10.1145/1146909.1147171'><strong>Clock buffer and wire sizing using sequential programming.</strong></a>
<em>DAC</em>,
1041-1046,
2006.<br><br>
</p><br><br>

<h3><strong>2005</strong></h3><hr />
<p>
Cyrus Bazeghi,
Francisco J. Mesa-Martinez,
Jose Renau,
<a style="color: black;" href='https://doi.org/10.1109/MICRO.2005.37'><strong>uComplexity: Estimating Processor Design Effort.</strong></a>
<em>MICRO</em>,
209-218,
2005.<br><br>
</p><br><br>
<p>
Rajiv A. Ravindran,
Robert M. Senger,
Eric D. Marsman,
Ganesh S. Dasika,
Matthew R. Guthaus,
Scott A. Mahlke,
Richard B. Brown,
<a style="color: black;" href='https://doi.org/10.1109/TC.2005.132'><strong>Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor.</strong></a>
<em>IEEE Trans. Computers</em>
54(8),
998-1012,
2005.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
Natesan Venkateswaran,
Vladimir Zolotov,
Dennis Sylvester,
Richard B. Brown,
<a style="color: black;" href='https://doi.org/10.1145/1057661.1057736'><strong>Optimization objectives and models of variation for statistical gate sizing.</strong></a>
<em>ACM Great Lakes Symposium on VLSI</em>,
313-316,
2005.<br><br>
</p><br><br>
<p>
Matthew R. Guthaus,
Natesan Venkateswaran,
Chandu Visweswariah,
Vladimir Zolotov,
<a style="color: black;" href='https://doi.org/10.1109/ICCAD.2005.1560213'><strong>Gate sizing using incremental parameterized statistical timing analysis.</strong></a>
<em>ICCAD</em>,
1029-1036,
2005.<br><br>
</p><br><br>
<p>
Jose Renau,
Karin Strauss,
Luis Ceze,
Wei Liu 0014,
Smruti R. Sarangi,
James Tuck,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1145/1088149.1088178'><strong>Thread-Level Speculation on a CMP can be energy efficient.</strong></a>
<em>ICS</em>,
219-228,
2005.<br><br>
</p><br><br>
<p>
Jose Renau,
James Tuck,
Wei Liu 0014,
Luis Ceze,
Karin Strauss,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1145/1088149.1088173'><strong>Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation.</strong></a>
<em>ICS</em>,
179-188,
2005.<br><br>
</p><br><br>

<h3><strong>2004</strong></h3><hr />
<p>
Luis Ceze,
Karin Strauss,
James Tuck,
Jose Renau,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1109/L-CA.2004.3'><strong>CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction.</strong></a>
<em>Computer Architecture Letters</em>
3,
2004.<br><br>
</p><br><br>
<p>
Yun Ding,
Heiner Litz,
Dennis Pfisterer,
<a style="color: black;" href='https://doi.org/10.1145/964442.964490'><strong>A graphical single-authoring framework for building multi-platform user interfaces.</strong></a>
<em>IUI</em>,
235-237,
2004.<br><br>
</p><br><br>

<h3><strong>2003</strong></h3><hr />
<p>
Michael C. Huang,
Jose Renau,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1109/ISCA.2003.1206997'><strong>Positional Adaptation of Processors: Application to Energy Reduction.</strong></a>
<em>ISCA</em>,
157-168,
2003.<br><br>
</p><br><br>
<p>
Robert M. Senger,
Eric D. Marsman,
Michael S. McCorquodale,
Fadi H. Gebara,
Keith L. Kraver,
Matthew R. Guthaus,
Richard B. Brown,
<a style="color: black;" href='https://doi.org/10.1145/775832.775965'><strong>A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference.</strong></a>
<em>DAC</em>,
520-525,
2003.<br><br>
</p><br><br>
<p>
Rajiv A. Ravindran,
Robert M. Senger,
Eric D. Marsman,
Ganesh S. Dasika,
Matthew R. Guthaus,
Scott A. Mahlke,
Richard B. Brown,
<a style="color: black;" href='https://doi.org/10.1145/951710.951729'><strong>Increasing the number of effective registers in a low-power processor using a windowed register file.</strong></a>
<em>CASES</em>,
125-136,
2003.<br><br>
</p><br><br>
<p>
Basilio B. Fraguela,
Jose Renau,
Paul Feautrier,
David A. Padua,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1145/781498.781505'><strong>Programming the FlexRAM parallel intelligent memory system.</strong></a>
<em>PPOPP</em>,
49-60,
2003.<br><br>
</p><br><br>
<p>
Yun Ding,
Heiner Litz,
Rainer Malaka,
Dennis Pfisterer,
<a style="color: black;" href='https://doi.org/10.1007/978-3-540-39869-1_5'><strong>On Programming Information Agent Systems - An Integrated Hotel Reservation Service as Case Study.</strong></a>
<em>MATES</em>,
50-61,
2003.<br><br>
</p><br><br>

<h3><strong>2002</strong></h3><hr />
<p>
José F. Martínez,
Jose Renau,
Michael C. Huang,
Milos Prvulovic,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1109/MICRO.2002.1176234'><strong>Cherry: checkpointed early resource recycling in out-of-order microprocessors.</strong></a>
<em>MICRO</em>,
3-14,
2002.<br><br>
</p><br><br>
<p>
Michael C. Huang,
Jose Renau,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1145/566408.566456'><strong>Energy-efficient hybrid wakeup logic.</strong></a>
<em>ISLPED</em>,
196-201,
2002.<br><br>
</p><br><br>

<h3><strong>2001</strong></h3><hr />
<p>
Michael C. Huang,
Jose Renau,
Seung-Moon Yoo,
Josep Torrellas,
<a style="color: black;" href='http://www.jilp.org/vol3/huang-jilp.pdf'><strong>The Design of DEETM: a Framework for Dynamic Energy Efficiency and Temperature Management.</strong></a>
<em>J. Instruction-Level Parallelism</em>
3,
2001.<br><br>
</p><br><br>
<p>
Michael C. Huang,
Jose Renau,
Seung-Moon Yoo,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1145/383082.383086'><strong>L1 data cache decomposition for energy efficiency.</strong></a>
<em>ISLPED</em>,
10-15,
2001.<br><br>
</p><br><br>

<h3><strong>2000</strong></h3><hr />
<p>
Michael C. Huang,
Jose Renau,
Seung-Moon Yoo,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1007/3-540-44570-6_11'><strong>Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips.</strong></a>
<em>Intelligent Memory Systems</em>,
152-159,
2000.<br><br>
</p><br><br>
<p>
Michael C. Huang,
Jose Renau,
Seung-Moon Yoo,
Josep Torrellas,
<a style="color: black;" href='https://doi.org/10.1109/MICRO.2000.898071'><strong>A framework for dynamic energy efficiency and temperature management.</strong></a>
<em>MICRO</em>,
202-213,
2000.<br><br>
</p><br><br>

