$date
	Sat Aug 01 00:23:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tabla03POS $end
$var wire 1 ! out01 $end
$var wire 1 " out02 $end
$var wire 1 # out03 $end
$var wire 1 $ out04 $end
$var wire 1 % out05 $end
$var wire 1 & out06 $end
$var wire 1 ' out07 $end
$var wire 1 ( out08 $end
$var wire 1 ) out09 $end
$var wire 1 * outAN $end
$var wire 1 + outBN $end
$var wire 1 , outC $end
$var wire 1 - outCN $end
$var wire 1 . outD $end
$var wire 1 / outDN $end
$var wire 1 0 outres $end
$var reg 1 1 inA $end
$var reg 1 2 inB $end
$var reg 1 3 inC $end
$var reg 1 4 inD $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
02
01
10
1/
z.
1-
z,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0/
14
#2
1/
0-
04
13
#3
0/
14
#4
00
x$
x#
1/
x"
0!
1-
0+
04
03
12
#5
x0
1#
1!
0/
14
#6
x#
1/
1"
0-
04
13
#7
1#
0/
14
#8
10
1/
1-
1&
1%
1+
1$
0*
04
03
02
11
#9
00
0%
0/
14
#10
10
1/
1%
0-
04
13
#11
00
0&
0/
14
#12
1/
1(
0'
1-
1&
0+
04
03
12
#13
0(
1'
0/
14
#14
10
1/
1(
0-
04
13
#15
00
0)
0/
14
