git clone --depth 1 --no-tags https://github.com/mingmingrr/mips-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131921633
git clone --depth 1 --no-tags https://github.com/enhoshen/LPIRC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131584118
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_power_ad_5cm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132859043
git clone --depth 1 --no-tags https://github.com/old-nios2-linux/boards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134866927
git clone --depth 1 --no-tags https://github.com/supun-kanda/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132858699
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/Processor2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134408762
git clone --depth 1 --no-tags https://github.com/TudorAndrei/UART_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134706933
git clone --depth 1 --no-tags https://github.com/adibshalekeen/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133577866
git clone --depth 1 --no-tags https://github.com/ImeshEkanayake/4-bit-Computer-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134537694
git clone --depth 1 --no-tags https://github.com/HanNight/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134589060
git clone --depth 1 --no-tags https://github.com/chandr33/ECE-337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134270726
git clone --depth 1 --no-tags https://github.com/MaAbbasi96/PipelinedMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131743309
git clone --depth 1 --no-tags https://github.com/cocomoff/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132203973
git clone --depth 1 --no-tags https://github.com/AlexanderKosianchuk/firbu_mlp23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130956594
git clone --depth 1 --no-tags https://github.com/liyufan/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131426092
git clone --depth 1 --no-tags https://github.com/mgit7/Spartan6-FPGA-TXRX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131377664
git clone --depth 1 --no-tags https://github.com/Vladimir2506/ProjectEDA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130556709
git clone --depth 1 --no-tags https://github.com/wdlctc/my_ddr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130567165
git clone --depth 1 --no-tags https://github.com/palca2093/Proyecto_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134587865
git clone --depth 1 --no-tags https://github.com/ckj119940887/cpu_mips_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134654574
git clone --depth 1 --no-tags https://github.com/RaulMunizJr/VerilogDesigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132194980
git clone --depth 1 --no-tags https://github.com/atangzwj/PiEstimator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132280038
git clone --depth 1 --no-tags https://github.com/linnnruoo/EE2026-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132439949
git clone --depth 1 --no-tags https://github.com/Yuki03759/2017-CPU-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132930864
git clone --depth 1 --no-tags https://github.com/supercalvinchan/VERI_LAB_EE2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132927933
git clone --depth 1 --no-tags https://github.com/angelinakowalik/gra-kulki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132933102
git clone --depth 1 --no-tags https://github.com/AhmedAkram96/MIPS-Data-path.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132800603
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_powad_75mm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132860847
git clone --depth 1 --no-tags https://github.com/snehashis1997/4-bit-carry-skip-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133518995
git clone --depth 1 --no-tags https://github.com/jchen428/CS-3220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132737503
git clone --depth 1 --no-tags https://github.com/nliu96/verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133919320
git clone --depth 1 --no-tags https://github.com/puidenz/CO_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134297925
git clone --depth 1 --no-tags https://github.com/snehashis1997/4-bit-ripple-carry-adder-with-test-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133072783
git clone --depth 1 --no-tags https://github.com/archieLa/Cube-Welcomer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133103149
git clone --depth 1 --no-tags https://github.com/mephi007/JPEGCOMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131475193
git clone --depth 1 --no-tags https://github.com/cr1901/tinyfpga-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131038127
git clone --depth 1 --no-tags https://github.com/lliang9838/CS-M152A-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130921603
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/check_trans_duty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132859675
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_77_ad_sign_43.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132858253
git clone --depth 1 --no-tags https://github.com/jh01010011/PULSE_COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133685667
git clone --depth 1 --no-tags https://github.com/PranshuVyas/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133258294
git clone --depth 1 --no-tags https://github.com/whqamm/CPU_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130463093
git clone --depth 1 --no-tags https://github.com/wenalan123/smg_alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130978217
git clone --depth 1 --no-tags https://github.com/PhilipChalkiopoulos/DE1_SOC_Linux_FrameBuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130703031
git clone --depth 1 --no-tags https://github.com/diep-michael/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132047160
git clone --depth 1 --no-tags https://github.com/zenos876/spi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132131724
git clone --depth 1 --no-tags https://github.com/osmansuzer/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132132181
git clone --depth 1 --no-tags https://github.com/armonova/LAOC2-tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132172589
git clone --depth 1 --no-tags https://github.com/tgreer812/MIPS-CPU-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132272389
git clone --depth 1 --no-tags https://github.com/mads3009/shark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131669797
git clone --depth 1 --no-tags https://github.com/TheRollingPig/fpgaEx2_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132073960
git clone --depth 1 --no-tags https://github.com/Roboy/roboy_de0_nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132007518
git clone --depth 1 --no-tags https://github.com/huynhphucnghi/ktmt_ass1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132564840
git clone --depth 1 --no-tags https://github.com/bobbyesh/data-selector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132696985
git clone --depth 1 --no-tags https://github.com/HelloSakura/CPU-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131925087
git clone --depth 1 --no-tags https://github.com/amusant/presentations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131857151
git clone --depth 1 --no-tags https://github.com/tiqwab/TD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130531441
git clone --depth 1 --no-tags https://github.com/AmazeJ7/eele475_embedded_systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131230932
git clone --depth 1 --no-tags https://github.com/brandonlewien/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131415459
git clone --depth 1 --no-tags https://github.com/aliaydin96/proje.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131201084
git clone --depth 1 --no-tags https://github.com/zqazi114/4823_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130909922
git clone --depth 1 --no-tags https://github.com/ballpor98/New_miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130670342
git clone --depth 1 --no-tags https://github.com/allencho1222/riscv_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133394828
git clone --depth 1 --no-tags https://github.com/JeonJiyoun/logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133243688
git clone --depth 1 --no-tags https://github.com/dakotale-zz/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133241844
git clone --depth 1 --no-tags https://github.com/atangzwj/PiSimulator_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133194604
git clone --depth 1 --no-tags https://github.com/ihchoi12/Computer-Architecture-2018-01-Yonsei-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133448849
git clone --depth 1 --no-tags https://github.com/jh01010011/VOLTAGE_CONTROLLER_FOR_AC_LOAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133686640
git clone --depth 1 --no-tags https://github.com/ChenHaoHSU/Digital-Photo-Album.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133556688
git clone --depth 1 --no-tags https://github.com/jmine83/ece5480.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134543318
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-10-Basic-IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134756340
git clone --depth 1 --no-tags https://github.com/felipecuetor/multiplier_excercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131049085
git clone --depth 1 --no-tags https://github.com/goodseog/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132297127
git clone --depth 1 --no-tags https://github.com/qwezrtyzuioz/ICLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132872672
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/focus_power_ad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132861436
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_50mm_right_10mm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132858639
git clone --depth 1 --no-tags https://github.com/hyzopen/bean-counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132934208
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/ex_SWLED_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132859562
git clone --depth 1 --no-tags https://github.com/jpyao78/basic_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133149315
git clone --depth 1 --no-tags https://github.com/SSSSSjZ/Tx_16FSK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130664149
git clone --depth 1 --no-tags https://github.com/hanyu-hu/Machine-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132187780
git clone --depth 1 --no-tags https://github.com/rr999888tw/lab3_project-team08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132331360
git clone --depth 1 --no-tags https://github.com/alexnorell/lab_8_sources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131211796
git clone --depth 1 --no-tags https://github.com/baughg/VerilogTemplates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131707075
git clone --depth 1 --no-tags https://github.com/BOSUKE/logiana.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131573849
git clone --depth 1 --no-tags https://github.com/beenfhb/ece5745-tut5-asic-tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131558739
git clone --depth 1 --no-tags https://github.com/vava24680/NCTU_2018_Spring_CODesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130559433
git clone --depth 1 --no-tags https://github.com/jlreis/praticahlsreedsolomon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131334895
git clone --depth 1 --no-tags https://github.com/NinaMaller/M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131903491
git clone --depth 1 --no-tags https://github.com/sanjpanj/MIDI_Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130942520
git clone --depth 1 --no-tags https://github.com/SamPoff/CECS_440_STACK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130920105
git clone --depth 1 --no-tags https://github.com/mohGhazala96/MipsProccesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130515381
git clone --depth 1 --no-tags https://github.com/chinkwo/vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133906957
git clone --depth 1 --no-tags https://github.com/cromagnonninja/VerilogCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134078829
git clone --depth 1 --no-tags https://github.com/MarzhanBekbolat/Blast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134586007
git clone --depth 1 --no-tags https://github.com/artvvb/Cora-Z7-07S-Basic-IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134479002
git clone --depth 1 --no-tags https://github.com/sadra-barikbin/computer-architecture-MIPS-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131743785
git clone --depth 1 --no-tags https://github.com/alexforencich/verilog-axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142810315
