{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645052714837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645052714837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 04:35:14 2022 " "Processing started: Thu Feb 17 04:35:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645052714837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052714837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off factorial -c factorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off factorial -c factorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052714837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645052715142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorial.v 1 1 " "Found 1 design units, including 1 entities, in source file factorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645052720907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/assignment/factorial/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645052720909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "factorial " "Elaborating entity \"factorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645052720928 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a factorial.v(16) " "Verilog HDL Always Construct warning at factorial.v(16): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count factorial.v(19) " "Verilog HDL Always Construct warning at factorial.v(19): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out factorial.v(22) " "Verilog HDL Always Construct warning at factorial.v(22): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 factorial.v(22) " "Verilog HDL assignment warning at factorial.v(22): truncated value with size 32 to match size of target (13)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count factorial.v(26) " "Verilog HDL Always Construct warning at factorial.v(26): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out factorial.v(30) " "Verilog HDL Always Construct warning at factorial.v(30): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 factorial.v(30) " "Verilog HDL assignment warning at factorial.v(30): truncated value with size 32 to match size of target (13)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count factorial.v(33) " "Verilog HDL Always Construct warning at factorial.v(33): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out factorial.v(37) " "Verilog HDL Always Construct warning at factorial.v(37): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 factorial.v(37) " "Verilog HDL assignment warning at factorial.v(37): truncated value with size 32 to match size of target (13)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count factorial.v(40) " "Verilog HDL Always Construct warning at factorial.v(40): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out factorial.v(44) " "Verilog HDL Always Construct warning at factorial.v(44): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 factorial.v(44) " "Verilog HDL assignment warning at factorial.v(44): truncated value with size 32 to match size of target (13)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count factorial.v(47) " "Verilog HDL Always Construct warning at factorial.v(47): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out factorial.v(51) " "Verilog HDL Always Construct warning at factorial.v(51): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 factorial.v(51) " "Verilog HDL assignment warning at factorial.v(51): truncated value with size 32 to match size of target (13)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count factorial.v(54) " "Verilog HDL Always Construct warning at factorial.v(54): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out factorial.v(58) " "Verilog HDL Always Construct warning at factorial.v(58): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 factorial.v(58) " "Verilog HDL assignment warning at factorial.v(58): truncated value with size 32 to match size of target (13)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count factorial.v(61) " "Verilog HDL Always Construct warning at factorial.v(61): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out factorial.v(65) " "Verilog HDL Always Construct warning at factorial.v(65): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 factorial.v(65) " "Verilog HDL assignment warning at factorial.v(65): truncated value with size 32 to match size of target (13)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "factorial.v(17) " "Verilog HDL Case Statement warning at factorial.v(17): incomplete case statement has no default case item" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state factorial.v(15) " "Verilog HDL Always Construct warning at factorial.v(15): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645052720929 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done factorial.v(15) " "Verilog HDL Always Construct warning at factorial.v(15): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_next factorial.v(15) " "Verilog HDL Always Construct warning at factorial.v(15): inferring latch(es) for variable \"out_next\", which holds its previous value in one or more paths through the always construct" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[0\] factorial.v(15) " "Inferred latch for \"out_next\[0\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[1\] factorial.v(15) " "Inferred latch for \"out_next\[1\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[2\] factorial.v(15) " "Inferred latch for \"out_next\[2\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[3\] factorial.v(15) " "Inferred latch for \"out_next\[3\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[4\] factorial.v(15) " "Inferred latch for \"out_next\[4\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[5\] factorial.v(15) " "Inferred latch for \"out_next\[5\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[6\] factorial.v(15) " "Inferred latch for \"out_next\[6\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[7\] factorial.v(15) " "Inferred latch for \"out_next\[7\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[8\] factorial.v(15) " "Inferred latch for \"out_next\[8\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[9\] factorial.v(15) " "Inferred latch for \"out_next\[9\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[10\] factorial.v(15) " "Inferred latch for \"out_next\[10\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[11\] factorial.v(15) " "Inferred latch for \"out_next\[11\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_next\[12\] factorial.v(15) " "Inferred latch for \"out_next\[12\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done factorial.v(15) " "Inferred latch for \"done\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] factorial.v(15) " "Inferred latch for \"next_state\[0\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] factorial.v(15) " "Inferred latch for \"next_state\[1\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] factorial.v(15) " "Inferred latch for \"next_state\[2\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] factorial.v(15) " "Inferred latch for \"next_state\[3\]\" at factorial.v(15)" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052720930 "|factorial"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[0\] " "LATCH primitive \"next_state\[0\]\" is permanently enabled" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1645052721145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[1\] " "LATCH primitive \"next_state\[1\]\" is permanently enabled" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1645052721145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[2\] " "LATCH primitive \"next_state\[2\]\" is permanently enabled" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1645052721145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "done\$latch " "Latch done\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[2\] " "Ports D and ENA on the latch are fed by the same signal state\[2\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721265 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[0\] " "Latch out_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721265 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[1\] " "Latch out_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721265 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[2\] " "Latch out_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721265 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[3\] " "Latch out_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721265 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[4\] " "Latch out_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721265 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[5\] " "Latch out_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721265 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[6\] " "Latch out_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721266 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[7\] " "Latch out_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721266 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[8\] " "Latch out_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721266 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[9\] " "Latch out_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721266 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[10\] " "Latch out_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721266 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[11\] " "Latch out_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721266 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_next\[12\] " "Latch out_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645052721266 ""}  } { { "factorial.v" "" { Text "C:/assignment/factorial/factorial.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645052721266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645052721334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645052721559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645052721559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645052721582 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645052721582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645052721582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645052721582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645052721597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 04:35:21 2022 " "Processing ended: Thu Feb 17 04:35:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645052721597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645052721597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645052721597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645052721597 ""}
