

================================================================
== Vitis HLS Report for 'ifft_streaming'
================================================================
* Date:           Thu Jun 23 13:37:10 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        IFFT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+-------+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max    |    min   |    max    |  min  |    max    |   Type  |
    +---------+-----------+----------+-----------+-------+-----------+---------+
    |    65997|  100729269|  0.660 ms|  1.007 sec|  65998|  100729270|       no|
    +---------+-----------+----------+-----------+-------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |grp_ifft_streaming_Pipeline_VITIS_LOOP_89_1_fu_154   |ifft_streaming_Pipeline_VITIS_LOOP_89_1   |     4098|     4098|  40.980 us|  40.980 us|  4098|     4098|       no|
        |grp_ifft_streaming_Pipeline_VITIS_LOOP_32_1_fu_186   |ifft_streaming_Pipeline_VITIS_LOOP_32_1   |     8194|     8194|  81.940 us|  81.940 us|  8194|     8194|       no|
        |grp_ifft_streaming_Pipeline_3_fu_194                 |ifft_streaming_Pipeline_3                 |     4098|     4098|  40.980 us|  40.980 us|  4098|     4098|       no|
        |grp_ifft_streaming_Pipeline_4_fu_200                 |ifft_streaming_Pipeline_4                 |     4098|     4098|  40.980 us|  40.980 us|  4098|     4098|       no|
        |grp_ifft_stage_fu_206                                |ifft_stage                                |       30|  8388636|   0.300 us|  83.886 ms|    30|  8388636|       no|
        |grp_ifft_streaming_Pipeline_5_fu_220                 |ifft_streaming_Pipeline_5                 |     4098|     4098|  40.980 us|  40.980 us|  4098|     4098|       no|
        |grp_ifft_streaming_Pipeline_6_fu_226                 |ifft_streaming_Pipeline_6                 |     4098|     4098|  40.980 us|  40.980 us|  4098|     4098|       no|
        |grp_ifft_streaming_Pipeline_VITIS_LOOP_123_2_fu_232  |ifft_streaming_Pipeline_VITIS_LOOP_123_2  |     4102|     4102|  41.020 us|  41.020 us|  4102|     4102|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+

        * Loop: 
        +--------------+---------+----------+----------------+-----------+-----------+------+----------+
        |              |  Latency (cycles)  |    Iteration   |  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |    max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +--------------+---------+----------+----------------+-----------+-----------+------+----------+
        |- stage_loop  |    45463|  92320129|  4133 ~ 8392739|          -|          -|    11|        no|
        +--------------+---------+----------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|   21|    2626|   3854|    -|
|Memory           |       32|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    521|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|   21|    2659|   4403|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|    9|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|    43|    42|    0|
    |grp_ifft_stage_fu_206                                |ifft_stage                                |       16|  15|  1864|  2541|    0|
    |grp_ifft_streaming_Pipeline_3_fu_194                 |ifft_streaming_Pipeline_3                 |        0|   0|    29|    64|    0|
    |grp_ifft_streaming_Pipeline_4_fu_200                 |ifft_streaming_Pipeline_4                 |        0|   0|    29|    64|    0|
    |grp_ifft_streaming_Pipeline_5_fu_220                 |ifft_streaming_Pipeline_5                 |        0|   0|    29|    64|    0|
    |grp_ifft_streaming_Pipeline_6_fu_226                 |ifft_streaming_Pipeline_6                 |        0|   0|    29|    64|    0|
    |grp_ifft_streaming_Pipeline_VITIS_LOOP_123_2_fu_232  |ifft_streaming_Pipeline_VITIS_LOOP_123_2  |        0|   6|   439|   785|    0|
    |grp_ifft_streaming_Pipeline_VITIS_LOOP_32_1_fu_186   |ifft_streaming_Pipeline_VITIS_LOOP_32_1   |        0|   0|   109|   164|    0|
    |grp_ifft_streaming_Pipeline_VITIS_LOOP_89_1_fu_154   |ifft_streaming_Pipeline_VITIS_LOOP_89_1   |        0|   0|    55|    66|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                                |                                          |       16|  21|  2626|  3854|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage_R_1_U  |Stage_R_1_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |Stage_I_1_U  |Stage_R_1_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |Stage_R_U    |Stage_R_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |Stage_I_U    |Stage_R_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |       32|  0|   0|    0| 16384|  128|     4|       524288|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |stage_3_fu_314_p2                                                   |         +|   0|  0|  13|           4|           1|
    |grp_ifft_streaming_Pipeline_VITIS_LOOP_123_2_fu_232_outStrm_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln114_fu_308_p2                                                |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state12_on_subcall_done                                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done                                     |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                               |          |   0|  0|  28|          11|           8|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |Stage_I_1_address0           |  31|          6|   12|         72|
    |Stage_I_1_ce0                |  31|          6|    1|          6|
    |Stage_I_1_d0                 |  14|          3|   32|         96|
    |Stage_I_1_we0                |  14|          3|    1|          3|
    |Stage_I_address0             |  31|          6|   12|         72|
    |Stage_I_ce0                  |  31|          6|    1|          6|
    |Stage_I_ce1                  |   9|          2|    1|          2|
    |Stage_I_d0                   |  20|          4|   32|        128|
    |Stage_I_we0                  |  20|          4|    1|          4|
    |Stage_R_1_address0           |  31|          6|   12|         72|
    |Stage_R_1_ce0                |  31|          6|    1|          6|
    |Stage_R_1_d0                 |  14|          3|   32|         96|
    |Stage_R_1_we0                |  14|          3|    1|          3|
    |Stage_R_address0             |  31|          6|   12|         72|
    |Stage_R_ce0                  |  31|          6|    1|          6|
    |Stage_R_ce1                  |   9|          2|    1|          2|
    |Stage_R_d0                   |  20|          4|   32|        128|
    |Stage_R_we0                  |  20|          4|    1|          4|
    |ap_NS_fsm                    |  87|         18|    1|         18|
    |grp_ifft_stage_fu_206_stage  |  14|          3|    4|         12|
    |inStrm_TREADY_int_regslice   |   9|          2|    1|          2|
    |stage_fu_86                  |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 521|        105|  196|        818|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  17|   0|   17|          0|
    |grp_ifft_stage_fu_206_ap_start_reg                                |   1|   0|    1|          0|
    |grp_ifft_streaming_Pipeline_3_fu_194_ap_start_reg                 |   1|   0|    1|          0|
    |grp_ifft_streaming_Pipeline_4_fu_200_ap_start_reg                 |   1|   0|    1|          0|
    |grp_ifft_streaming_Pipeline_5_fu_220_ap_start_reg                 |   1|   0|    1|          0|
    |grp_ifft_streaming_Pipeline_6_fu_226_ap_start_reg                 |   1|   0|    1|          0|
    |grp_ifft_streaming_Pipeline_VITIS_LOOP_123_2_fu_232_ap_start_reg  |   1|   0|    1|          0|
    |grp_ifft_streaming_Pipeline_VITIS_LOOP_32_1_fu_186_ap_start_reg   |   1|   0|    1|          0|
    |grp_ifft_streaming_Pipeline_VITIS_LOOP_89_1_fu_154_ap_start_reg   |   1|   0|    1|          0|
    |stage_2_reg_439                                                   |   4|   0|    4|          0|
    |stage_fu_86                                                       |   4|   0|    4|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  33|   0|   33|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|    ifft_streaming|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    ifft_streaming|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    ifft_streaming|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    ifft_streaming|  return value|
|inStrm_TDATA           |   in|   64|        axis|   inStrm_V_data_V|       pointer|
|inStrm_TVALID          |   in|    1|        axis|   inStrm_V_dest_V|       pointer|
|inStrm_TREADY          |  out|    1|        axis|   inStrm_V_dest_V|       pointer|
|inStrm_TDEST           |   in|    1|        axis|   inStrm_V_dest_V|       pointer|
|inStrm_TKEEP           |   in|    8|        axis|   inStrm_V_keep_V|       pointer|
|inStrm_TSTRB           |   in|    8|        axis|   inStrm_V_strb_V|       pointer|
|inStrm_TUSER           |   in|    1|        axis|   inStrm_V_user_V|       pointer|
|inStrm_TLAST           |   in|    1|        axis|   inStrm_V_last_V|       pointer|
|inStrm_TID             |   in|    1|        axis|     inStrm_V_id_V|       pointer|
|outStrm_TDATA          |  out|   64|        axis|  outStrm_V_data_V|       pointer|
|outStrm_TVALID         |  out|    1|        axis|  outStrm_V_dest_V|       pointer|
|outStrm_TREADY         |   in|    1|        axis|  outStrm_V_dest_V|       pointer|
|outStrm_TDEST          |  out|    1|        axis|  outStrm_V_dest_V|       pointer|
|outStrm_TKEEP          |  out|    8|        axis|  outStrm_V_keep_V|       pointer|
|outStrm_TSTRB          |  out|    8|        axis|  outStrm_V_strb_V|       pointer|
|outStrm_TUSER          |  out|    1|        axis|  outStrm_V_user_V|       pointer|
|outStrm_TLAST          |  out|    1|        axis|  outStrm_V_last_V|       pointer|
|outStrm_TID            |  out|    1|        axis|    outStrm_V_id_V|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

