#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  6 16:41:32 2019
# Process ID: 4579
# Current directory: /home/gsaied/Desktop/verilog_rtl/fire5/expand1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/fire5/expand1/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/fire5/expand1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/fire5/expand1
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
# synth_design -top  fire5_ex_1 -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top fire5_ex_1 -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4587 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.996 ; gain = 28.000 ; free physical = 3779 ; free virtual = 7962
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire5_ex_1' [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/fire5_ex_1.sv:9]
	Parameter DSP_NO bound to: 128 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter H_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 32 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
	Parameter CHOUT bound to: 128 - type: integer 
	Parameter WINDOWS bound to: 30752 - type: integer 
	Parameter ITER bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/mac.sv:1]
INFO: [Synth 8-6157] synthesizing module 'biasing_rom' [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/biasing.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_rom' (2#1) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/biasing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:204]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:207]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:210]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:213]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:216]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:219]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:222]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:225]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:228]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:231]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:234]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:237]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:240]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:243]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:246]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:249]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:252]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:255]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:258]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:261]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:264]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:267]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:270]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:273]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:276]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:279]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:282]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:285]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:288]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:291]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:294]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:297]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:300]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:303]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:306]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:309]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:312]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_1.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:398]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_2.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:399]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_3.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:400]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_4.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:401]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_5.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:402]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_6.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:403]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_7.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:404]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_8.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:405]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_9.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:406]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_10.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:407]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_11.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:408]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_12.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:409]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_13.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:410]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_14.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:411]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_15.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:412]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_16.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:413]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_17.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:414]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_18.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:415]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_19.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:416]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_20.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:417]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_21.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:418]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_22.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:419]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_23.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:420]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_24.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:421]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_25.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:422]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_26.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:423]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_27.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:424]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_28.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:425]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_29.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:426]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_30.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:427]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_31.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:428]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_32.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:429]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_33.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:430]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_34.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:431]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_35.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:432]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_36.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:433]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_37.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:434]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_38.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:435]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_39.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:436]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_40.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:437]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_41.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:438]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_42.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:439]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_43.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:440]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_44.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:441]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_45.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:442]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_46.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:443]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_47.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:444]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_48.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:445]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_49.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:446]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_50.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:447]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_51.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:448]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_52.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:449]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_53.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:450]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_54.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:451]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_55.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:452]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_56.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:453]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_57.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:454]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_58.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:455]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_59.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:456]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_60.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:457]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_61.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:458]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_62.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:459]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_63.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:460]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_64.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:461]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_65.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:462]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_66.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:463]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_67.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:464]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_68.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:465]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_69.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:466]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_70.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:467]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_71.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:468]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_72.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:469]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_73.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:470]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_74.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:471]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_75.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:472]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_76.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:473]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_77.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:474]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_78.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:475]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_79.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:476]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_80.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:477]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_81.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:478]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_82.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:479]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_83.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:480]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_84.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:481]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_85.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:482]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_86.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:483]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_87.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:484]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_88.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:485]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_89.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:486]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_90.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:487]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_91.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:488]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_92.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:489]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_93.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:490]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_94.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:491]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_95.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:492]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_96.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:493]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_97.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:494]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_98.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:495]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_99.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:496]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'file_100.mem'; please make sure the file is added to project and has read permission, ignoring [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:497]
INFO: [Common 17-14] Message 'Synth 8-4445' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_1 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:15]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_2 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:18]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_3 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:21]
WARNING: [Synth 8-3848] Net rom_4 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:24]
WARNING: [Synth 8-3848] Net rom_4 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:24]
WARNING: [Synth 8-3848] Net rom_4 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:24]
WARNING: [Synth 8-3848] Net rom_4 in module/entity rom_array_layer_1 does not have driver. [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:24]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (3#1) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/rom.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire5_ex_1' (4#1) [/home/gsaied/Desktop/verilog_rtl/fire5/expand1/fire5_ex_1.sv:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1504.746 ; gain = 106.750 ; free physical = 3751 ; free virtual = 7942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1504.746 ; gain = 106.750 ; free physical = 3761 ; free virtual = 7953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.750 ; gain = 114.754 ; free physical = 3760 ; free virtual = 7951
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire5_ex_1_timer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire5_ex_1_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1695.875 ; gain = 297.879 ; free physical = 3518 ; free virtual = 7710
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |rom_array_layer_1__GB0 |           1|     31744|
|2     |rom_array_layer_1__GB1 |           1|      8432|
|3     |rom_array_layer_1__GB2 |           1|     10416|
|4     |rom_array_layer_1__GB3 |           1|     12896|
|5     |fire5_ex_1__GC0        |           1|     16928|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 256   
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire5_ex_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 256   
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
INFO: [Synth 8-5546] ROM "clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire5_ex_1_timer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire5_ex_1_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1949.625 ; gain = 551.629 ; free physical = 3334 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |rom_array_layer_1__GB0 |           1|     31744|
|2     |rom_array_layer_1__GB1 |           1|      8432|
|3     |rom_array_layer_1__GB2 |           1|     10416|
|4     |rom_array_layer_1__GB3 |           1|     12896|
|5     |fire5_ex_1__GC0        |           1|      5804|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1949.625 ; gain = 551.629 ; free physical = 3326 ; free virtual = 7538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |rom_array_layer_1__GB0 |           1|     31744|
|2     |rom_array_layer_1__GB1 |           1|      8432|
|3     |rom_array_layer_1__GB2 |           1|     10416|
|4     |rom_array_layer_1__GB3 |           1|     12896|
|5     |fire5_ex_1__GC0        |           1|      5804|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[127][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[126][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[125][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[124][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[123][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[122][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[121][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[121][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[121][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_regs_reg[121][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1949.625 ; gain = 551.629 ; free physical = 3356 ; free virtual = 7567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1949.625 ; gain = 551.629 ; free physical = 3355 ; free virtual = 7567
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1949.625 ; gain = 551.629 ; free physical = 3355 ; free virtual = 7567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1949.625 ; gain = 551.629 ; free physical = 3355 ; free virtual = 7567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   640|
|3     |DSP48E1 |   128|
|4     |LUT1    |   450|
|5     |LUT2    |   132|
|6     |LUT3    |   131|
|7     |LUT4    |     3|
|8     |LUT5    |     4|
|9     |LUT6    |     6|
|10    |FDCE    |    19|
|11    |FDRE    |  2048|
|12    |IBUF    |    19|
|13    |OBUF    |  2049|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+---------+------+
|      |Instance               |Module   |Cells |
+------+-----------------------+---------+------+
|1     |top                    |         |  5631|
|2     |  \genblk1[0].mac_i    |mac__1   |     2|
|3     |  \genblk1[1].mac_i    |mac__2   |     2|
|4     |  \genblk1[2].mac_i    |mac__3   |     2|
|5     |  \genblk1[3].mac_i    |mac__4   |     2|
|6     |  \genblk1[4].mac_i    |mac__5   |     2|
|7     |  \genblk1[5].mac_i    |mac__6   |     2|
|8     |  \genblk1[6].mac_i    |mac__7   |     2|
|9     |  \genblk1[7].mac_i    |mac__8   |     2|
|10    |  \genblk1[8].mac_i    |mac__9   |     2|
|11    |  \genblk1[9].mac_i    |mac__10  |     2|
|12    |  \genblk1[10].mac_i   |mac__11  |     2|
|13    |  \genblk1[11].mac_i   |mac__12  |     2|
|14    |  \genblk1[12].mac_i   |mac__13  |     2|
|15    |  \genblk1[13].mac_i   |mac__14  |     2|
|16    |  \genblk1[14].mac_i   |mac__15  |     2|
|17    |  \genblk1[15].mac_i   |mac__16  |     2|
|18    |  \genblk1[16].mac_i   |mac__17  |     2|
|19    |  \genblk1[17].mac_i   |mac__18  |     2|
|20    |  \genblk1[18].mac_i   |mac__19  |     2|
|21    |  \genblk1[19].mac_i   |mac__20  |     2|
|22    |  \genblk1[20].mac_i   |mac__21  |     2|
|23    |  \genblk1[21].mac_i   |mac__22  |     2|
|24    |  \genblk1[22].mac_i   |mac__23  |     2|
|25    |  \genblk1[23].mac_i   |mac__24  |     2|
|26    |  \genblk1[24].mac_i   |mac__25  |     2|
|27    |  \genblk1[25].mac_i   |mac__26  |     2|
|28    |  \genblk1[26].mac_i   |mac__27  |     2|
|29    |  \genblk1[27].mac_i   |mac__28  |     2|
|30    |  \genblk1[28].mac_i   |mac__29  |     2|
|31    |  \genblk1[29].mac_i   |mac__30  |     2|
|32    |  \genblk1[30].mac_i   |mac__31  |     2|
|33    |  \genblk1[31].mac_i   |mac__32  |     2|
|34    |  \genblk1[32].mac_i   |mac__33  |     2|
|35    |  \genblk1[33].mac_i   |mac__34  |     2|
|36    |  \genblk1[34].mac_i   |mac__35  |     2|
|37    |  \genblk1[35].mac_i   |mac__36  |     2|
|38    |  \genblk1[36].mac_i   |mac__37  |     2|
|39    |  \genblk1[37].mac_i   |mac__38  |     2|
|40    |  \genblk1[38].mac_i   |mac__39  |     2|
|41    |  \genblk1[39].mac_i   |mac__40  |     2|
|42    |  \genblk1[40].mac_i   |mac__41  |     2|
|43    |  \genblk1[41].mac_i   |mac__42  |     2|
|44    |  \genblk1[42].mac_i   |mac__43  |     2|
|45    |  \genblk1[43].mac_i   |mac__44  |     2|
|46    |  \genblk1[44].mac_i   |mac__45  |     2|
|47    |  \genblk1[45].mac_i   |mac__46  |     2|
|48    |  \genblk1[46].mac_i   |mac__47  |     2|
|49    |  \genblk1[47].mac_i   |mac__48  |     2|
|50    |  \genblk1[48].mac_i   |mac__49  |     2|
|51    |  \genblk1[49].mac_i   |mac__50  |     2|
|52    |  \genblk1[50].mac_i   |mac__51  |     2|
|53    |  \genblk1[51].mac_i   |mac__52  |     2|
|54    |  \genblk1[52].mac_i   |mac__53  |     2|
|55    |  \genblk1[53].mac_i   |mac__54  |     2|
|56    |  \genblk1[54].mac_i   |mac__55  |     2|
|57    |  \genblk1[55].mac_i   |mac__56  |     2|
|58    |  \genblk1[56].mac_i   |mac__57  |     2|
|59    |  \genblk1[57].mac_i   |mac__58  |     2|
|60    |  \genblk1[58].mac_i   |mac__59  |     2|
|61    |  \genblk1[59].mac_i   |mac__60  |     2|
|62    |  \genblk1[60].mac_i   |mac__61  |     2|
|63    |  \genblk1[61].mac_i   |mac__62  |     2|
|64    |  \genblk1[62].mac_i   |mac__63  |     2|
|65    |  \genblk1[63].mac_i   |mac__64  |     2|
|66    |  \genblk1[64].mac_i   |mac__65  |     2|
|67    |  \genblk1[65].mac_i   |mac__66  |     2|
|68    |  \genblk1[66].mac_i   |mac__67  |     2|
|69    |  \genblk1[67].mac_i   |mac__68  |     2|
|70    |  \genblk1[68].mac_i   |mac__69  |     2|
|71    |  \genblk1[69].mac_i   |mac__70  |     2|
|72    |  \genblk1[70].mac_i   |mac__71  |     2|
|73    |  \genblk1[71].mac_i   |mac__72  |     2|
|74    |  \genblk1[72].mac_i   |mac__73  |     2|
|75    |  \genblk1[73].mac_i   |mac__74  |     2|
|76    |  \genblk1[74].mac_i   |mac__75  |     2|
|77    |  \genblk1[75].mac_i   |mac__76  |     2|
|78    |  \genblk1[76].mac_i   |mac__77  |     2|
|79    |  \genblk1[77].mac_i   |mac__78  |     2|
|80    |  \genblk1[78].mac_i   |mac__79  |     2|
|81    |  \genblk1[79].mac_i   |mac__80  |     2|
|82    |  \genblk1[80].mac_i   |mac__81  |     2|
|83    |  \genblk1[81].mac_i   |mac__82  |     2|
|84    |  \genblk1[82].mac_i   |mac__83  |     2|
|85    |  \genblk1[83].mac_i   |mac__84  |     2|
|86    |  \genblk1[84].mac_i   |mac__85  |     2|
|87    |  \genblk1[85].mac_i   |mac__86  |     2|
|88    |  \genblk1[86].mac_i   |mac__87  |     2|
|89    |  \genblk1[87].mac_i   |mac__88  |     2|
|90    |  \genblk1[88].mac_i   |mac__89  |     2|
|91    |  \genblk1[89].mac_i   |mac__90  |     2|
|92    |  \genblk1[90].mac_i   |mac__91  |     2|
|93    |  \genblk1[91].mac_i   |mac__92  |     2|
|94    |  \genblk1[92].mac_i   |mac__93  |     2|
|95    |  \genblk1[93].mac_i   |mac__94  |     2|
|96    |  \genblk1[94].mac_i   |mac__95  |     2|
|97    |  \genblk1[95].mac_i   |mac__96  |     2|
|98    |  \genblk1[96].mac_i   |mac__97  |     2|
|99    |  \genblk1[97].mac_i   |mac__98  |     2|
|100   |  \genblk1[98].mac_i   |mac__99  |     2|
|101   |  \genblk1[99].mac_i   |mac__100 |     2|
|102   |  \genblk1[100].mac_i  |mac__101 |     2|
|103   |  \genblk1[101].mac_i  |mac__102 |     2|
|104   |  \genblk1[102].mac_i  |mac__103 |     2|
|105   |  \genblk1[103].mac_i  |mac__104 |     2|
|106   |  \genblk1[104].mac_i  |mac__105 |     2|
|107   |  \genblk1[105].mac_i  |mac__106 |     2|
|108   |  \genblk1[106].mac_i  |mac__107 |     2|
|109   |  \genblk1[107].mac_i  |mac__108 |     2|
|110   |  \genblk1[108].mac_i  |mac__109 |     2|
|111   |  \genblk1[109].mac_i  |mac__110 |     2|
|112   |  \genblk1[110].mac_i  |mac__111 |     2|
|113   |  \genblk1[111].mac_i  |mac__112 |     2|
|114   |  \genblk1[112].mac_i  |mac__113 |     2|
|115   |  \genblk1[113].mac_i  |mac__114 |     2|
|116   |  \genblk1[114].mac_i  |mac__115 |     2|
|117   |  \genblk1[115].mac_i  |mac__116 |     2|
|118   |  \genblk1[116].mac_i  |mac__117 |     2|
|119   |  \genblk1[117].mac_i  |mac__118 |     2|
|120   |  \genblk1[118].mac_i  |mac__119 |     2|
|121   |  \genblk1[119].mac_i  |mac__120 |     2|
|122   |  \genblk1[120].mac_i  |mac__121 |     2|
|123   |  \genblk1[121].mac_i  |mac__122 |     2|
|124   |  \genblk1[122].mac_i  |mac__123 |     2|
|125   |  \genblk1[123].mac_i  |mac__124 |     2|
|126   |  \genblk1[124].mac_i  |mac__125 |     2|
|127   |  \genblk1[125].mac_i  |mac__126 |     2|
|128   |  \genblk1[126].mac_i  |mac__127 |     2|
|129   |  \genblk1[127].mac_i  |mac      |     2|
+------+-----------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1949.625 ; gain = 551.629 ; free physical = 3355 ; free virtual = 7567
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 128 critical warnings and 4096 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1949.625 ; gain = 551.629 ; free physical = 3356 ; free virtual = 7568
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1949.633 ; gain = 551.629 ; free physical = 3363 ; free virtual = 7575
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 768 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fire5_ex_1' is not ideal for floorplanning, since the cellview 'fire5_ex_1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.637 ; gain = 0.000 ; free physical = 3279 ; free virtual = 7491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 1973.637 ; gain = 583.645 ; free physical = 3340 ; free virtual = 7552
# report_design_analysis -file $dirt/design.rpt
report_design_analysis: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2597.648 ; gain = 624.012 ; free physical = 2716 ; free virtual = 6926
# report_utilization -file $dirt/utiliziation.rpt
# report_timing -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
pwd
/home/gsaied/Desktop/verilog_rtl/fire5/expand1
cd ../expand3/
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 16:47:27 2019...
